
TuThuoc_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006460  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0800656c  0800656c  0001656c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800691c  0800691c  0002012c  2**0
                  CONTENTS
  4 .ARM          00000000  0800691c  0800691c  0002012c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800691c  0800691c  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800691c  0800691c  0001691c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006920  08006920  00016920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08006924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  2000012c  08006a50  0002012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08006a50  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8a7  00000000  00000000  00020155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002653  00000000  00000000  0002e9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  00031050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac8  00000000  00000000  00031c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fb2  00000000  00000000  000326d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010aac  00000000  00000000  0004b682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000872fa  00000000  00000000  0005c12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3428  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a30  00000000  00000000  000e3478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000012c 	.word	0x2000012c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006554 	.word	0x08006554

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000130 	.word	0x20000130
 8000148:	08006554 	.word	0x08006554

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <at24_I2C_Init>:

static uint8_t at24_lock = 0;
static I2C_HandleTypeDef hi2c_lib;

void at24_I2C_Init(I2C_HandleTypeDef i2c)
{
 800015c:	b084      	sub	sp, #16
 800015e:	b580      	push	{r7, lr}
 8000160:	af00      	add	r7, sp, #0
 8000162:	f107 0c08 	add.w	ip, r7, #8
 8000166:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c_lib = i2c;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <at24_I2C_Init+0x2c>)
 800016c:	4618      	mov	r0, r3
 800016e:	f107 0308 	add.w	r3, r7, #8
 8000172:	2254      	movs	r2, #84	; 0x54
 8000174:	4619      	mov	r1, r3
 8000176:	f004 ff97 	bl	80050a8 <memcpy>
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000182:	b004      	add	sp, #16
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	2000014c 	.word	0x2000014c

0800018c <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
bool at24_isConnected(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&hi2c_lib, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 8000190:	2364      	movs	r3, #100	; 0x64
 8000192:	2202      	movs	r2, #2
 8000194:	21a0      	movs	r1, #160	; 0xa0
 8000196:	4805      	ldr	r0, [pc, #20]	; (80001ac <at24_isConnected+0x20>)
 8000198:	f003 f806 	bl	80031a8 <HAL_I2C_IsDeviceReady>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d101      	bne.n	80001a6 <at24_isConnected+0x1a>
    return true;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e000      	b.n	80001a8 <at24_isConnected+0x1c>
  else
    return false;
 80001a6:	2300      	movs	r3, #0
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	2000014c 	.word	0x2000014c

080001b0 <at24_read>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
bool at24_read(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b088      	sub	sp, #32
 80001b4:	af04      	add	r7, sp, #16
 80001b6:	60b9      	str	r1, [r7, #8]
 80001b8:	607a      	str	r2, [r7, #4]
 80001ba:	603b      	str	r3, [r7, #0]
 80001bc:	4603      	mov	r3, r0
 80001be:	81fb      	strh	r3, [r7, #14]
//	HAL_IWDG_Refresh(&hi2c_lib);
  if (at24_lock == 1)
 80001c0:	4b13      	ldr	r3, [pc, #76]	; (8000210 <at24_read+0x60>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d101      	bne.n	80001cc <at24_read+0x1c>
    return false;
 80001c8:	2300      	movs	r3, #0
 80001ca:	e01c      	b.n	8000206 <at24_read+0x56>
  at24_lock = 1;
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <at24_read+0x60>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
  #elif (_EEPROM_SIZE_KBIT == 8)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #elif (_EEPROM_SIZE_KBIT==16)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #else
  if (HAL_I2C_Mem_Read(&hi2c_lib, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, len, timeout) == HAL_OK)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	89f9      	ldrh	r1, [r7, #14]
 80001d8:	683a      	ldr	r2, [r7, #0]
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	9301      	str	r3, [sp, #4]
 80001de:	68bb      	ldr	r3, [r7, #8]
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2310      	movs	r3, #16
 80001e4:	460a      	mov	r2, r1
 80001e6:	21a0      	movs	r1, #160	; 0xa0
 80001e8:	480a      	ldr	r0, [pc, #40]	; (8000214 <at24_read+0x64>)
 80001ea:	f002 fd75 	bl	8002cd8 <HAL_I2C_Mem_Read>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d104      	bne.n	80001fe <at24_read+0x4e>
  #endif
  {
    at24_lock = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <at24_read+0x60>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	701a      	strb	r2, [r3, #0]
    return true;
 80001fa:	2301      	movs	r3, #1
 80001fc:	e003      	b.n	8000206 <at24_read+0x56>
  }
  else
  {
    at24_lock = 0;
 80001fe:	4b04      	ldr	r3, [pc, #16]	; (8000210 <at24_read+0x60>)
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
    return false;
 8000204:	2300      	movs	r3, #0
  }
}
 8000206:	4618      	mov	r0, r3
 8000208:	3710      	adds	r7, #16
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	20000148 	.word	0x20000148
 8000214:	2000014c 	.word	0x2000014c

08000218 <CLCD_Delay>:
//************************** Low Level Function ****************************************************************//
uint8_t currentline;
uint8_t Xcursor,Ycursor,countWriteChar,CurrentWriteChar;
CLCD_I2C_Name LCD1;
static void CLCD_Delay(uint16_t Time)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000222:	88fb      	ldrh	r3, [r7, #6]
 8000224:	4618      	mov	r0, r3
 8000226:	f001 ff4d 	bl	80020c4 <HAL_Delay>
}
 800022a:	bf00      	nop
 800022c:	3708      	adds	r7, #8
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	b086      	sub	sp, #24
 8000236:	af02      	add	r7, sp, #8
 8000238:	6078      	str	r0, [r7, #4]
 800023a:	460b      	mov	r3, r1
 800023c:	70fb      	strb	r3, [r7, #3]
 800023e:	4613      	mov	r3, r2
 8000240:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000242:	78fb      	ldrb	r3, [r7, #3]
 8000244:	f023 030f 	bic.w	r3, r3, #15
 8000248:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800024a:	78fb      	ldrb	r3, [r7, #3]
 800024c:	011b      	lsls	r3, r3, #4
 800024e:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	7adb      	ldrb	r3, [r3, #11]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d007      	beq.n	8000268 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT;
 8000258:	7bfb      	ldrb	r3, [r7, #15]
 800025a:	f043 0308 	orr.w	r3, r3, #8
 800025e:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT;
 8000260:	7bbb      	ldrb	r3, [r7, #14]
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000268:	78bb      	ldrb	r3, [r7, #2]
 800026a:	2b01      	cmp	r3, #1
 800026c:	d108      	bne.n	8000280 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000276:	7bbb      	ldrb	r3, [r7, #14]
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	73bb      	strb	r3, [r7, #14]
 800027e:	e00a      	b.n	8000296 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000280:	78bb      	ldrb	r3, [r7, #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d107      	bne.n	8000296 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000286:	7bfb      	ldrb	r3, [r7, #15]
 8000288:	f023 0301 	bic.w	r3, r3, #1
 800028c:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 800028e:	7bbb      	ldrb	r3, [r7, #14]
 8000290:	f023 0301 	bic.w	r3, r3, #1
 8000294:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	f043 0304 	orr.w	r3, r3, #4
 800029c:	b2db      	uxtb	r3, r3
 800029e:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f7ff ffb9 	bl	8000218 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80002a6:	7bfb      	ldrb	r3, [r7, #15]
 80002a8:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80002aa:	7bbb      	ldrb	r3, [r7, #14]
 80002ac:	f043 0304 	orr.w	r3, r3, #4
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80002b4:	2001      	movs	r0, #1
 80002b6:	f7ff ffaf 	bl	8000218 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80002ba:	7bbb      	ldrb	r3, [r7, #14]
 80002bc:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	6818      	ldr	r0, [r3, #0]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	b299      	uxth	r1, r3
 80002c8:	f107 0208 	add.w	r2, r7, #8
 80002cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 fc02 	bl	8002adc <HAL_I2C_Master_Transmit>

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <CLCD_I2C_Init>:
//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	4611      	mov	r1, r2
 80002ec:	461a      	mov	r2, r3
 80002ee:	460b      	mov	r3, r1
 80002f0:	71fb      	strb	r3, [r7, #7]
 80002f2:	4613      	mov	r3, r2
 80002f4:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	68ba      	ldr	r2, [r7, #8]
 80002fa:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	79fa      	ldrb	r2, [r7, #7]
 8000300:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	79ba      	ldrb	r2, [r7, #6]
 8000306:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	7e3a      	ldrb	r2, [r7, #24]
 800030c:	719a      	strb	r2, [r3, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2228      	movs	r2, #40	; 0x28
 8000312:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	2206      	movs	r2, #6
 8000318:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	220c      	movs	r2, #12
 800031e:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	2214      	movs	r2, #20
 8000324:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	2208      	movs	r2, #8
 800032a:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 800032c:	2032      	movs	r0, #50	; 0x32
 800032e:	f7ff ff73 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8000332:	2200      	movs	r2, #0
 8000334:	2133      	movs	r1, #51	; 0x33
 8000336:	68f8      	ldr	r0, [r7, #12]
 8000338:	f7ff ff7b 	bl	8000232 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800033c:	2200      	movs	r2, #0
 800033e:	2133      	movs	r1, #51	; 0x33
 8000340:	68f8      	ldr	r0, [r7, #12]
 8000342:	f7ff ff76 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000346:	2005      	movs	r0, #5
 8000348:	f7ff ff66 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 800034c:	2200      	movs	r2, #0
 800034e:	2132      	movs	r1, #50	; 0x32
 8000350:	68f8      	ldr	r0, [r7, #12]
 8000352:	f7ff ff6e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000356:	2005      	movs	r0, #5
 8000358:	f7ff ff5e 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	68f8      	ldr	r0, [r7, #12]
 8000362:	f7ff ff66 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000366:	2005      	movs	r0, #5
 8000368:	f7ff ff56 	bl	8000218 <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	79db      	ldrb	r3, [r3, #7]
 8000370:	2200      	movs	r2, #0
 8000372:	4619      	mov	r1, r3
 8000374:	68f8      	ldr	r0, [r7, #12]
 8000376:	f7ff ff5c 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	7a1b      	ldrb	r3, [r3, #8]
 800037e:	2200      	movs	r2, #0
 8000380:	4619      	mov	r1, r3
 8000382:	68f8      	ldr	r0, [r7, #12]
 8000384:	f7ff ff55 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	7a5b      	ldrb	r3, [r3, #9]
 800038c:	2200      	movs	r2, #0
 800038e:	4619      	mov	r1, r3
 8000390:	68f8      	ldr	r0, [r7, #12]
 8000392:	f7ff ff4e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	7a9b      	ldrb	r3, [r3, #10]
 800039a:	2200      	movs	r2, #0
 800039c:	4619      	mov	r1, r3
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ff47 	bl	8000232 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2101      	movs	r1, #1
 80003a8:	68f8      	ldr	r0, [r7, #12]
 80003aa:	f7ff ff42 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2102      	movs	r1, #2
 80003b2:	68f8      	ldr	r0, [r7, #12]
 80003b4:	f7ff ff3d 	bl	8000232 <CLCD_WriteI2C>
}
 80003b8:	bf00      	nop
 80003ba:	3710      	adds	r7, #16
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]
 80003cc:	4613      	mov	r3, r2
 80003ce:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80003d0:	2300      	movs	r3, #0
 80003d2:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	78fa      	ldrb	r2, [r7, #3]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d303      	bcc.n	80003e6 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	795b      	ldrb	r3, [r3, #5]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	799b      	ldrb	r3, [r3, #6]
 80003ea:	78ba      	ldrb	r2, [r7, #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d303      	bcc.n	80003f8 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	3b01      	subs	r3, #1
 80003f6:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80003f8:	78bb      	ldrb	r3, [r7, #2]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d102      	bne.n	8000404 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e013      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8000404:	78bb      	ldrb	r3, [r7, #2]
 8000406:	2b01      	cmp	r3, #1
 8000408:	d103      	bne.n	8000412 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	3340      	adds	r3, #64	; 0x40
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e00c      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8000412:	78bb      	ldrb	r3, [r7, #2]
 8000414:	2b02      	cmp	r3, #2
 8000416:	d103      	bne.n	8000420 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x10 + Xpos;
 8000418:	78fb      	ldrb	r3, [r7, #3]
 800041a:	3310      	adds	r3, #16
 800041c:	73fb      	strb	r3, [r7, #15]
 800041e:	e005      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8000420:	78bb      	ldrb	r3, [r7, #2]
 8000422:	2b03      	cmp	r3, #3
 8000424:	d102      	bne.n	800042c <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x50 + Xpos;
 8000426:	78fb      	ldrb	r3, [r7, #3]
 8000428:	3350      	adds	r3, #80	; 0x50
 800042a:	73fb      	strb	r3, [r7, #15]
	}
	Xcursor = Xpos;
 800042c:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 800042e:	78fb      	ldrb	r3, [r7, #3]
 8000430:	7013      	strb	r3, [r2, #0]

	Ycursor = Ypos;
 8000432:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 8000434:	78bb      	ldrb	r3, [r7, #2]
 8000436:	7013      	strb	r3, [r2, #0]
	currentline = Ycursor;
 8000438:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 800043a:	781a      	ldrb	r2, [r3, #0]
 800043c:	4b0b      	ldr	r3, [pc, #44]	; (800046c <CLCD_I2C_SetCursor+0xac>)
 800043e:	701a      	strb	r2, [r3, #0]
	countWriteChar = Xcursor;
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 8000442:	781a      	ldrb	r2, [r3, #0]
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <CLCD_I2C_SetCursor+0xb0>)
 8000446:	701a      	strb	r2, [r3, #0]
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8000448:	7bfb      	ldrb	r3, [r7, #15]
 800044a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800044e:	b2db      	uxtb	r3, r3
 8000450:	2200      	movs	r2, #0
 8000452:	4619      	mov	r1, r3
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff feec 	bl	8000232 <CLCD_WriteI2C>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	200001a1 	.word	0x200001a1
 8000468:	200001a2 	.word	0x200001a2
 800046c:	200001a0 	.word	0x200001a0
 8000470:	200001a3 	.word	0x200001a3

08000474 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	460b      	mov	r3, r1
 800047e:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8000480:	78fb      	ldrb	r3, [r7, #3]
 8000482:	2201      	movs	r2, #1
 8000484:	4619      	mov	r1, r3
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f7ff fed3 	bl	8000232 <CLCD_WriteI2C>
	countWriteChar++;
 800048c:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	b2da      	uxtb	r2, r3
 8000494:	4b1c      	ldr	r3, [pc, #112]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 8000496:	701a      	strb	r2, [r3, #0]
	if (CurrentWriteChar)
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <CLCD_I2C_WriteChar+0x98>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d02b      	beq.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	if (countWriteChar ==20)
 80004a0:	4b19      	ldr	r3, [pc, #100]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b14      	cmp	r3, #20
 80004a6:	d127      	bne.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	switch(currentline)
 80004a8:	4b19      	ldr	r3, [pc, #100]	; (8000510 <CLCD_I2C_WriteChar+0x9c>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d825      	bhi.n	80004fc <CLCD_I2C_WriteChar+0x88>
 80004b0:	a201      	add	r2, pc, #4	; (adr r2, 80004b8 <CLCD_I2C_WriteChar+0x44>)
 80004b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b6:	bf00      	nop
 80004b8:	080004c9 	.word	0x080004c9
 80004bc:	080004d5 	.word	0x080004d5
 80004c0:	080004e1 	.word	0x080004e1
 80004c4:	080004ed 	.word	0x080004ed
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	4811      	ldr	r0, [pc, #68]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004ce:	f7ff ff77 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004d2:	e014      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 80004d4:	2202      	movs	r2, #2
 80004d6:	2100      	movs	r1, #0
 80004d8:	480e      	ldr	r0, [pc, #56]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004da:	f7ff ff71 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004de:	e00e      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80004e0:	2203      	movs	r2, #3
 80004e2:	2100      	movs	r1, #0
 80004e4:	480b      	ldr	r0, [pc, #44]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004e6:	f7ff ff6b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004ea:	e008      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2100      	movs	r1, #0
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004f2:	f7ff ff65 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004f6:	e002      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				default:
								break;
			}
		}
 80004f8:	bf00      	nop
 80004fa:	e000      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
								break;
 80004fc:	bf00      	nop
	}
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200001a3 	.word	0x200001a3
 800050c:	200001a4 	.word	0x200001a4
 8000510:	200001a0 	.word	0x200001a0
 8000514:	200001a8 	.word	0x200001a8

08000518 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
	while (*String)
 8000522:	e04a      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
	{
	CurrentWriteChar=0;
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 800052a:	2300      	movs	r3, #0
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e00e      	b.n	800054e <CLCD_I2C_WriteString+0x36>
		{
			if (*String)
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d012      	beq.n	800055e <CLCD_I2C_WriteString+0x46>
			{
				CLCD_I2C_WriteChar(LCD, *String++);
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	1c5a      	adds	r2, r3, #1
 800053c:	603a      	str	r2, [r7, #0]
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff ff96 	bl	8000474 <CLCD_I2C_WriteChar>
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	3301      	adds	r3, #1
 800054c:	73fb      	strb	r3, [r7, #15]
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <CLCD_I2C_WriteString+0xc0>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	f1c3 0314 	rsb	r3, r3, #20
 8000558:	429a      	cmp	r2, r3
 800055a:	dbe9      	blt.n	8000530 <CLCD_I2C_WriteString+0x18>
 800055c:	e000      	b.n	8000560 <CLCD_I2C_WriteString+0x48>
			}
			else break;
 800055e:	bf00      	nop
		}
		if (*String)
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d02d      	beq.n	80005c4 <CLCD_I2C_WriteString+0xac>
		{
			switch(currentline)
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <CLCD_I2C_WriteString+0xc4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d823      	bhi.n	80005b8 <CLCD_I2C_WriteString+0xa0>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <CLCD_I2C_WriteString+0x60>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	08000595 	.word	0x08000595
 8000580:	080005a1 	.word	0x080005a1
 8000584:	080005ad 	.word	0x080005ad
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	2100      	movs	r1, #0
 800058c:	4814      	ldr	r0, [pc, #80]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800058e:	f7ff ff17 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 8000592:	e012      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 8000594:	2202      	movs	r2, #2
 8000596:	2100      	movs	r1, #0
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800059a:	f7ff ff11 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 800059e:	e00c      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80005a0:	2203      	movs	r2, #3
 80005a2:	2100      	movs	r1, #0
 80005a4:	480e      	ldr	r0, [pc, #56]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005a6:	f7ff ff0b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005aa:	e006      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	480b      	ldr	r0, [pc, #44]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005b2:	f7ff ff05 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005b6:	e000      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				default:
								break;
 80005b8:	bf00      	nop
	while (*String)
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d1b0      	bne.n	8000524 <CLCD_I2C_WriteString+0xc>
 80005c2:	e000      	b.n	80005c6 <CLCD_I2C_WriteString+0xae>
			}
		}
		else break;
 80005c4:	bf00      	nop

		}
	CurrentWriteChar=1;
 80005c6:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200001a4 	.word	0x200001a4
 80005d8:	200001a1 	.word	0x200001a1
 80005dc:	200001a0 	.word	0x200001a0
 80005e0:	200001a8 	.word	0x200001a8

080005e4 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff fe1e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80005f6:	2005      	movs	r0, #5
 80005f8:	f7ff fe0e 	bl	8000218 <CLCD_Delay>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Check_Keypad_Column>:
  +) RETURN:
    -Keypad_Button_Values[Row-x][x+1]   : Keypad_Button_Values
    -KEYPAD_NOT_PRESSED                 : "\0" (Không ấn nút)
*/
static char Check_Keypad_Column(GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main, uint8_t Row)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO0, ROW_KEY_PAD_main->PIN.GPIO_PIN_A)) //If ROW_1 is LOW
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	8a1b      	ldrh	r3, [r3, #16]
 8000618:	4619      	mov	r1, r3
 800061a:	4610      	mov	r0, r2
 800061c:	f002 f8ba 	bl	8002794 <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d105      	bne.n	8000632 <Check_Keypad_Column+0x2e>
	{
		return Keypad_Button_Values[Row-1][0];
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	3b01      	subs	r3, #1
 800062a:	4a1f      	ldr	r2, [pc, #124]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800062c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000630:	e036      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO1, ROW_KEY_PAD_main->PIN.GPIO_PIN_B)) //If ROW_2 is LOW
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	8a5b      	ldrh	r3, [r3, #18]
 800063a:	4619      	mov	r1, r3
 800063c:	4610      	mov	r0, r2
 800063e:	f002 f8a9 	bl	8002794 <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d106      	bne.n	8000656 <Check_Keypad_Column+0x52>
	{
		return Keypad_Button_Values[Row-1][1];
 8000648:	78fb      	ldrb	r3, [r7, #3]
 800064a:	3b01      	subs	r3, #1
 800064c:	4a16      	ldr	r2, [pc, #88]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	785b      	ldrb	r3, [r3, #1]
 8000654:	e024      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

    if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO2, ROW_KEY_PAD_main->PIN.GPIO_PIN_C)) //If ROW_3 is LOW
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	689a      	ldr	r2, [r3, #8]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	8a9b      	ldrh	r3, [r3, #20]
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f002 f897 	bl	8002794 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d106      	bne.n	800067a <Check_Keypad_Column+0x76>
	{
		return Keypad_Button_Values[Row-1][2];
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	3b01      	subs	r3, #1
 8000670:	4a0d      	ldr	r2, [pc, #52]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	4413      	add	r3, r2
 8000676:	789b      	ldrb	r3, [r3, #2]
 8000678:	e012      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO3, ROW_KEY_PAD_main->PIN.GPIO_PIN_D)) //If ROW_4 is LOW
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68da      	ldr	r2, [r3, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	8adb      	ldrh	r3, [r3, #22]
 8000682:	4619      	mov	r1, r3
 8000684:	4610      	mov	r0, r2
 8000686:	f002 f885 	bl	8002794 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d106      	bne.n	800069e <Check_Keypad_Column+0x9a>
	{
		return Keypad_Button_Values[Row-1][3];
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	3b01      	subs	r3, #1
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	78db      	ldrb	r3, [r3, #3]
 800069c:	e000      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}
	return KEYPAD_NOT_PRESSED;                   //If NO Key is pressed
 800069e:	2300      	movs	r3, #0
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	08006798 	.word	0x08006798

080006ac <KEYPAD_Read>:
  +) RETURN:
    -char check                                  	: const char Keypad_Button_Values[x][y]
    -KEYPAD_NOT_PRESSED                     		: '\0' {reason of failed)
*/
static char KEYPAD_Read(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
    char check = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
    /*Set COL_1 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6818      	ldr	r0, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	8a1b      	ldrh	r3, [r3, #16]
 80006c2:	2200      	movs	r2, #0
 80006c4:	4619      	mov	r1, r3
 80006c6:	f002 f87c 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	8a5b      	ldrh	r3, [r3, #18]
 80006d2:	2201      	movs	r2, #1
 80006d4:	4619      	mov	r1, r3
 80006d6:	f002 f874 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6898      	ldr	r0, [r3, #8]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	8a9b      	ldrh	r3, [r3, #20]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f002 f86c 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	68d8      	ldr	r0, [r3, #12]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	8adb      	ldrh	r3, [r3, #22]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4619      	mov	r1, r3
 80006f6:	f002 f864 	bl	80027c2 <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 1);
 80006fa:	2101      	movs	r1, #1
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f7ff ff81 	bl	8000604 <Check_Keypad_Column>
 8000702:	4603      	mov	r3, r0
 8000704:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <KEYPAD_Read+0x64>
    {
    	return check;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	e081      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_2 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6818      	ldr	r0, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	8a1b      	ldrh	r3, [r3, #16]
 8000718:	2201      	movs	r2, #1
 800071a:	4619      	mov	r1, r3
 800071c:	f002 f851 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6858      	ldr	r0, [r3, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	8a5b      	ldrh	r3, [r3, #18]
 8000728:	2200      	movs	r2, #0
 800072a:	4619      	mov	r1, r3
 800072c:	f002 f849 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6898      	ldr	r0, [r3, #8]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8a9b      	ldrh	r3, [r3, #20]
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	f002 f841 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	68d8      	ldr	r0, [r3, #12]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	8adb      	ldrh	r3, [r3, #22]
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	f002 f839 	bl	80027c2 <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 2);
 8000750:	2102      	movs	r1, #2
 8000752:	6838      	ldr	r0, [r7, #0]
 8000754:	f7ff ff56 	bl	8000604 <Check_Keypad_Column>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
    if(check)
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <KEYPAD_Read+0xba>
    {
    	return check;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	e056      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_3 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6818      	ldr	r0, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	8a1b      	ldrh	r3, [r3, #16]
 800076e:	2201      	movs	r2, #1
 8000770:	4619      	mov	r1, r3
 8000772:	f002 f826 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6858      	ldr	r0, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	8a5b      	ldrh	r3, [r3, #18]
 800077e:	2201      	movs	r2, #1
 8000780:	4619      	mov	r1, r3
 8000782:	f002 f81e 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6898      	ldr	r0, [r3, #8]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	8a9b      	ldrh	r3, [r3, #20]
 800078e:	2200      	movs	r2, #0
 8000790:	4619      	mov	r1, r3
 8000792:	f002 f816 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	68d8      	ldr	r0, [r3, #12]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8adb      	ldrh	r3, [r3, #22]
 800079e:	2201      	movs	r2, #1
 80007a0:	4619      	mov	r1, r3
 80007a2:	f002 f80e 	bl	80027c2 <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 3);
 80007a6:	2103      	movs	r1, #3
 80007a8:	6838      	ldr	r0, [r7, #0]
 80007aa:	f7ff ff2b 	bl	8000604 <Check_Keypad_Column>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]
    if(check)
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <KEYPAD_Read+0x110>
    {
    	return check;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	e02b      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_4 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	8a1b      	ldrh	r3, [r3, #16]
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	f001 fffb 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6858      	ldr	r0, [r3, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	8a5b      	ldrh	r3, [r3, #18]
 80007d4:	2201      	movs	r2, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	f001 fff3 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6898      	ldr	r0, [r3, #8]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	8a9b      	ldrh	r3, [r3, #20]
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	f001 ffeb 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68d8      	ldr	r0, [r3, #12]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	8adb      	ldrh	r3, [r3, #22]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f001 ffe3 	bl	80027c2 <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 4);
 80007fc:	2104      	movs	r1, #4
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f7ff ff00 	bl	8000604 <Check_Keypad_Column>
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <KEYPAD_Read+0x166>
    {
    	return check;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	e000      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Key not pressed */
    return KEYPAD_NOT_PRESSED;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <KeyPad_Init>:
void KeyPad_Init(	GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD,
					GPIO_TypeDef* C_port0, GPIO_TypeDef* C_port1, GPIO_TypeDef* C_port2, GPIO_TypeDef* C_port3,\
					uint16_t C_pin0, uint16_t C_pin1, uint16_t C_pin2, uint16_t C_pin3,\
					GPIO_TypeDef* R_port0, GPIO_TypeDef* R_port1, GPIO_TypeDef* R_port2, GPIO_TypeDef* R_port3,\
					uint16_t R_pin0, uint16_t R_pin1, uint16_t R_pin2, uint16_t R_pin3)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
	//OUTPUT
  COL_KEY_PAD->PORT.GPIO0 = C_port0;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	601a      	str	r2, [r3, #0]
  COL_KEY_PAD->PORT.GPIO1 = C_port1;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	683a      	ldr	r2, [r7, #0]
 8000834:	605a      	str	r2, [r3, #4]
  COL_KEY_PAD->PORT.GPIO2 = C_port2;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	69ba      	ldr	r2, [r7, #24]
 800083a:	609a      	str	r2, [r3, #8]
  COL_KEY_PAD->PORT.GPIO3 = C_port3;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	60da      	str	r2, [r3, #12]

  COL_KEY_PAD->PIN.GPIO_PIN_A = C_pin0;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	8c3a      	ldrh	r2, [r7, #32]
 8000846:	821a      	strh	r2, [r3, #16]
  COL_KEY_PAD->PIN.GPIO_PIN_B = C_pin1;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800084c:	825a      	strh	r2, [r3, #18]
  COL_KEY_PAD->PIN.GPIO_PIN_C = C_pin2;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000852:	829a      	strh	r2, [r3, #20]
  COL_KEY_PAD->PIN.GPIO_PIN_D = C_pin3;
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000858:	82da      	strh	r2, [r3, #22]
  //INPUT
  ROW_KEY_PAD->PORT.GPIO0 = R_port0;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800085e:	601a      	str	r2, [r3, #0]
  ROW_KEY_PAD->PORT.GPIO1 = R_port1;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000864:	605a      	str	r2, [r3, #4]
  ROW_KEY_PAD->PORT.GPIO2 = R_port2;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800086a:	609a      	str	r2, [r3, #8]
  ROW_KEY_PAD->PORT.GPIO3 = R_port3;
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000870:	60da      	str	r2, [r3, #12]

  ROW_KEY_PAD->PIN.GPIO_PIN_A = R_pin0;
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000878:	821a      	strh	r2, [r3, #16]
  ROW_KEY_PAD->PIN.GPIO_PIN_B = R_pin1;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8000880:	825a      	strh	r2, [r3, #18]
  ROW_KEY_PAD->PIN.GPIO_PIN_C = R_pin2;
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8000888:	829a      	strh	r2, [r3, #20]
  ROW_KEY_PAD->PIN.GPIO_PIN_D = R_pin3;
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8000890:	82da      	strh	r2, [r3, #22]
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <KEYPAD_Handler>:



char KEYPAD_Handler(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
	char key = KEYPAD_Read(COL_KEY_PAD, ROW_KEY_PAD_main);;
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff feff 	bl	80006ac <KEYPAD_Read>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	8a1b      	ldrh	r3, [r3, #16]
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	f001 ff80 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6858      	ldr	r0, [r3, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	8a5b      	ldrh	r3, [r3, #18]
 80008ca:	2200      	movs	r2, #0
 80008cc:	4619      	mov	r1, r3
 80008ce:	f001 ff78 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6898      	ldr	r0, [r3, #8]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	8a9b      	ldrh	r3, [r3, #20]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f001 ff70 	bl	80027c2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	68d8      	ldr	r0, [r3, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	8adb      	ldrh	r3, [r3, #22]
 80008ea:	2200      	movs	r2, #0
 80008ec:	4619      	mov	r1, r3
 80008ee:	f001 ff68 	bl	80027c2 <HAL_GPIO_WritePin>
    return key;
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <handler_keyIN_enterKey_DisplayLCD>:




STATE_KEY handler_keyIN_enterKey_DisplayLCD(CLCD_I2C_Name* LCD_user, STATE_SELECT_BUTTON_HANDLER_TYPEDEF state_button, char* key, char* password)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	460b      	mov	r3, r1
 800090a:	72fb      	strb	r3, [r7, #11]
	  if(*key != KEYPAD_NOT_PRESSED)	//when state_button = KEYPAD
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d06b      	beq.n	80009ec <handler_keyIN_enterKey_DisplayLCD+0xf0>
	  {
		  if(enter_num_pass.signal_enter_pass == PROCESSING)	// Được thay đổi trong lcd_user.c
 8000914:	4b38      	ldr	r3, [pc, #224]	; (80009f8 <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d130      	bne.n	800097e <handler_keyIN_enterKey_DisplayLCD+0x82>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_password, 2);
 800091c:	4b37      	ldr	r3, [pc, #220]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2202      	movs	r2, #2
 8000922:	4619      	mov	r1, r3
 8000924:	68f8      	ldr	r0, [r7, #12]
 8000926:	f7ff fd4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	4619      	mov	r1, r3
 8000930:	68f8      	ldr	r0, [r7, #12]
 8000932:	f7ff fd9f 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_password - ROW_BEGIN_KEPAD_PASS] = *key;
 8000936:	4b31      	ldr	r3, [pc, #196]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	3b09      	subs	r3, #9
 800093c:	683a      	ldr	r2, [r7, #0]
 800093e:	4413      	add	r3, r2
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	7812      	ldrb	r2, [r2, #0]
 8000944:	701a      	strb	r2, [r3, #0]
			  row_key_password++;
 8000946:	4b2d      	ldr	r3, [pc, #180]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4b2b      	ldr	r3, [pc, #172]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000950:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]

			  if(row_key_password > SIZE_ROW_PASS)
 8000958:	4b28      	ldr	r3, [pc, #160]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	2b0d      	cmp	r3, #13
 800095e:	d90c      	bls.n	800097a <handler_keyIN_enterKey_DisplayLCD+0x7e>
			  {
				  state_button = BUTTON;
 8000960:	2301      	movs	r3, #1
 8000962:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000964:	68f8      	ldr	r0, [r7, #12]
 8000966:	f7ff fe3d 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 800096a:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
				  row_key_password = ROW_BEGIN_KEPAD_PASS;
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000972:	2209      	movs	r2, #9
 8000974:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000976:	2301      	movs	r3, #1
 8000978:	e039      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 800097a:	2300      	movs	r3, #0
 800097c:	e037      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_pass == PROCESSING)*/
		  else if(enter_num_pass.signal_enter_num == PROCESSING)
 800097e:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000980:	785b      	ldrb	r3, [r3, #1]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d130      	bne.n	80009e8 <handler_keyIN_enterKey_DisplayLCD+0xec>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_num, 1);
 8000986:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2201      	movs	r2, #1
 800098c:	4619      	mov	r1, r3
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f7ff fd16 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	68f8      	ldr	r0, [r7, #12]
 800099c:	f7ff fd6a 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_num - ROW_BEGIN_KEPAD_NUM] = *key;
 80009a0:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	3b09      	subs	r3, #9
 80009a6:	683a      	ldr	r2, [r7, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	701a      	strb	r2, [r3, #0]
			  row_key_num++;
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009ba:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]

			  if(row_key_num > SIZE_ROW_NUM)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b09      	cmp	r3, #9
 80009c8:	d90c      	bls.n	80009e4 <handler_keyIN_enterKey_DisplayLCD+0xe8>
			  {
				  state_button = BUTTON;
 80009ca:	2301      	movs	r3, #1
 80009cc:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	f7ff fe08 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 80009d4:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
				  row_key_num = ROW_BEGIN_KEPAD_NUM;
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 80009dc:	2209      	movs	r2, #9
 80009de:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 80009e0:	2301      	movs	r3, #1
 80009e2:	e004      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 80009e4:	2300      	movs	r3, #0
 80009e6:	e002      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_num == PROCESSING)*/
		  else
		  {
			  return KEY_NOT;
 80009e8:	2300      	movs	r3, #0
 80009ea:	e000      	b.n	80009ee <handler_keyIN_enterKey_DisplayLCD+0xf2>
		  }
	  }/*END if(*key != KEYPAD_NOT_PRESSED)*/
	  else
	  {
		  return KEY_NOT;
 80009ec:	2300      	movs	r3, #0
	  }
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200000b0 	.word	0x200000b0
 80009fc:	20000001 	.word	0x20000001
 8000a00:	200001b9 	.word	0x200001b9
 8000a04:	20000000 	.word	0x20000000

08000a08 <handler_keyIN_CheckPIN_NUM>:



void handler_keyIN_CheckPIN_NUM(char * num_pin_buffer)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	static uint8_t counter = 0;
	if(enter_num_pass.signal_enter_num == PROCESSING)
 8000a10:	4b36      	ldr	r3, [pc, #216]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a12:	785b      	ldrb	r3, [r3, #1]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d12d      	bne.n	8000a74 <handler_keyIN_CheckPIN_NUM+0x6c>
	{
		counter = 0;
 8000a18:	4b35      	ldr	r3, [pc, #212]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
		num_ok = 0;
 8000a1e:	4b35      	ldr	r3, [pc, #212]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000a24:	4b31      	ldr	r3, [pc, #196]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	705a      	strb	r2, [r3, #1]
		for(uint8_t j = 0; j < 7; j++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e016      	b.n	8000a5e <handler_keyIN_CheckPIN_NUM+0x56>
		{
			if(strstr(num_pin_buffer, jagged_num[j]) != NULL)
 8000a30:	7bfb      	ldrb	r3, [r7, #15]
 8000a32:	4a31      	ldr	r2, [pc, #196]	; (8000af8 <handler_keyIN_CheckPIN_NUM+0xf0>)
 8000a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f004 fb6a 	bl	8005114 <strstr>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d008      	beq.n	8000a58 <handler_keyIN_CheckPIN_NUM+0x50>
			{
				num_ok = j;
 8000a46:	4a2b      	ldr	r2, [pc, #172]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	7013      	strb	r3, [r2, #0]
				counter++;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	4b26      	ldr	r3, [pc, #152]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a56:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 7; j++)
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	73fb      	strb	r3, [r7, #15]
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	2b06      	cmp	r3, #6
 8000a62:	d9e5      	bls.n	8000a30 <handler_keyIN_CheckPIN_NUM+0x28>
			}
		}
		if(counter == 0)
 8000a64:	4b22      	ldr	r3, [pc, #136]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d12c      	bne.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		{
			num_ok = 0;
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	701a      	strb	r2, [r3, #0]
 8000a72:	e028      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
	}
	else if(enter_num_pass.signal_enter_pass == PROCESSING && counter != 0)
 8000a74:	4b1d      	ldr	r3, [pc, #116]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d11b      	bne.n	8000ab4 <handler_keyIN_CheckPIN_NUM+0xac>
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <handler_keyIN_CheckPIN_NUM+0xe8>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d017      	beq.n	8000ab4 <handler_keyIN_CheckPIN_NUM+0xac>
	{
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000a84:	4b19      	ldr	r3, [pc, #100]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <handler_keyIN_CheckPIN_NUM+0xec>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	461a      	mov	r2, r3
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <handler_keyIN_CheckPIN_NUM+0xf4>)
 8000a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a96:	4619      	mov	r1, r3
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f004 fb3b 	bl	8005114 <strstr>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d003      	beq.n	8000aac <handler_keyIN_CheckPIN_NUM+0xa4>
		{
			Index_mode = INDEX_MODE_OKE_PASS;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000aa6:	2203      	movs	r2, #3
 8000aa8:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000aaa:	e00c      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
		else
		{
			Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000aac:	4b14      	ldr	r3, [pc, #80]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000aae:	2204      	movs	r2, #4
 8000ab0:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL)
 8000ab2:	e008      	b.n	8000ac6 <handler_keyIN_CheckPIN_NUM+0xbe>
		}
	}
	else
	{
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	705a      	strb	r2, [r3, #1]
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <handler_keyIN_CheckPIN_NUM+0xe4>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
		Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <handler_keyIN_CheckPIN_NUM+0xf8>)
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	701a      	strb	r2, [r3, #0]
	}
	/*Reset*/
	for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	73bb      	strb	r3, [r7, #14]
 8000aca:	e007      	b.n	8000adc <handler_keyIN_CheckPIN_NUM+0xd4>
	{
		num_pin_buffer[i] = 0;
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000ad6:	7bbb      	ldrb	r3, [r7, #14]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	73bb      	strb	r3, [r7, #14]
 8000adc:	7bbb      	ldrb	r3, [r7, #14]
 8000ade:	2b03      	cmp	r3, #3
 8000ae0:	d9f4      	bls.n	8000acc <handler_keyIN_CheckPIN_NUM+0xc4>
	}
}
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200000b0 	.word	0x200000b0
 8000af0:	200001b5 	.word	0x200001b5
 8000af4:	200001b4 	.word	0x200001b4
 8000af8:	2000003c 	.word	0x2000003c
 8000afc:	20000090 	.word	0x20000090
 8000b00:	200001ba 	.word	0x200001ba

08000b04 <lcd_user_display>:
    -STATUS_DISPLAY_TYPEDEF status_display         : STATUS_1 -> STATUS_7
  +) RETURN:
    -void
*/
static void lcd_user_display(CLCD_I2C_Name* LCD_user, STATUS_DISPLAY_TYPEDEF status_display)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	70fb      	strb	r3, [r7, #3]
	if(language == ENGLISH)
 8000b10:	4bb3      	ldr	r3, [pc, #716]	; (8000de0 <lcd_user_display+0x2dc>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	f040 810d 	bne.w	8000d34 <lcd_user_display+0x230>
	{
		if(status_display == STATUS_BEGIN)
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d124      	bne.n	8000b6a <lcd_user_display+0x66>
		{
			// dislay hello ! Status_Display=0
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2100      	movs	r1, #0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff fc4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000b2a:	49ae      	ldr	r1, [pc, #696]	; (8000de4 <lcd_user_display+0x2e0>)
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff fcf3 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2104      	movs	r1, #4
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fc42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000b3c:	49aa      	ldr	r1, [pc, #680]	; (8000de8 <lcd_user_display+0x2e4>)
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff fcea 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000b44:	2202      	movs	r2, #2
 8000b46:	2104      	movs	r1, #4
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff fc39 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000b4e:	49a7      	ldr	r1, [pc, #668]	; (8000dec <lcd_user_display+0x2e8>)
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff fce1 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000b56:	2203      	movs	r2, #3
 8000b58:	2102      	movs	r1, #2
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff fc30 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Press \"Enter\"!");
 8000b60:	49a3      	ldr	r1, [pc, #652]	; (8000df0 <lcd_user_display+0x2ec>)
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fcd8 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 0, 3);
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
		}
	}/*END if(language == ENGLISH)*/
}
 8000b68:	e233      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d124      	bne.n	8000bba <lcd_user_display+0xb6>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2103      	movs	r1, #3
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff fc23 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SELECT MODE");
 8000b7a:	499e      	ldr	r1, [pc, #632]	; (8000df4 <lcd_user_display+0x2f0>)
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff fccb 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000b82:	2201      	movs	r2, #1
 8000b84:	2100      	movs	r1, #0
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff fc1a 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Language");
 8000b8c:	499a      	ldr	r1, [pc, #616]	; (8000df8 <lcd_user_display+0x2f4>)
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff fcc2 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000b94:	2202      	movs	r2, #2
 8000b96:	2100      	movs	r1, #0
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fc11 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Enter password");
 8000b9e:	4997      	ldr	r1, [pc, #604]	; (8000dfc <lcd_user_display+0x2f8>)
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff fcb9 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000ba6:	2203      	movs	r2, #3
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff fc08 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000bb0:	4993      	ldr	r1, [pc, #588]	; (8000e00 <lcd_user_display+0x2fc>)
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff fcb0 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000bb8:	e20b      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN)							// PASSWORD
 8000bba:	78fb      	ldrb	r3, [r7, #3]
 8000bbc:	2b03      	cmp	r3, #3
 8000bbe:	d152      	bne.n	8000c66 <lcd_user_display+0x162>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff fbfb 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Information:");
 8000bca:	498e      	ldr	r1, [pc, #568]	; (8000e04 <lcd_user_display+0x300>)
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fca3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff fbf2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-NUM:");
 8000bdc:	498a      	ldr	r1, [pc, #552]	; (8000e08 <lcd_user_display+0x304>)
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff fc9a 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000be4:	4b89      	ldr	r3, [pc, #548]	; (8000e0c <lcd_user_display+0x308>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d109      	bne.n	8000c00 <lcd_user_display+0xfc>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000bec:	2201      	movs	r2, #1
 8000bee:	2108      	movs	r1, #8
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f7ff fbe5 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000bf6:	4986      	ldr	r1, [pc, #536]	; (8000e10 <lcd_user_display+0x30c>)
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff fc8d 	bl	8000518 <CLCD_I2C_WriteString>
 8000bfe:	e008      	b.n	8000c12 <lcd_user_display+0x10e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000c00:	2201      	movs	r2, #1
 8000c02:	2108      	movs	r1, #8
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f7ff fbdb 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000c0a:	4982      	ldr	r1, [pc, #520]	; (8000e14 <lcd_user_display+0x310>)
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff fc83 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000c12:	2202      	movs	r2, #2
 8000c14:	2100      	movs	r1, #0
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff fbd2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000c1c:	497e      	ldr	r1, [pc, #504]	; (8000e18 <lcd_user_display+0x314>)
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f7ff fc7a 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000c24:	4b79      	ldr	r3, [pc, #484]	; (8000e0c <lcd_user_display+0x308>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d109      	bne.n	8000c40 <lcd_user_display+0x13c>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	2108      	movs	r1, #8
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f7ff fbc5 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000c36:	4979      	ldr	r1, [pc, #484]	; (8000e1c <lcd_user_display+0x318>)
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff fc6d 	bl	8000518 <CLCD_I2C_WriteString>
 8000c3e:	e008      	b.n	8000c52 <lcd_user_display+0x14e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000c40:	2202      	movs	r2, #2
 8000c42:	2108      	movs	r1, #8
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff fbbb 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000c4a:	4972      	ldr	r1, [pc, #456]	; (8000e14 <lcd_user_display+0x310>)
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff fc63 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000c52:	2203      	movs	r2, #3
 8000c54:	2100      	movs	r1, #0
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fbb2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000c5c:	4968      	ldr	r1, [pc, #416]	; (8000e00 <lcd_user_display+0x2fc>)
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff fc5a 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000c64:	e1b5      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000c66:	78fb      	ldrb	r3, [r7, #3]
 8000c68:	2b04      	cmp	r3, #4
 8000c6a:	d11b      	bne.n	8000ca4 <lcd_user_display+0x1a0>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2100      	movs	r1, #0
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff fba5 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Password OKE!");
 8000c76:	496a      	ldr	r1, [pc, #424]	; (8000e20 <lcd_user_display+0x31c>)
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff fc4d 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	2100      	movs	r1, #0
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f7ff fb9c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Wait few ");
 8000c88:	4966      	ldr	r1, [pc, #408]	; (8000e24 <lcd_user_display+0x320>)
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff fc44 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000c90:	2202      	movs	r2, #2
 8000c92:	2103      	movs	r1, #3
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff fb93 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"minutes...");
 8000c9a:	4963      	ldr	r1, [pc, #396]	; (8000e28 <lcd_user_display+0x324>)
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff fc3b 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ca2:	e196      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	2b05      	cmp	r3, #5
 8000ca8:	d11b      	bne.n	8000ce2 <lcd_user_display+0x1de>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff fb86 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"Password FAIL!");
 8000cb4:	495d      	ldr	r1, [pc, #372]	; (8000e2c <lcd_user_display+0x328>)
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff fc2e 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fb7d 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Enter\" to enter");
 8000cc6:	495a      	ldr	r1, [pc, #360]	; (8000e30 <lcd_user_display+0x32c>)
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f7ff fc25 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000cce:	2202      	movs	r2, #2
 8000cd0:	2104      	movs	r1, #4
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff fb74 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"new password :<");
 8000cd8:	4956      	ldr	r1, [pc, #344]	; (8000e34 <lcd_user_display+0x330>)
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff fc1c 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ce0:	e177      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000ce2:	78fb      	ldrb	r3, [r7, #3]
 8000ce4:	2b06      	cmp	r3, #6
 8000ce6:	f040 8174 	bne.w	8000fd2 <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2103      	movs	r1, #3
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fb66 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Language");
 8000cf4:	4950      	ldr	r1, [pc, #320]	; (8000e38 <lcd_user_display+0x334>)
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f7ff fc0e 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	2100      	movs	r1, #0
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fb5d 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000d06:	494d      	ldr	r1, [pc, #308]	; (8000e3c <lcd_user_display+0x338>)
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc05 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000d0e:	2202      	movs	r2, #2
 8000d10:	2100      	movs	r1, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fb54 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-English");
 8000d18:	4949      	ldr	r1, [pc, #292]	; (8000e40 <lcd_user_display+0x33c>)
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fbfc 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000d20:	2203      	movs	r2, #3
 8000d22:	2100      	movs	r1, #0
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f7ff fb4b 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000d2a:	4946      	ldr	r1, [pc, #280]	; (8000e44 <lcd_user_display+0x340>)
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff fbf3 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d32:	e14e      	b.n	8000fd2 <lcd_user_display+0x4ce>
	else if(language == VIETNAMESE)
 8000d34:	4b2a      	ldr	r3, [pc, #168]	; (8000de0 <lcd_user_display+0x2dc>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f040 814a 	bne.w	8000fd2 <lcd_user_display+0x4ce>
		if(status_display == STATUS_BEGIN)
 8000d3e:	78fb      	ldrb	r3, [r7, #3]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d124      	bne.n	8000d8e <lcd_user_display+0x28a>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2100      	movs	r1, #0
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff fb39 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000d4e:	4925      	ldr	r1, [pc, #148]	; (8000de4 <lcd_user_display+0x2e0>)
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff fbe1 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000d56:	2201      	movs	r2, #1
 8000d58:	2104      	movs	r1, #4
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff fb30 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000d60:	4921      	ldr	r1, [pc, #132]	; (8000de8 <lcd_user_display+0x2e4>)
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f7ff fbd8 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000d68:	2202      	movs	r2, #2
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fb27 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000d72:	491e      	ldr	r1, [pc, #120]	; (8000dec <lcd_user_display+0x2e8>)
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fbcf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fb1e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Nhan \"Enter\"!");
 8000d84:	4930      	ldr	r1, [pc, #192]	; (8000e48 <lcd_user_display+0x344>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fbc6 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d8c:	e121      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000d8e:	78fb      	ldrb	r3, [r7, #3]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d163      	bne.n	8000e5c <lcd_user_display+0x358>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fb11 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Lua chon che do:");
 8000d9e:	492b      	ldr	r1, [pc, #172]	; (8000e4c <lcd_user_display+0x348>)
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fbb9 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2100      	movs	r1, #0
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff fb08 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Ngon ngu");
 8000db0:	4927      	ldr	r1, [pc, #156]	; (8000e50 <lcd_user_display+0x34c>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff fbb0 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000db8:	2202      	movs	r2, #2
 8000dba:	2100      	movs	r1, #0
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff faff 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Nhap ma pin");
 8000dc2:	4924      	ldr	r1, [pc, #144]	; (8000e54 <lcd_user_display+0x350>)
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff fba7 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000dca:	2203      	movs	r2, #3
 8000dcc:	2100      	movs	r1, #0
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff faf6 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000dd4:	4920      	ldr	r1, [pc, #128]	; (8000e58 <lcd_user_display+0x354>)
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f7ff fb9e 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ddc:	e0f9      	b.n	8000fd2 <lcd_user_display+0x4ce>
 8000dde:	bf00      	nop
 8000de0:	200001bc 	.word	0x200001bc
 8000de4:	0800656c 	.word	0x0800656c
 8000de8:	08006580 	.word	0x08006580
 8000dec:	0800658c 	.word	0x0800658c
 8000df0:	08006598 	.word	0x08006598
 8000df4:	080065a8 	.word	0x080065a8
 8000df8:	080065b4 	.word	0x080065b4
 8000dfc:	080065c0 	.word	0x080065c0
 8000e00:	080065d0 	.word	0x080065d0
 8000e04:	080065d8 	.word	0x080065d8
 8000e08:	080065e8 	.word	0x080065e8
 8000e0c:	200001b9 	.word	0x200001b9
 8000e10:	080065f0 	.word	0x080065f0
 8000e14:	080065f4 	.word	0x080065f4
 8000e18:	080065f8 	.word	0x080065f8
 8000e1c:	08006600 	.word	0x08006600
 8000e20:	08006608 	.word	0x08006608
 8000e24:	08006618 	.word	0x08006618
 8000e28:	08006624 	.word	0x08006624
 8000e2c:	08006630 	.word	0x08006630
 8000e30:	08006640 	.word	0x08006640
 8000e34:	08006654 	.word	0x08006654
 8000e38:	08006664 	.word	0x08006664
 8000e3c:	08006670 	.word	0x08006670
 8000e40:	0800667c 	.word	0x0800667c
 8000e44:	08006688 	.word	0x08006688
 8000e48:	08006690 	.word	0x08006690
 8000e4c:	080066a0 	.word	0x080066a0
 8000e50:	080066b4 	.word	0x080066b4
 8000e54:	080066c0 	.word	0x080066c0
 8000e58:	080066d0 	.word	0x080066d0
		else if(status_display == STATUS_PIN)										//PASSWORD
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b03      	cmp	r3, #3
 8000e60:	d152      	bne.n	8000f08 <lcd_user_display+0x404>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff faaa 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TT benh nhan:");
 8000e6c:	495b      	ldr	r1, [pc, #364]	; (8000fdc <lcd_user_display+0x4d8>)
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff fb52 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2100      	movs	r1, #0
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff faa1 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-STT:");
 8000e7e:	4958      	ldr	r1, [pc, #352]	; (8000fe0 <lcd_user_display+0x4dc>)
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fb49 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000e86:	4b57      	ldr	r3, [pc, #348]	; (8000fe4 <lcd_user_display+0x4e0>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d109      	bne.n	8000ea2 <lcd_user_display+0x39e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2108      	movs	r1, #8
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f7ff fa94 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000e98:	4953      	ldr	r1, [pc, #332]	; (8000fe8 <lcd_user_display+0x4e4>)
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fb3c 	bl	8000518 <CLCD_I2C_WriteString>
 8000ea0:	e008      	b.n	8000eb4 <lcd_user_display+0x3b0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	2108      	movs	r1, #8
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff fa8a 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000eac:	494f      	ldr	r1, [pc, #316]	; (8000fec <lcd_user_display+0x4e8>)
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff fb32 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fa81 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000ebe:	494c      	ldr	r1, [pc, #304]	; (8000ff0 <lcd_user_display+0x4ec>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff fb29 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000ec6:	4b47      	ldr	r3, [pc, #284]	; (8000fe4 <lcd_user_display+0x4e0>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d109      	bne.n	8000ee2 <lcd_user_display+0x3de>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000ece:	2202      	movs	r2, #2
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff fa74 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000ed8:	4946      	ldr	r1, [pc, #280]	; (8000ff4 <lcd_user_display+0x4f0>)
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff fb1c 	bl	8000518 <CLCD_I2C_WriteString>
 8000ee0:	e008      	b.n	8000ef4 <lcd_user_display+0x3f0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff fa6a 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000eec:	493f      	ldr	r1, [pc, #252]	; (8000fec <lcd_user_display+0x4e8>)
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fb12 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff fa61 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000efe:	493e      	ldr	r1, [pc, #248]	; (8000ff8 <lcd_user_display+0x4f4>)
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff fb09 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f06:	e064      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000f08:	78fb      	ldrb	r3, [r7, #3]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d11b      	bne.n	8000f46 <lcd_user_display+0x442>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fa54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"PIN OKE!");
 8000f18:	4938      	ldr	r1, [pc, #224]	; (8000ffc <lcd_user_display+0x4f8>)
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fafc 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2100      	movs	r1, #0
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fa4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Cho");
 8000f2a:	4935      	ldr	r1, [pc, #212]	; (8001000 <lcd_user_display+0x4fc>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff faf3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000f32:	2202      	movs	r2, #2
 8000f34:	2103      	movs	r1, #3
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fa42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"1 phut...");
 8000f3c:	4931      	ldr	r1, [pc, #196]	; (8001004 <lcd_user_display+0x500>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff faea 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f44:	e045      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000f46:	78fb      	ldrb	r3, [r7, #3]
 8000f48:	2b05      	cmp	r3, #5
 8000f4a:	d11b      	bne.n	8000f84 <lcd_user_display+0x480>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff fa35 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN sai!");
 8000f56:	492c      	ldr	r1, [pc, #176]	; (8001008 <lcd_user_display+0x504>)
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff fadd 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2100      	movs	r1, #0
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff fa2c 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Nhap\" de nhap");
 8000f68:	4928      	ldr	r1, [pc, #160]	; (800100c <lcd_user_display+0x508>)
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fad4 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000f70:	2202      	movs	r2, #2
 8000f72:	2104      	movs	r1, #4
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fa23 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN moi :<");
 8000f7a:	4925      	ldr	r1, [pc, #148]	; (8001010 <lcd_user_display+0x50c>)
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff facb 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f82:	e026      	b.n	8000fd2 <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000f84:	78fb      	ldrb	r3, [r7, #3]
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d123      	bne.n	8000fd2 <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2103      	movs	r1, #3
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f7ff fa16 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Ngon ngu");
 8000f94:	491f      	ldr	r1, [pc, #124]	; (8001014 <lcd_user_display+0x510>)
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff fabe 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fa0d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000fa6:	491c      	ldr	r1, [pc, #112]	; (8001018 <lcd_user_display+0x514>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff fab5 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000fae:	2202      	movs	r2, #2
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff fa04 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-English");
 8000fb8:	4918      	ldr	r1, [pc, #96]	; (800101c <lcd_user_display+0x518>)
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff faac 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff f9fb 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000fca:	4915      	ldr	r1, [pc, #84]	; (8001020 <lcd_user_display+0x51c>)
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff faa3 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	080066d8 	.word	0x080066d8
 8000fe0:	080066e8 	.word	0x080066e8
 8000fe4:	200001b9 	.word	0x200001b9
 8000fe8:	080065f0 	.word	0x080065f0
 8000fec:	080065f4 	.word	0x080065f4
 8000ff0:	080065f8 	.word	0x080065f8
 8000ff4:	08006600 	.word	0x08006600
 8000ff8:	080066d0 	.word	0x080066d0
 8000ffc:	080066f0 	.word	0x080066f0
 8001000:	080066fc 	.word	0x080066fc
 8001004:	08006700 	.word	0x08006700
 8001008:	0800670c 	.word	0x0800670c
 800100c:	08006718 	.word	0x08006718
 8001010:	08006728 	.word	0x08006728
 8001014:	08006734 	.word	0x08006734
 8001018:	08006670 	.word	0x08006670
 800101c:	0800667c 	.word	0x0800667c
 8001020:	08006688 	.word	0x08006688

08001024 <lcd_system_handler>:


//************************** High Level Function ****************************************************************//
void lcd_system_handler(CLCD_I2C_Name* LCD_user)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(delete)
 800102c:	4b7c      	ldr	r3, [pc, #496]	; (8001220 <lcd_system_handler+0x1fc>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d005      	beq.n	8001040 <lcd_system_handler+0x1c>
	{
		CLCD_I2C_Clear(LCD_user);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fad5 	bl	80005e4 <CLCD_I2C_Clear>
		delete = 0;
 800103a:	4b79      	ldr	r3, [pc, #484]	; (8001220 <lcd_system_handler+0x1fc>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
	}
	if(Mode == 0)												//Begin
 8001040:	4b78      	ldr	r3, [pc, #480]	; (8001224 <lcd_system_handler+0x200>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d112      	bne.n	8001070 <lcd_system_handler+0x4c>
	{
		Config = CONFIG_ROW0;
 800104a:	4b77      	ldr	r3, [pc, #476]	; (8001228 <lcd_system_handler+0x204>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
		Enter = 0;
 8001050:	4b76      	ldr	r3, [pc, #472]	; (800122c <lcd_system_handler+0x208>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
		Status_Display = STATUS_BEGIN;
 8001056:	4b76      	ldr	r3, [pc, #472]	; (8001230 <lcd_system_handler+0x20c>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
		lcd_user_display(LCD_user, Status_Display);
 800105c:	4b74      	ldr	r3, [pc, #464]	; (8001230 <lcd_system_handler+0x20c>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	4619      	mov	r1, r3
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff fd4e 	bl	8000b04 <lcd_user_display>
		Index_mode = INDEX_MODE_MENU;
 8001068:	4b72      	ldr	r3, [pc, #456]	; (8001234 <lcd_system_handler+0x210>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
                delete = 1;
            }
		}
	}/*END if(Mode == 1)*/
}
 800106e:	e18d      	b.n	800138c <lcd_system_handler+0x368>
	else if(Mode == 1)
 8001070:	4b6c      	ldr	r3, [pc, #432]	; (8001224 <lcd_system_handler+0x200>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b01      	cmp	r3, #1
 8001078:	f040 8188 	bne.w	800138c <lcd_system_handler+0x368>
		if(Index_mode == INDEX_MODE_MENU)						//  Select modes
 800107c:	4b6d      	ldr	r3, [pc, #436]	; (8001234 <lcd_system_handler+0x210>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d165      	bne.n	8001150 <lcd_system_handler+0x12c>
			if (flag_button)
 8001084:	4b6c      	ldr	r3, [pc, #432]	; (8001238 <lcd_system_handler+0x214>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d005      	beq.n	800109a <lcd_system_handler+0x76>
				CLCD_I2C_Clear(LCD_user);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff faa8 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 8001094:	4b68      	ldr	r3, [pc, #416]	; (8001238 <lcd_system_handler+0x214>)
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]
			Status_Display = STATUS_MENU;
 800109a:	4b65      	ldr	r3, [pc, #404]	; (8001230 <lcd_system_handler+0x20c>)
 800109c:	2202      	movs	r2, #2
 800109e:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80010a0:	4b61      	ldr	r3, [pc, #388]	; (8001228 <lcd_system_handler+0x204>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d045      	beq.n	8001136 <lcd_system_handler+0x112>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80010aa:	4b5f      	ldr	r3, [pc, #380]	; (8001228 <lcd_system_handler+0x204>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	210f      	movs	r1, #15
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff f982 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 80010bc:	495f      	ldr	r1, [pc, #380]	; (800123c <lcd_system_handler+0x218>)
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fa2a 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 80010c4:	4b59      	ldr	r3, [pc, #356]	; (800122c <lcd_system_handler+0x208>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d039      	beq.n	8001142 <lcd_system_handler+0x11e>
					Enter = 0;
 80010ce:	4b57      	ldr	r3, [pc, #348]	; (800122c <lcd_system_handler+0x208>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 80010d4:	4b54      	ldr	r3, [pc, #336]	; (8001228 <lcd_system_handler+0x204>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d108      	bne.n	80010f0 <lcd_system_handler+0xcc>
                        Index_mode = INDEX_MODE_LANGUAGE;
 80010de:	4b55      	ldr	r3, [pc, #340]	; (8001234 <lcd_system_handler+0x210>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 80010e4:	4b50      	ldr	r3, [pc, #320]	; (8001228 <lcd_system_handler+0x204>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 80010ea:	4b4d      	ldr	r3, [pc, #308]	; (8001220 <lcd_system_handler+0x1fc>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 80010f0:	4b4d      	ldr	r3, [pc, #308]	; (8001228 <lcd_system_handler+0x204>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d108      	bne.n	800110c <lcd_system_handler+0xe8>
                        Index_mode = INDEX_MODE_PIN;
 80010fa:	4b4e      	ldr	r3, [pc, #312]	; (8001234 <lcd_system_handler+0x210>)
 80010fc:	2202      	movs	r2, #2
 80010fe:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 8001100:	4b49      	ldr	r3, [pc, #292]	; (8001228 <lcd_system_handler+0x204>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <lcd_system_handler+0x1fc>)
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 800110c:	4b46      	ldr	r3, [pc, #280]	; (8001228 <lcd_system_handler+0x204>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b25b      	sxtb	r3, r3
 8001112:	2b03      	cmp	r3, #3
 8001114:	d115      	bne.n	8001142 <lcd_system_handler+0x11e>
                        Index_mode = INDEX_MODE_LANGUAGE;
 8001116:	4b47      	ldr	r3, [pc, #284]	; (8001234 <lcd_system_handler+0x210>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
                        Mode = 0;
 800111c:	4b41      	ldr	r3, [pc, #260]	; (8001224 <lcd_system_handler+0x200>)
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 8001122:	4b41      	ldr	r3, [pc, #260]	; (8001228 <lcd_system_handler+0x204>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_BEGIN;
 8001128:	4b41      	ldr	r3, [pc, #260]	; (8001230 <lcd_system_handler+0x20c>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 800112e:	4b3c      	ldr	r3, [pc, #240]	; (8001220 <lcd_system_handler+0x1fc>)
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	e005      	b.n	8001142 <lcd_system_handler+0x11e>
				Config = CONFIG_ROW1;
 8001136:	4b3c      	ldr	r3, [pc, #240]	; (8001228 <lcd_system_handler+0x204>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800113c:	4b3b      	ldr	r3, [pc, #236]	; (800122c <lcd_system_handler+0x208>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001142:	4b3b      	ldr	r3, [pc, #236]	; (8001230 <lcd_system_handler+0x20c>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	4619      	mov	r1, r3
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fcdb 	bl	8000b04 <lcd_user_display>
}
 800114e:	e11d      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_LANGUAGE == Index_mode)					// Languge
 8001150:	4b38      	ldr	r3, [pc, #224]	; (8001234 <lcd_system_handler+0x210>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d175      	bne.n	8001244 <lcd_system_handler+0x220>
			Status_Display = STATUS_LANGUAGE;
 8001158:	4b35      	ldr	r3, [pc, #212]	; (8001230 <lcd_system_handler+0x20c>)
 800115a:	2206      	movs	r2, #6
 800115c:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 800115e:	4b34      	ldr	r3, [pc, #208]	; (8001230 <lcd_system_handler+0x20c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4619      	mov	r1, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fccd 	bl	8000b04 <lcd_user_display>
			if (flag_button)
 800116a:	4b33      	ldr	r3, [pc, #204]	; (8001238 <lcd_system_handler+0x214>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <lcd_system_handler+0x15c>
				CLCD_I2C_Clear(LCD_user);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff fa35 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 800117a:	4b2f      	ldr	r3, [pc, #188]	; (8001238 <lcd_system_handler+0x214>)
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001180:	4b29      	ldr	r3, [pc, #164]	; (8001228 <lcd_system_handler+0x204>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b25b      	sxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d03c      	beq.n	8001204 <lcd_system_handler+0x1e0>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 800118a:	4b27      	ldr	r3, [pc, #156]	; (8001228 <lcd_system_handler+0x204>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b25b      	sxtb	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	210f      	movs	r1, #15
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff f912 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 800119c:	4927      	ldr	r1, [pc, #156]	; (800123c <lcd_system_handler+0x218>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff f9ba 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 80011a4:	4b21      	ldr	r3, [pc, #132]	; (800122c <lcd_system_handler+0x208>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d030      	beq.n	8001210 <lcd_system_handler+0x1ec>
					Enter = 0;
 80011ae:	4b1f      	ldr	r3, [pc, #124]	; (800122c <lcd_system_handler+0x208>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <lcd_system_handler+0x204>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b25b      	sxtb	r3, r3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d105      	bne.n	80011ca <lcd_system_handler+0x1a6>
						language = VIETNAMESE;
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <lcd_system_handler+0x21c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 80011c4:	4b18      	ldr	r3, [pc, #96]	; (8001228 <lcd_system_handler+0x204>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <lcd_system_handler+0x204>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d105      	bne.n	80011e0 <lcd_system_handler+0x1bc>
						language = ENGLISH;
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <lcd_system_handler+0x21c>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <lcd_system_handler+0x204>)
 80011dc:	2203      	movs	r2, #3
 80011de:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <lcd_system_handler+0x204>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	d112      	bne.n	8001210 <lcd_system_handler+0x1ec>
                        Index_mode = INDEX_MODE_MENU;
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <lcd_system_handler+0x210>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 80011f0:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <lcd_system_handler+0x204>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_MENU;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <lcd_system_handler+0x20c>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <lcd_system_handler+0x1fc>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e005      	b.n	8001210 <lcd_system_handler+0x1ec>
				Config = CONFIG_ROW1;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <lcd_system_handler+0x204>)
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <lcd_system_handler+0x208>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <lcd_system_handler+0x20c>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4619      	mov	r1, r3
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fc74 	bl	8000b04 <lcd_user_display>
}
 800121c:	e0b6      	b.n	800138c <lcd_system_handler+0x368>
 800121e:	bf00      	nop
 8001220:	200001bd 	.word	0x200001bd
 8001224:	200001b6 	.word	0x200001b6
 8001228:	200000ac 	.word	0x200000ac
 800122c:	200001b7 	.word	0x200001b7
 8001230:	200001bb 	.word	0x200001bb
 8001234:	200001ba 	.word	0x200001ba
 8001238:	200001b8 	.word	0x200001b8
 800123c:	08006740 	.word	0x08006740
 8001240:	200001bc 	.word	0x200001bc
		else if(INDEX_MODE_PIN == Index_mode)						// Enter Password
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <lcd_system_handler+0x370>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d15c      	bne.n	8001306 <lcd_system_handler+0x2e2>
			Status_Display = STATUS_PIN;
 800124c:	4b52      	ldr	r3, [pc, #328]	; (8001398 <lcd_system_handler+0x374>)
 800124e:	2203      	movs	r2, #3
 8001250:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001252:	4b51      	ldr	r3, [pc, #324]	; (8001398 <lcd_system_handler+0x374>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fc53 	bl	8000b04 <lcd_user_display>
			if (flag_button)
 800125e:	4b4f      	ldr	r3, [pc, #316]	; (800139c <lcd_system_handler+0x378>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <lcd_system_handler+0x250>
				CLCD_I2C_Clear(LCD_user);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff f9bb 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 800126e:	4b4b      	ldr	r3, [pc, #300]	; (800139c <lcd_system_handler+0x378>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001274:	4b4a      	ldr	r3, [pc, #296]	; (80013a0 <lcd_system_handler+0x37c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d036      	beq.n	80012ec <lcd_system_handler+0x2c8>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 800127e:	4b48      	ldr	r3, [pc, #288]	; (80013a0 <lcd_system_handler+0x37c>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b25b      	sxtb	r3, r3
 8001284:	b2db      	uxtb	r3, r3
 8001286:	461a      	mov	r2, r3
 8001288:	210f      	movs	r1, #15
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff f898 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001290:	4944      	ldr	r1, [pc, #272]	; (80013a4 <lcd_system_handler+0x380>)
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff f940 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 8001298:	4b43      	ldr	r3, [pc, #268]	; (80013a8 <lcd_system_handler+0x384>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d02a      	beq.n	80012f8 <lcd_system_handler+0x2d4>
					Enter = 0;
 80012a2:	4b41      	ldr	r3, [pc, #260]	; (80013a8 <lcd_system_handler+0x384>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)	// Nhap so thu tu
 80012a8:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <lcd_system_handler+0x37c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d102      	bne.n	80012b8 <lcd_system_handler+0x294>
						enter_num_pass.signal_enter_num = PROCESSING;
 80012b2:	4b3e      	ldr	r3, [pc, #248]	; (80013ac <lcd_system_handler+0x388>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	705a      	strb	r2, [r3, #1]
					if(Config == CONFIG_ROW2)	// Nhap pass
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d102      	bne.n	80012c8 <lcd_system_handler+0x2a4>
						enter_num_pass.signal_enter_pass = PROCESSING;
 80012c2:	4b3a      	ldr	r3, [pc, #232]	; (80013ac <lcd_system_handler+0x388>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 80012c8:	4b35      	ldr	r3, [pc, #212]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	d112      	bne.n	80012f8 <lcd_system_handler+0x2d4>
						Index_mode = INDEX_MODE_MENU;
 80012d2:	4b30      	ldr	r3, [pc, #192]	; (8001394 <lcd_system_handler+0x370>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW0;
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <lcd_system_handler+0x37c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
						Status_Display = STATUS_MENU;
 80012de:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <lcd_system_handler+0x374>)
 80012e0:	2202      	movs	r2, #2
 80012e2:	701a      	strb	r2, [r3, #0]
						delete = 1;
 80012e4:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <lcd_system_handler+0x38c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
 80012ea:	e005      	b.n	80012f8 <lcd_system_handler+0x2d4>
				Config = CONFIG_ROW1;
 80012ec:	4b2c      	ldr	r3, [pc, #176]	; (80013a0 <lcd_system_handler+0x37c>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <lcd_system_handler+0x384>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012f8:	4b27      	ldr	r3, [pc, #156]	; (8001398 <lcd_system_handler+0x374>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fc00 	bl	8000b04 <lcd_user_display>
}
 8001304:	e042      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_OKE_PASS == Index_mode)					// Pass oke
 8001306:	4b23      	ldr	r3, [pc, #140]	; (8001394 <lcd_system_handler+0x370>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b03      	cmp	r3, #3
 800130c:	d11d      	bne.n	800134a <lcd_system_handler+0x326>
			Status_Display = STATUS_PIN_OK;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <lcd_system_handler+0x374>)
 8001310:	2204      	movs	r2, #4
 8001312:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <lcd_system_handler+0x374>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fbf2 	bl	8000b04 <lcd_user_display>
			if(Enter)
 8001320:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <lcd_system_handler+0x384>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d030      	beq.n	800138c <lcd_system_handler+0x368>
				Enter = 0;
 800132a:	4b1f      	ldr	r3, [pc, #124]	; (80013a8 <lcd_system_handler+0x384>)
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_MENU;
 8001330:	4b18      	ldr	r3, [pc, #96]	; (8001394 <lcd_system_handler+0x370>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <lcd_system_handler+0x37c>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_MENU;
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <lcd_system_handler+0x374>)
 800133e:	2202      	movs	r2, #2
 8001340:	701a      	strb	r2, [r3, #0]
                delete = 1;
 8001342:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <lcd_system_handler+0x38c>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
}
 8001348:	e020      	b.n	800138c <lcd_system_handler+0x368>
		else if(INDEX_MODE_NO_OKE_PASS == Index_mode)				// Pass fail
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <lcd_system_handler+0x370>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b04      	cmp	r3, #4
 8001350:	d11c      	bne.n	800138c <lcd_system_handler+0x368>
			Status_Display = STATUS_PIN_FAIL;
 8001352:	4b11      	ldr	r3, [pc, #68]	; (8001398 <lcd_system_handler+0x374>)
 8001354:	2205      	movs	r2, #5
 8001356:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <lcd_system_handler+0x374>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff fbd0 	bl	8000b04 <lcd_user_display>
			if(Enter)
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <lcd_system_handler+0x384>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00e      	beq.n	800138c <lcd_system_handler+0x368>
				Enter = 0;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <lcd_system_handler+0x384>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_PIN;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <lcd_system_handler+0x370>)
 8001376:	2202      	movs	r2, #2
 8001378:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <lcd_system_handler+0x37c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <lcd_system_handler+0x374>)
 8001382:	2203      	movs	r2, #3
 8001384:	701a      	strb	r2, [r3, #0]
                delete = 1;
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <lcd_system_handler+0x38c>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200001ba 	.word	0x200001ba
 8001398:	200001bb 	.word	0x200001bb
 800139c:	200001b8 	.word	0x200001b8
 80013a0:	200000ac 	.word	0x200000ac
 80013a4:	08006740 	.word	0x08006740
 80013a8:	200001b7 	.word	0x200001b7
 80013ac:	200000b0 	.word	0x200000b0
 80013b0:	200001bd 	.word	0x200001bd

080013b4 <response>:
    -uint8_t * string								: chu truyen di (OKE, FAIL dai loai)
  +) RETURN:
    -
*/
static void response(char *string)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&Lib_uart, (uint8_t *) string, strlen(string), 1000);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7fe fec5 	bl	800014c <strlen>
 80013c2:	4603      	mov	r3, r0
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	4803      	ldr	r0, [pc, #12]	; (80013dc <response+0x28>)
 80013ce:	f003 f819 	bl	8004404 <HAL_UART_Transmit>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200001c0 	.word	0x200001c0

080013e0 <UART_Check_string>:
  +) RETURN:
    -bool											: true
    												  false
*/
static bool UART_Check_string(uint8_t * rxBuffer)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	if(strstr((char*)rxBuffer, confirm_NUM_PIN) != NULL)
 80013e8:	4b07      	ldr	r3, [pc, #28]	; (8001408 <UART_Check_string+0x28>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4619      	mov	r1, r3
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f003 fe90 	bl	8005114 <strstr>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <UART_Check_string+0x1e>
	{
		return true;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e000      	b.n	8001400 <UART_Check_string+0x20>
	}
	else
	{
		return false;
 80013fe:	2300      	movs	r3, #0
	}
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200000b4 	.word	0x200000b4

0800140c <UART_SetNUM_PIN>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_SetNUM_PIN(uint8_t * rxBuffer)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	char response_string[20] = {0};
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
   /* Kiểm tra độ dài của command "*NUM-PIN:x,abcde\n\r"*/
   if(strlen((char*)rxBuffer) == 17)
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7fe fe90 	bl	800014c <strlen>
 800142c:	4603      	mov	r3, r0
 800142e:	2b11      	cmp	r3, #17
 8001430:	d130      	bne.n	8001494 <UART_SetNUM_PIN+0x88>
   {
      /*Tách NUM thiết bị */
      char *token = NULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
      token = strtok((char*)rxBuffer, ":"); //*NUM-PIN:
 8001436:	491b      	ldr	r1, [pc, #108]	; (80014a4 <UART_SetNUM_PIN+0x98>)
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f003 fe81 	bl	8005140 <strtok>
 800143e:	61f8      	str	r0, [r7, #28]
      token = strtok(NULL, ","); //x
 8001440:	4919      	ldr	r1, [pc, #100]	; (80014a8 <UART_SetNUM_PIN+0x9c>)
 8001442:	2000      	movs	r0, #0
 8001444:	f003 fe7c 	bl	8005140 <strtok>
 8001448:	61f8      	str	r0, [r7, #28]
      num = *token - 48; //num = x
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	3b30      	subs	r3, #48	; 0x30
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4b16      	ldr	r3, [pc, #88]	; (80014ac <UART_SetNUM_PIN+0xa0>)
 8001454:	701a      	strb	r2, [r3, #0]


      /*Tách PIN thiết bị */
      token = strtok(NULL, "\n"); //abcde
 8001456:	4916      	ldr	r1, [pc, #88]	; (80014b0 <UART_SetNUM_PIN+0xa4>)
 8001458:	2000      	movs	r0, #0
 800145a:	f003 fe71 	bl	8005140 <strtok>
 800145e:	61f8      	str	r0, [r7, #28]
      memcpy(pin, token, 5); //pin = "abcde";
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <UART_SetNUM_PIN+0xa8>)
 8001462:	69fa      	ldr	r2, [r7, #28]
 8001464:	6810      	ldr	r0, [r2, #0]
 8001466:	6018      	str	r0, [r3, #0]
 8001468:	7912      	ldrb	r2, [r2, #4]
 800146a:	711a      	strb	r2, [r3, #4]

      token = NULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]

//      sprintf(response_string, "num: %d, pin: %c%c%c%c%c", num, pin[0], pin[1], pin[2], pin[3], pin[4]);
      sprintf(response_string, "num: %d, pin: %s", num, pin);
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <UART_SetNUM_PIN+0xa0>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	461a      	mov	r2, r3
 8001476:	f107 0008 	add.w	r0, r7, #8
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <UART_SetNUM_PIN+0xa8>)
 800147c:	490e      	ldr	r1, [pc, #56]	; (80014b8 <UART_SetNUM_PIN+0xac>)
 800147e:	f003 fe29 	bl	80050d4 <siprintf>
      response(response_string);
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff94 	bl	80013b4 <response>
      response("\r\n+OK\r\n ");
 800148c:	480b      	ldr	r0, [pc, #44]	; (80014bc <UART_SetNUM_PIN+0xb0>)
 800148e:	f7ff ff91 	bl	80013b4 <response>
   }
   else
   {
      response("\r\n+ERROR:error command\r\n");
   }
}
 8001492:	e002      	b.n	800149a <UART_SetNUM_PIN+0x8e>
      response("\r\n+ERROR:error command\r\n");
 8001494:	480a      	ldr	r0, [pc, #40]	; (80014c0 <UART_SetNUM_PIN+0xb4>)
 8001496:	f7ff ff8d 	bl	80013b4 <response>
}
 800149a:	bf00      	nop
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	08006750 	.word	0x08006750
 80014a8:	08006754 	.word	0x08006754
 80014ac:	20000208 	.word	0x20000208
 80014b0:	08006758 	.word	0x08006758
 80014b4:	2000020c 	.word	0x2000020c
 80014b8:	0800675c 	.word	0x0800675c
 80014bc:	08006770 	.word	0x08006770
 80014c0:	0800677c 	.word	0x0800677c

080014c4 <UART_Assign_password>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_Assign_password()
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	e00e      	b.n	80014ee <UART_Assign_password+0x2a>
	{
		*(jagged_pass[num - 1] + i) = pin[i];
 80014d0:	79fa      	ldrb	r2, [r7, #7]
 80014d2:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <UART_Assign_password+0x3c>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	490a      	ldr	r1, [pc, #40]	; (8001504 <UART_Assign_password+0x40>)
 80014da:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	440b      	add	r3, r1
 80014e2:	4909      	ldr	r1, [pc, #36]	; (8001508 <UART_Assign_password+0x44>)
 80014e4:	5c8a      	ldrb	r2, [r1, r2]
 80014e6:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	3301      	adds	r3, #1
 80014ec:	71fb      	strb	r3, [r7, #7]
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	2b04      	cmp	r3, #4
 80014f2:	d9ed      	bls.n	80014d0 <UART_Assign_password+0xc>
	}
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	20000208 	.word	0x20000208
 8001504:	20000090 	.word	0x20000090
 8001508:	2000020c 	.word	0x2000020c

0800150c <UART_Init_UART>:


//************************** High Level Function ****************************************************************//

void UART_Init_UART(UART_HandleTypeDef *huart)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	Lib_uart = *huart;
 8001514:	4a05      	ldr	r2, [pc, #20]	; (800152c <UART_Init_UART+0x20>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4610      	mov	r0, r2
 800151a:	4619      	mov	r1, r3
 800151c:	2348      	movs	r3, #72	; 0x48
 800151e:	461a      	mov	r2, r3
 8001520:	f003 fdc2 	bl	80050a8 <memcpy>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200001c0 	.word	0x200001c0

08001530 <UART_handler>:



STATE_TX_PIN UART_handler(uint8_t * rxBuffer, char* NUM, char* PIN)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
	if(UART_Check_string(rxBuffer) == true)	// Kiem tra chuoi
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f7ff ff4f 	bl	80013e0 <UART_Check_string>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d01a      	beq.n	800157e <UART_handler+0x4e>
	{
		UART_SetNUM_PIN(rxBuffer);			// Gan vao val "pin" voi num tuong ung
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f7ff ff5f 	bl	800140c <UART_SetNUM_PIN>

		UART_Assign_password();				// Gan vao Array extern ben handler_keyIN.h
 800154e:	f7ff ffb9 	bl	80014c4 <UART_Assign_password>

		//Lay lai gia tri num va pin
		*NUM = num;
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <UART_handler+0x58>)
 8001554:	781a      	ldrb	r2, [r3, #0]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 800155a:	2300      	movs	r3, #0
 800155c:	75fb      	strb	r3, [r7, #23]
 800155e:	e009      	b.n	8001574 <UART_handler+0x44>
		{
			PIN[i] = pin[i];
 8001560:	7dfa      	ldrb	r2, [r7, #23]
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	440b      	add	r3, r1
 8001568:	4908      	ldr	r1, [pc, #32]	; (800158c <UART_handler+0x5c>)
 800156a:	5c8a      	ldrb	r2, [r1, r2]
 800156c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 800156e:	7dfb      	ldrb	r3, [r7, #23]
 8001570:	3301      	adds	r3, #1
 8001572:	75fb      	strb	r3, [r7, #23]
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	2b04      	cmp	r3, #4
 8001578:	d9f2      	bls.n	8001560 <UART_handler+0x30>
		}

		return UART_HANDLER_OKE;
 800157a:	2300      	movs	r3, #0
 800157c:	e000      	b.n	8001580 <UART_handler+0x50>
	}
	else
	{
		return UART_HANDLER_ERROR;
 800157e:	2301      	movs	r3, #1
	}
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000208 	.word	0x20000208
 800158c:	2000020c 	.word	0x2000020c

08001590 <HAL_GPIO_EXTI_Callback>:
uint8_t rxBuffer[20]={0};
volatile uint8_t rxBufferIndex = 0;
volatile uint8_t flag_rx_done = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	static uint32_t TimeBegin = 0;
	static uint32_t TimeNow = 0;

/*CODE ISR*/
	/*flag keypad*/
	if(((R1_IN_Pin == GPIO_Pin) | (R2_IN_Pin == GPIO_Pin) | (R3_IN_Pin == GPIO_Pin) | (R4_IN_Pin == GPIO_Pin)) && (state_button == KEYPAD))
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015a0:	bf0c      	ite	eq
 80015a2:	2301      	moveq	r3, #1
 80015a4:	2300      	movne	r3, #0
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	88fb      	ldrh	r3, [r7, #6]
 80015aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015ae:	bf0c      	ite	eq
 80015b0:	2301      	moveq	r3, #1
 80015b2:	2300      	movne	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	461a      	mov	r2, r3
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015c2:	bf0c      	ite	eq
 80015c4:	2301      	moveq	r3, #1
 80015c6:	2300      	movne	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	88fa      	ldrh	r2, [r7, #6]
 80015ce:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80015d2:	bf0c      	ite	eq
 80015d4:	2201      	moveq	r2, #1
 80015d6:	2200      	movne	r2, #0
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	4313      	orrs	r3, r2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00e      	beq.n	80015fe <HAL_GPIO_EXTI_Callback+0x6e>
 80015e0:	4b53      	ldr	r3, [pc, #332]	; (8001730 <HAL_GPIO_EXTI_Callback+0x1a0>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d10a      	bne.n	80015fe <HAL_GPIO_EXTI_Callback+0x6e>
	{
		flag_keypad = 1;
 80015e8:	4b52      	ldr	r3, [pc, #328]	; (8001734 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
		key = KEYPAD_Handler(&COL_KEY_PAD_main, &ROW_KEY_PAD_main);
 80015ee:	4952      	ldr	r1, [pc, #328]	; (8001738 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80015f0:	4852      	ldr	r0, [pc, #328]	; (800173c <HAL_GPIO_EXTI_Callback+0x1ac>)
 80015f2:	f7ff f953 	bl	800089c <KEYPAD_Handler>
 80015f6:	4603      	mov	r3, r0
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b51      	ldr	r3, [pc, #324]	; (8001740 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80015fc:	701a      	strb	r2, [r3, #0]
	}
	/*flag lcd*/
	if(state_button == BUTTON)
 80015fe:	4b4c      	ldr	r3, [pc, #304]	; (8001730 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d13b      	bne.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
	{
		flag_button = 1;
 8001606:	4b4f      	ldr	r3, [pc, #316]	; (8001744 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
		if(UP_EXTI_3_Pin == GPIO_Pin)
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	2b08      	cmp	r3, #8
 8001610:	d111      	bne.n	8001636 <HAL_GPIO_EXTI_Callback+0xa6>
		{
			Config++;
 8001612:	4b4d      	ldr	r3, [pc, #308]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b25b      	sxtb	r3, r3
 8001618:	b2db      	uxtb	r3, r3
 800161a:	3301      	adds	r3, #1
 800161c:	b2db      	uxtb	r3, r3
 800161e:	b25a      	sxtb	r2, r3
 8001620:	4b49      	ldr	r3, [pc, #292]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001622:	701a      	strb	r2, [r3, #0]
			if(Config > CONFIG_ROW3) Config = CONFIG_ROW1;
 8001624:	4b48      	ldr	r3, [pc, #288]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b25b      	sxtb	r3, r3
 800162a:	2b03      	cmp	r3, #3
 800162c:	dd27      	ble.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
 800162e:	4b46      	ldr	r3, [pc, #280]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001630:	2201      	movs	r2, #1
 8001632:	701a      	strb	r2, [r3, #0]
 8001634:	e023      	b.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(DOWN_EXTI_4_Pin == GPIO_Pin)
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	2b10      	cmp	r3, #16
 800163a:	d111      	bne.n	8001660 <HAL_GPIO_EXTI_Callback+0xd0>
		{
			Config--;
 800163c:	4b42      	ldr	r3, [pc, #264]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	b25b      	sxtb	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	3b01      	subs	r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	b25a      	sxtb	r2, r3
 800164a:	4b3f      	ldr	r3, [pc, #252]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800164c:	701a      	strb	r2, [r3, #0]
			if(Config < CONFIG_ROW1) Config = CONFIG_ROW3;
 800164e:	4b3e      	ldr	r3, [pc, #248]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	b25b      	sxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	dc12      	bgt.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
 8001658:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800165a:	2203      	movs	r2, #3
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	e00e      	b.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(ENTER_EXTI_5_Pin == GPIO_Pin)
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	2b20      	cmp	r3, #32
 8001664:	d10b      	bne.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
		{
			if(1 == Mode)
 8001666:	4b39      	ldr	r3, [pc, #228]	; (800174c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b01      	cmp	r3, #1
 800166e:	d103      	bne.n	8001678 <HAL_GPIO_EXTI_Callback+0xe8>
			{
				Enter = 1;
 8001670:	4b37      	ldr	r3, [pc, #220]	; (8001750 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8001672:	2201      	movs	r2, #1
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	e002      	b.n	800167e <HAL_GPIO_EXTI_Callback+0xee>
			}
			else
			{
				Mode = 1;
 8001678:	4b34      	ldr	r3, [pc, #208]	; (800174c <HAL_GPIO_EXTI_Callback+0x1bc>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	/*END CODE ISR*/

	HAL_Delay(20);
 800167e:	2014      	movs	r0, #20
 8001680:	f000 fd20 	bl	80020c4 <HAL_Delay>
	TimeBegin = HAL_GetTick();
 8001684:	f000 fd14 	bl	80020b0 <HAL_GetTick>
 8001688:	4603      	mov	r3, r0
 800168a:	4a32      	ldr	r2, [pc, #200]	; (8001754 <HAL_GPIO_EXTI_Callback+0x1c4>)
 800168c:	6013      	str	r3, [r2, #0]
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 800168e:	e00d      	b.n	80016ac <HAL_GPIO_EXTI_Callback+0x11c>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
	{
		TimeNow = HAL_GetTick();
 8001690:	f000 fd0e 	bl	80020b0 <HAL_GetTick>
 8001694:	4603      	mov	r3, r0
 8001696:	4a30      	ldr	r2, [pc, #192]	; (8001758 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001698:	6013      	str	r3, [r2, #0]
		if(TimeNow - TimeBegin == 5000)
 800169a:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	4b2d      	ldr	r3, [pc, #180]	; (8001754 <HAL_GPIO_EXTI_Callback+0x1c4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d035      	beq.n	8001718 <HAL_GPIO_EXTI_Callback+0x188>
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 80016ac:	2108      	movs	r1, #8
 80016ae:	482b      	ldr	r0, [pc, #172]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016b0:	f001 f870 	bl	8002794 <HAL_GPIO_ReadPin>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0ea      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, DOWN_EXTI_4_Pin) == GPIO_PIN_RESET 		\
 80016ba:	2110      	movs	r1, #16
 80016bc:	4827      	ldr	r0, [pc, #156]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016be:	f001 f869 	bl	8002794 <HAL_GPIO_ReadPin>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0e3      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, ENTER_EXTI_5_Pin) == GPIO_PIN_RESET		\
 80016c8:	2120      	movs	r1, #32
 80016ca:	4824      	ldr	r0, [pc, #144]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016cc:	f001 f862 	bl	8002794 <HAL_GPIO_ReadPin>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0dc      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
 80016d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016da:	4820      	ldr	r0, [pc, #128]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016dc:	f001 f85a 	bl	8002794 <HAL_GPIO_ReadPin>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0d4      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
 80016e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ea:	481c      	ldr	r0, [pc, #112]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016ec:	f001 f852 	bl	8002794 <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0cc      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
 80016f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016fa:	4818      	ldr	r0, [pc, #96]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80016fc:	f001 f84a 	bl	8002794 <HAL_GPIO_ReadPin>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0c4      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
 8001706:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800170a:	4814      	ldr	r0, [pc, #80]	; (800175c <HAL_GPIO_EXTI_Callback+0x1cc>)
 800170c:	f001 f842 	bl	8002794 <HAL_GPIO_ReadPin>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0bc      	beq.n	8001690 <HAL_GPIO_EXTI_Callback+0x100>
 8001716:	e000      	b.n	800171a <HAL_GPIO_EXTI_Callback+0x18a>
		{
//			ButtonError = 1;
			break;
 8001718:	bf00      	nop
		}
	}
	HAL_Delay(20);
 800171a:	2014      	movs	r0, #20
 800171c:	f000 fcd2 	bl	80020c4 <HAL_Delay>
	EXTI->PR = ENTER_EXTI_5_Pin | DOWN_EXTI_4_Pin | UP_EXTI_3_Pin \
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8001722:	f24f 0238 	movw	r2, #61496	; 0xf038
 8001726:	615a      	str	r2, [r3, #20]
			| R1_IN_Pin | R2_IN_Pin |R3_IN_Pin | R4_IN_Pin;
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200000b8 	.word	0x200000b8
 8001734:	200002f2 	.word	0x200002f2
 8001738:	200002c8 	.word	0x200002c8
 800173c:	200002b0 	.word	0x200002b0
 8001740:	200002e0 	.word	0x200002e0
 8001744:	200001b8 	.word	0x200001b8
 8001748:	200000ac 	.word	0x200000ac
 800174c:	200001b6 	.word	0x200001b6
 8001750:	200001b7 	.word	0x200001b7
 8001754:	20000328 	.word	0x20000328
 8001758:	2000032c 	.word	0x2000032c
 800175c:	40010c00 	.word	0x40010c00
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	if(rxByte == '\r')
 800176c:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <HAL_UART_RxCpltCallback+0x5c>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b0d      	cmp	r3, #13
 8001774:	d103      	bne.n	800177e <HAL_UART_RxCpltCallback+0x1a>
	{
		flag_rx_done = 1;
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <HAL_UART_RxCpltCallback+0x60>)
 8001778:	2201      	movs	r2, #1
 800177a:	701a      	strb	r2, [r3, #0]
 800177c:	e00f      	b.n	800179e <HAL_UART_RxCpltCallback+0x3a>
	}
	else
	{
		rxBuffer[rxBufferIndex] = rxByte;
 800177e:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <HAL_UART_RxCpltCallback+0x64>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	461a      	mov	r2, r3
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <HAL_UART_RxCpltCallback+0x5c>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	b2d9      	uxtb	r1, r3
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <HAL_UART_RxCpltCallback+0x68>)
 800178e:	5499      	strb	r1, [r3, r2]
		rxBufferIndex++;
 8001790:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <HAL_UART_RxCpltCallback+0x64>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	3301      	adds	r3, #1
 8001798:	b2da      	uxtb	r2, r3
 800179a:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <HAL_UART_RxCpltCallback+0x64>)
 800179c:	701a      	strb	r2, [r3, #0]
	}
	if(rxBufferIndex >= 20)
 800179e:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <HAL_UART_RxCpltCallback+0x64>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b13      	cmp	r3, #19
 80017a6:	d902      	bls.n	80017ae <HAL_UART_RxCpltCallback+0x4a>
	{
		rxBufferIndex = 0;
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <HAL_UART_RxCpltCallback+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 80017ae:	2201      	movs	r2, #1
 80017b0:	4903      	ldr	r1, [pc, #12]	; (80017c0 <HAL_UART_RxCpltCallback+0x5c>)
 80017b2:	4807      	ldr	r0, [pc, #28]	; (80017d0 <HAL_UART_RxCpltCallback+0x6c>)
 80017b4:	f002 fea9 	bl	800450a <HAL_UART_Receive_IT>
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	2000030d 	.word	0x2000030d
 80017c4:	20000325 	.word	0x20000325
 80017c8:	20000324 	.word	0x20000324
 80017cc:	20000310 	.word	0x20000310
 80017d0:	20000268 	.word	0x20000268

080017d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b097      	sub	sp, #92	; 0x5c
 80017d8:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017da:	f000 fc11 	bl	8002000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017de:	f000 f8d7 	bl	8001990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e2:	f000 f969 	bl	8001ab8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017e6:	f000 f90f 	bl	8001a08 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80017ea:	f000 f93b 	bl	8001a64 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // INIT HAL lib
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 80017ee:	2201      	movs	r2, #1
 80017f0:	4952      	ldr	r1, [pc, #328]	; (800193c <main+0x168>)
 80017f2:	4853      	ldr	r0, [pc, #332]	; (8001940 <main+0x16c>)
 80017f4:	f002 fe89 	bl	800450a <HAL_UART_Receive_IT>

  // INIT user
  KeyPad_Init(		// Cpl pin + port
 80017f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fc:	930d      	str	r3, [sp, #52]	; 0x34
 80017fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001802:	930c      	str	r3, [sp, #48]	; 0x30
 8001804:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001808:	930b      	str	r3, [sp, #44]	; 0x2c
 800180a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800180e:	930a      	str	r3, [sp, #40]	; 0x28
 8001810:	4b4c      	ldr	r3, [pc, #304]	; (8001944 <main+0x170>)
 8001812:	9309      	str	r3, [sp, #36]	; 0x24
 8001814:	4b4b      	ldr	r3, [pc, #300]	; (8001944 <main+0x170>)
 8001816:	9308      	str	r3, [sp, #32]
 8001818:	4b4a      	ldr	r3, [pc, #296]	; (8001944 <main+0x170>)
 800181a:	9307      	str	r3, [sp, #28]
 800181c:	4b49      	ldr	r3, [pc, #292]	; (8001944 <main+0x170>)
 800181e:	9306      	str	r3, [sp, #24]
 8001820:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001824:	9305      	str	r3, [sp, #20]
 8001826:	f44f 7300 	mov.w	r3, #512	; 0x200
 800182a:	9304      	str	r3, [sp, #16]
 800182c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001830:	9303      	str	r3, [sp, #12]
 8001832:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	4b43      	ldr	r3, [pc, #268]	; (8001948 <main+0x174>)
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <main+0x174>)
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	4b41      	ldr	r3, [pc, #260]	; (8001948 <main+0x174>)
 8001842:	4a41      	ldr	r2, [pc, #260]	; (8001948 <main+0x174>)
 8001844:	4941      	ldr	r1, [pc, #260]	; (800194c <main+0x178>)
 8001846:	4842      	ldr	r0, [pc, #264]	; (8001950 <main+0x17c>)
 8001848:	f7fe ffe8 	bl	800081c <KeyPad_Init>
					C1_OUT_Pin, C2_OUT_Pin, C3_OUT_Pin, C4_OUT_Pin,										\
					// Row pin + port
					R1_IN_GPIO_Port, R2_IN_GPIO_Port, R3_IN_GPIO_Port, R4_IN_GPIO_Port,					\
					R1_IN_Pin, R2_IN_Pin, R3_IN_Pin, R4_IN_Pin
			  );
  CLCD_I2C_Init(&LCD1, &hi2c1, (0x27 << 1), 16, 4);
 800184c:	4638      	mov	r0, r7
 800184e:	2304      	movs	r3, #4
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2310      	movs	r3, #16
 8001854:	224e      	movs	r2, #78	; 0x4e
 8001856:	493f      	ldr	r1, [pc, #252]	; (8001954 <main+0x180>)
 8001858:	f7fe fd42 	bl	80002e0 <CLCD_I2C_Init>

  at24_I2C_Init(hi2c1);
 800185c:	4c3d      	ldr	r4, [pc, #244]	; (8001954 <main+0x180>)
 800185e:	4668      	mov	r0, sp
 8001860:	f104 0310 	add.w	r3, r4, #16
 8001864:	2244      	movs	r2, #68	; 0x44
 8001866:	4619      	mov	r1, r3
 8001868:	f003 fc1e 	bl	80050a8 <memcpy>
 800186c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001870:	f7fe fc74 	bl	800015c <at24_I2C_Init>

  UART_Init_UART(&huart3);
 8001874:	4832      	ldr	r0, [pc, #200]	; (8001940 <main+0x16c>)
 8001876:	f7ff fe49 	bl	800150c <UART_Init_UART>

	if(at24_isConnected())
 800187a:	f7fe fc87 	bl	800018c <at24_isConnected>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00c      	beq.n	800189e <main+0xca>
	{
		readStatus = at24_read(MEM_ADDR,rData, 15, 100);
 8001884:	2364      	movs	r3, #100	; 0x64
 8001886:	220f      	movs	r2, #15
 8001888:	4933      	ldr	r1, [pc, #204]	; (8001958 <main+0x184>)
 800188a:	2000      	movs	r0, #0
 800188c:	f7fe fc90 	bl	80001b0 <at24_read>
 8001890:	4603      	mov	r3, r0
 8001892:	461a      	mov	r2, r3
 8001894:	4b31      	ldr	r3, [pc, #196]	; (800195c <main+0x188>)
 8001896:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8001898:	200a      	movs	r0, #10
 800189a:	f000 fc13 	bl	80020c4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*Debug key*/
	  if(flag_keypad == 1)
 800189e:	4b30      	ldr	r3, [pc, #192]	; (8001960 <main+0x18c>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d107      	bne.n	80018b8 <main+0xe4>
	  {
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80018a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ac:	482d      	ldr	r0, [pc, #180]	; (8001964 <main+0x190>)
 80018ae:	f000 ffa0 	bl	80027f2 <HAL_GPIO_TogglePin>
		  flag_keypad = 0;
 80018b2:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <main+0x18c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
	  }


	  /*UART handler after uart rx is exexecuted*/
	  if(flag_rx_done == 1)
 80018b8:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <main+0x194>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d117      	bne.n	80018f2 <main+0x11e>
	  {
		  flag_rx_done = 0;
 80018c2:	4b29      	ldr	r3, [pc, #164]	; (8001968 <main+0x194>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
		  /*function handler uart*/
		  if(UART_handler(rxBuffer, &num_IN_UART, pin_IN_UART) == UART_HANDLER_OKE);
 80018c8:	4a28      	ldr	r2, [pc, #160]	; (800196c <main+0x198>)
 80018ca:	4929      	ldr	r1, [pc, #164]	; (8001970 <main+0x19c>)
 80018cc:	4829      	ldr	r0, [pc, #164]	; (8001974 <main+0x1a0>)
 80018ce:	f7ff fe2f 	bl	8001530 <UART_handler>
		  /*End function handler uart*/


		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	73fb      	strb	r3, [r7, #15]
 80018d6:	e009      	b.n	80018ec <main+0x118>
		  {
			  rxBuffer[i] = 0;
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	4a26      	ldr	r2, [pc, #152]	; (8001974 <main+0x1a0>)
 80018dc:	2100      	movs	r1, #0
 80018de:	54d1      	strb	r1, [r2, r3]
		  	  rxBufferIndex = 0;
 80018e0:	4b25      	ldr	r3, [pc, #148]	; (8001978 <main+0x1a4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	3301      	adds	r3, #1
 80018ea:	73fb      	strb	r3, [r7, #15]
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	2b13      	cmp	r3, #19
 80018f0:	d9f2      	bls.n	80018d8 <main+0x104>
		  }
	  }


	  /*Enter key and display on LCD pass/num*/
	  if(handler_keyIN_enterKey_DisplayLCD(&LCD1, state_button, &key, pin_IN) == KEY_OK)
 80018f2:	4b22      	ldr	r3, [pc, #136]	; (800197c <main+0x1a8>)
 80018f4:	7819      	ldrb	r1, [r3, #0]
 80018f6:	4638      	mov	r0, r7
 80018f8:	4b21      	ldr	r3, [pc, #132]	; (8001980 <main+0x1ac>)
 80018fa:	4a22      	ldr	r2, [pc, #136]	; (8001984 <main+0x1b0>)
 80018fc:	f7fe fffe 	bl	80008fc <handler_keyIN_enterKey_DisplayLCD>
 8001900:	4603      	mov	r3, r0
 8001902:	2b01      	cmp	r3, #1
 8001904:	d102      	bne.n	800190c <main+0x138>
	  {
		  handler_keyIN_CheckPIN_NUM(pin_IN);
 8001906:	481e      	ldr	r0, [pc, #120]	; (8001980 <main+0x1ac>)
 8001908:	f7ff f87e 	bl	8000a08 <handler_keyIN_CheckPIN_NUM>
	  }


	  /*Chuyển đổi chế độ ch�?n kiểu nút nhấn thao tác màng hình*/
	  if((enter_num_pass.signal_enter_pass == PROCESSING) || (enter_num_pass.signal_enter_num == PROCESSING))
 800190c:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <main+0x1b4>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <main+0x148>
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <main+0x1b4>)
 8001916:	785b      	ldrb	r3, [r3, #1]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <main+0x156>
	  {
		  state_star_pass = NONE_STAR;
 800191c:	4b1b      	ldr	r3, [pc, #108]	; (800198c <main+0x1b8>)
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
		  state_button = KEYPAD;
 8001922:	4b16      	ldr	r3, [pc, #88]	; (800197c <main+0x1a8>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
 8001928:	e002      	b.n	8001930 <main+0x15c>
	  }
	  else
	  {
		  state_button = BUTTON;
 800192a:	4b14      	ldr	r3, [pc, #80]	; (800197c <main+0x1a8>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
	  }

	  lcd_system_handler(&LCD1);
 8001930:	463b      	mov	r3, r7
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fb76 	bl	8001024 <lcd_system_handler>
	  if(flag_keypad == 1)
 8001938:	e7b1      	b.n	800189e <main+0xca>
 800193a:	bf00      	nop
 800193c:	2000030d 	.word	0x2000030d
 8001940:	20000268 	.word	0x20000268
 8001944:	40010c00 	.word	0x40010c00
 8001948:	40010800 	.word	0x40010800
 800194c:	200002c8 	.word	0x200002c8
 8001950:	200002b0 	.word	0x200002b0
 8001954:	20000214 	.word	0x20000214
 8001958:	200002f4 	.word	0x200002f4
 800195c:	200002f3 	.word	0x200002f3
 8001960:	200002f2 	.word	0x200002f2
 8001964:	40011000 	.word	0x40011000
 8001968:	20000325 	.word	0x20000325
 800196c:	200002ec 	.word	0x200002ec
 8001970:	200002f1 	.word	0x200002f1
 8001974:	20000310 	.word	0x20000310
 8001978:	20000324 	.word	0x20000324
 800197c:	200000b8 	.word	0x200000b8
 8001980:	200002e4 	.word	0x200002e4
 8001984:	200002e0 	.word	0x200002e0
 8001988:	200000b0 	.word	0x200000b0
 800198c:	200001b9 	.word	0x200001b9

08001990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b090      	sub	sp, #64	; 0x40
 8001994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001996:	f107 0318 	add.w	r3, r7, #24
 800199a:	2228      	movs	r2, #40	; 0x28
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fb90 	bl	80050c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019b2:	2302      	movs	r3, #2
 80019b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019b6:	2301      	movs	r3, #1
 80019b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ba:	2310      	movs	r3, #16
 80019bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019be:	2300      	movs	r3, #0
 80019c0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c2:	f107 0318 	add.w	r3, r7, #24
 80019c6:	4618      	mov	r0, r3
 80019c8:	f002 f8bc 	bl	8003b44 <HAL_RCC_OscConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80019d2:	f000 f905 	bl	8001be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d6:	230f      	movs	r3, #15
 80019d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f002 fb2a 	bl	8004048 <HAL_RCC_ClockConfig>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80019fa:	f000 f8f1 	bl	8001be0 <Error_Handler>
  }
}
 80019fe:	bf00      	nop
 8001a00:	3740      	adds	r7, #64	; 0x40
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a0e:	4a13      	ldr	r2, [pc, #76]	; (8001a5c <MX_I2C1_Init+0x54>)
 8001a10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a12:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a14:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <MX_I2C1_Init+0x58>)
 8001a16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a18:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a38:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <MX_I2C1_Init+0x50>)
 8001a46:	f000 ff05 	bl	8002854 <HAL_I2C_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a50:	f000 f8c6 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000214 	.word	0x20000214
 8001a5c:	40005400 	.word	0x40005400
 8001a60:	000186a0 	.word	0x000186a0

08001a64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	; (8001ab4 <MX_USART3_UART_Init+0x50>)
 8001a6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a6e:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a76:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a8a:	220c      	movs	r2, #12
 8001a8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8e:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a94:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <MX_USART3_UART_Init+0x4c>)
 8001a9c:	f002 fc62 	bl	8004364 <HAL_UART_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001aa6:	f000 f89b 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000268 	.word	0x20000268
 8001ab4:	40004800 	.word	0x40004800

08001ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abe:	f107 0310 	add.w	r3, r7, #16
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001acc:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	4a3e      	ldr	r2, [pc, #248]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001ad2:	f043 0310 	orr.w	r3, r3, #16
 8001ad6:	6193      	str	r3, [r2, #24]
 8001ad8:	4b3c      	ldr	r3, [pc, #240]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	f003 0310 	and.w	r3, r3, #16
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae4:	4b39      	ldr	r3, [pc, #228]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	4a38      	ldr	r2, [pc, #224]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001aea:	f043 0304 	orr.w	r3, r3, #4
 8001aee:	6193      	str	r3, [r2, #24]
 8001af0:	4b36      	ldr	r3, [pc, #216]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afc:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a32      	ldr	r2, [pc, #200]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001b02:	f043 0308 	orr.w	r3, r3, #8
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b30      	ldr	r3, [pc, #192]	; (8001bcc <MX_GPIO_Init+0x114>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	607b      	str	r3, [r7, #4]
 8001b12:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b1a:	482d      	ldr	r0, [pc, #180]	; (8001bd0 <MX_GPIO_Init+0x118>)
 8001b1c:	f000 fe51 	bl	80027c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R7_Pin|R6_Pin|R5_Pin|R4_Pin
 8001b20:	2200      	movs	r2, #0
 8001b22:	f640 71fe 	movw	r1, #4094	; 0xffe
 8001b26:	482b      	ldr	r0, [pc, #172]	; (8001bd4 <MX_GPIO_Init+0x11c>)
 8001b28:	f000 fe4b 	bl	80027c2 <HAL_GPIO_WritePin>
                          |R3_Pin|R2_Pin|R1_Pin|C4_OUT_Pin
                          |C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b32:	2301      	movs	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3e:	f107 0310 	add.w	r3, r7, #16
 8001b42:	4619      	mov	r1, r3
 8001b44:	4822      	ldr	r0, [pc, #136]	; (8001bd0 <MX_GPIO_Init+0x118>)
 8001b46:	f000 fca1 	bl	800248c <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin R6_Pin R5_Pin R4_Pin
                           R3_Pin R2_Pin R1_Pin C4_OUT_Pin
                           C3_OUT_Pin C2_OUT_Pin C1_OUT_Pin */
  GPIO_InitStruct.Pin = R7_Pin|R6_Pin|R5_Pin|R4_Pin
 8001b4a:	f640 73fe 	movw	r3, #4094	; 0xffe
 8001b4e:	613b      	str	r3, [r7, #16]
                          |R3_Pin|R2_Pin|R1_Pin|C4_OUT_Pin
                          |C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b50:	2301      	movs	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b54:	2302      	movs	r3, #2
 8001b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4619      	mov	r1, r3
 8001b62:	481c      	ldr	r0, [pc, #112]	; (8001bd4 <MX_GPIO_Init+0x11c>)
 8001b64:	f000 fc92 	bl	800248c <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IN_Pin R3_IN_Pin R2_IN_Pin R1_IN_Pin
                           UP_EXTI_3_Pin DOWN_EXTI_4_Pin ENTER_EXTI_5_Pin */
  GPIO_InitStruct.Pin = R4_IN_Pin|R3_IN_Pin|R2_IN_Pin|R1_IN_Pin
 8001b68:	f24f 0338 	movw	r3, #61496	; 0xf038
 8001b6c:	613b      	str	r3, [r7, #16]
                          |UP_EXTI_3_Pin|DOWN_EXTI_4_Pin|ENTER_EXTI_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_GPIO_Init+0x120>)
 8001b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 0310 	add.w	r3, r7, #16
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4817      	ldr	r0, [pc, #92]	; (8001bdc <MX_GPIO_Init+0x124>)
 8001b7e:	f000 fc85 	bl	800248c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2105      	movs	r1, #5
 8001b86:	2009      	movs	r0, #9
 8001b88:	f000 fb97 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001b8c:	2009      	movs	r0, #9
 8001b8e:	f000 fbb0 	bl	80022f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	200a      	movs	r0, #10
 8001b98:	f000 fb8f 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001b9c:	200a      	movs	r0, #10
 8001b9e:	f000 fba8 	bl	80022f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2017      	movs	r0, #23
 8001ba8:	f000 fb87 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bac:	2017      	movs	r0, #23
 8001bae:	f000 fba0 	bl	80022f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2105      	movs	r1, #5
 8001bb6:	2028      	movs	r0, #40	; 0x28
 8001bb8:	f000 fb7f 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bbc:	2028      	movs	r0, #40	; 0x28
 8001bbe:	f000 fb98 	bl	80022f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bc2:	bf00      	nop
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40011000 	.word	0x40011000
 8001bd4:	40010800 	.word	0x40010800
 8001bd8:	10210000 	.word	0x10210000
 8001bdc:	40010c00 	.word	0x40010c00

08001be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be4:	b672      	cpsid	i
}
 8001be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001be8:	e7fe      	b.n	8001be8 <Error_Handler+0x8>
	...

08001bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <HAL_MspInit+0x5c>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	4a14      	ldr	r2, [pc, #80]	; (8001c48 <HAL_MspInit+0x5c>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6193      	str	r3, [r2, #24]
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_MspInit+0x5c>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <HAL_MspInit+0x5c>)
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <HAL_MspInit+0x5c>)
 8001c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c14:	61d3      	str	r3, [r2, #28]
 8001c16:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <HAL_MspInit+0x5c>)
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <HAL_MspInit+0x60>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	4a04      	ldr	r2, [pc, #16]	; (8001c4c <HAL_MspInit+0x60>)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010000 	.word	0x40010000

08001c50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a15      	ldr	r2, [pc, #84]	; (8001cc0 <HAL_I2C_MspInit+0x70>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d123      	bne.n	8001cb8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	4a13      	ldr	r2, [pc, #76]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001c76:	f043 0308 	orr.w	r3, r3, #8
 8001c7a:	6193      	str	r3, [r2, #24]
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0308 	and.w	r3, r3, #8
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c88:	23c0      	movs	r3, #192	; 0xc0
 8001c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c8c:	2312      	movs	r3, #18
 8001c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c94:	f107 0310 	add.w	r3, r7, #16
 8001c98:	4619      	mov	r1, r3
 8001c9a:	480b      	ldr	r0, [pc, #44]	; (8001cc8 <HAL_I2C_MspInit+0x78>)
 8001c9c:	f000 fbf6 	bl	800248c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	4a07      	ldr	r2, [pc, #28]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001ca6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001caa:	61d3      	str	r3, [r2, #28]
 8001cac:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <HAL_I2C_MspInit+0x74>)
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001cb8:	bf00      	nop
 8001cba:	3720      	adds	r7, #32
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40005400 	.word	0x40005400
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40010c00 	.word	0x40010c00

08001ccc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0310 	add.w	r3, r7, #16
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a20      	ldr	r2, [pc, #128]	; (8001d68 <HAL_UART_MspInit+0x9c>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d139      	bne.n	8001d60 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cec:	4b1f      	ldr	r3, [pc, #124]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	4a1e      	ldr	r2, [pc, #120]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001cf2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cf6:	61d3      	str	r3, [r2, #28]
 8001cf8:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d04:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a18      	ldr	r2, [pc, #96]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001d0a:	f043 0308 	orr.w	r3, r3, #8
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <HAL_UART_MspInit+0xa0>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 0308 	and.w	r3, r3, #8
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d26:	2303      	movs	r3, #3
 8001d28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2a:	f107 0310 	add.w	r3, r7, #16
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480f      	ldr	r0, [pc, #60]	; (8001d70 <HAL_UART_MspInit+0xa4>)
 8001d32:	f000 fbab 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4809      	ldr	r0, [pc, #36]	; (8001d70 <HAL_UART_MspInit+0xa4>)
 8001d4c:	f000 fb9e 	bl	800248c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d50:	2200      	movs	r2, #0
 8001d52:	2100      	movs	r1, #0
 8001d54:	2027      	movs	r0, #39	; 0x27
 8001d56:	f000 fab0 	bl	80022ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d5a:	2027      	movs	r0, #39	; 0x27
 8001d5c:	f000 fac9 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d60:	bf00      	nop
 8001d62:	3720      	adds	r7, #32
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40004800 	.word	0x40004800
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010c00 	.word	0x40010c00

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <NMI_Handler+0x4>

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <MemManage_Handler+0x4>

08001d86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr

08001d9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr

08001daa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr

08001db6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dba:	f000 f967 	bl	800208c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UP_EXTI_3_Pin);
 8001dc6:	2008      	movs	r0, #8
 8001dc8:	f000 fd2c 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_EXTI_4_Pin);
 8001dd4:	2010      	movs	r0, #16
 8001dd6:	f000 fd25 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENTER_EXTI_5_Pin);
 8001de2:	2020      	movs	r0, #32
 8001de4:	f000 fd1e 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}

08001dec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001df0:	4802      	ldr	r0, [pc, #8]	; (8001dfc <USART3_IRQHandler+0x10>)
 8001df2:	f002 fbaf 	bl	8004554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000268 	.word	0x20000268

08001e00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R4_IN_Pin);
 8001e04:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001e08:	f000 fd0c 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R3_IN_Pin);
 8001e0c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e10:	f000 fd08 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R2_IN_Pin);
 8001e14:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e18:	f000 fd04 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R1_IN_Pin);
 8001e1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001e20:	f000 fd00 	bl	8002824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return 1;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr

08001e36 <_kill>:

int _kill(int pid, int sig)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e40:	f003 f908 	bl	8005054 <__errno>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2216      	movs	r2, #22
 8001e48:	601a      	str	r2, [r3, #0]
  return -1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <_exit>:

void _exit (int status)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b082      	sub	sp, #8
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff ffe7 	bl	8001e36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e68:	e7fe      	b.n	8001e68 <_exit+0x12>

08001e6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e00a      	b.n	8001e92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e7c:	f3af 8000 	nop.w
 8001e80:	4601      	mov	r1, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	60ba      	str	r2, [r7, #8]
 8001e88:	b2ca      	uxtb	r2, r1
 8001e8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	dbf0      	blt.n	8001e7c <_read+0x12>
  }

  return len;
 8001e9a:	687b      	ldr	r3, [r7, #4]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e009      	b.n	8001eca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	dbf1      	blt.n	8001eb6 <_write+0x12>
  }
  return len;
 8001ed2:	687b      	ldr	r3, [r7, #4]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_close>:

int _close(int file)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f02:	605a      	str	r2, [r3, #4]
  return 0;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <_isatty>:

int _isatty(int file)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f18:	2301      	movs	r3, #1
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f44:	4a14      	ldr	r2, [pc, #80]	; (8001f98 <_sbrk+0x5c>)
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <_sbrk+0x60>)
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f50:	4b13      	ldr	r3, [pc, #76]	; (8001fa0 <_sbrk+0x64>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f58:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <_sbrk+0x64>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	; (8001fa4 <_sbrk+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f5e:	4b10      	ldr	r3, [pc, #64]	; (8001fa0 <_sbrk+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d207      	bcs.n	8001f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f6c:	f003 f872 	bl	8005054 <__errno>
 8001f70:	4603      	mov	r3, r0
 8001f72:	220c      	movs	r2, #12
 8001f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7a:	e009      	b.n	8001f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f82:	4b07      	ldr	r3, [pc, #28]	; (8001fa0 <_sbrk+0x64>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <_sbrk+0x64>)
 8001f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20005000 	.word	0x20005000
 8001f9c:	00000400 	.word	0x00000400
 8001fa0:	20000330 	.word	0x20000330
 8001fa4:	20000348 	.word	0x20000348

08001fa8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fb4:	f7ff fff8 	bl	8001fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fb8:	480b      	ldr	r0, [pc, #44]	; (8001fe8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fba:	490c      	ldr	r1, [pc, #48]	; (8001fec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fbc:	4a0c      	ldr	r2, [pc, #48]	; (8001ff0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc0:	e002      	b.n	8001fc8 <LoopCopyDataInit>

08001fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc6:	3304      	adds	r3, #4

08001fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fcc:	d3f9      	bcc.n	8001fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fce:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fd0:	4c09      	ldr	r4, [pc, #36]	; (8001ff8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd4:	e001      	b.n	8001fda <LoopFillZerobss>

08001fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd8:	3204      	adds	r2, #4

08001fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fdc:	d3fb      	bcc.n	8001fd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fde:	f003 f83f 	bl	8005060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fe2:	f7ff fbf7 	bl	80017d4 <main>
  bx lr
 8001fe6:	4770      	bx	lr
  ldr r0, =_sdata
 8001fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fec:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8001ff0:	08006924 	.word	0x08006924
  ldr r2, =_sbss
 8001ff4:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8001ff8:	20000348 	.word	0x20000348

08001ffc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ffc:	e7fe      	b.n	8001ffc <ADC1_2_IRQHandler>
	...

08002000 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <HAL_Init+0x28>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a07      	ldr	r2, [pc, #28]	; (8002028 <HAL_Init+0x28>)
 800200a:	f043 0310 	orr.w	r3, r3, #16
 800200e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002010:	2003      	movs	r0, #3
 8002012:	f000 f947 	bl	80022a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002016:	2004      	movs	r0, #4
 8002018:	f000 f808 	bl	800202c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800201c:	f7ff fde6 	bl	8001bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40022000 	.word	0x40022000

0800202c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002034:	4b12      	ldr	r3, [pc, #72]	; (8002080 <HAL_InitTick+0x54>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	4b12      	ldr	r3, [pc, #72]	; (8002084 <HAL_InitTick+0x58>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4619      	mov	r1, r3
 800203e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002042:	fbb3 f3f1 	udiv	r3, r3, r1
 8002046:	fbb2 f3f3 	udiv	r3, r2, r3
 800204a:	4618      	mov	r0, r3
 800204c:	f000 f95f 	bl	800230e <HAL_SYSTICK_Config>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e00e      	b.n	8002078 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b0f      	cmp	r3, #15
 800205e:	d80a      	bhi.n	8002076 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002060:	2200      	movs	r2, #0
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	f000 f927 	bl	80022ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800206c:	4a06      	ldr	r2, [pc, #24]	; (8002088 <HAL_InitTick+0x5c>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	e000      	b.n	8002078 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	200000bc 	.word	0x200000bc
 8002084:	200000c4 	.word	0x200000c4
 8002088:	200000c0 	.word	0x200000c0

0800208c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <HAL_IncTick+0x1c>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	461a      	mov	r2, r3
 8002096:	4b05      	ldr	r3, [pc, #20]	; (80020ac <HAL_IncTick+0x20>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4413      	add	r3, r2
 800209c:	4a03      	ldr	r2, [pc, #12]	; (80020ac <HAL_IncTick+0x20>)
 800209e:	6013      	str	r3, [r2, #0]
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr
 80020a8:	200000c4 	.word	0x200000c4
 80020ac:	20000334 	.word	0x20000334

080020b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return uwTick;
 80020b4:	4b02      	ldr	r3, [pc, #8]	; (80020c0 <HAL_GetTick+0x10>)
 80020b6:	681b      	ldr	r3, [r3, #0]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	20000334 	.word	0x20000334

080020c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020cc:	f7ff fff0 	bl	80020b0 <HAL_GetTick>
 80020d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020dc:	d005      	beq.n	80020ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020de:	4b0a      	ldr	r3, [pc, #40]	; (8002108 <HAL_Delay+0x44>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4413      	add	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ea:	bf00      	nop
 80020ec:	f7ff ffe0 	bl	80020b0 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d8f7      	bhi.n	80020ec <HAL_Delay+0x28>
  {
  }
}
 80020fc:	bf00      	nop
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	200000c4 	.word	0x200000c4

0800210c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <__NVIC_SetPriorityGrouping+0x44>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002128:	4013      	ands	r3, r2
 800212a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002134:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800213e:	4a04      	ldr	r2, [pc, #16]	; (8002150 <__NVIC_SetPriorityGrouping+0x44>)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	60d3      	str	r3, [r2, #12]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002158:	4b04      	ldr	r3, [pc, #16]	; (800216c <__NVIC_GetPriorityGrouping+0x18>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	0a1b      	lsrs	r3, r3, #8
 800215e:	f003 0307 	and.w	r3, r3, #7
}
 8002162:	4618      	mov	r0, r3
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	2b00      	cmp	r3, #0
 8002180:	db0b      	blt.n	800219a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	f003 021f 	and.w	r2, r3, #31
 8002188:	4906      	ldr	r1, [pc, #24]	; (80021a4 <__NVIC_EnableIRQ+0x34>)
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	095b      	lsrs	r3, r3, #5
 8002190:	2001      	movs	r0, #1
 8002192:	fa00 f202 	lsl.w	r2, r0, r2
 8002196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800219a:	bf00      	nop
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr
 80021a4:	e000e100 	.word	0xe000e100

080021a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	6039      	str	r1, [r7, #0]
 80021b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	db0a      	blt.n	80021d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	490c      	ldr	r1, [pc, #48]	; (80021f4 <__NVIC_SetPriority+0x4c>)
 80021c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c6:	0112      	lsls	r2, r2, #4
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	440b      	add	r3, r1
 80021cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d0:	e00a      	b.n	80021e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	4908      	ldr	r1, [pc, #32]	; (80021f8 <__NVIC_SetPriority+0x50>)
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	3b04      	subs	r3, #4
 80021e0:	0112      	lsls	r2, r2, #4
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	440b      	add	r3, r1
 80021e6:	761a      	strb	r2, [r3, #24]
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	e000e100 	.word	0xe000e100
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b089      	sub	sp, #36	; 0x24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f1c3 0307 	rsb	r3, r3, #7
 8002216:	2b04      	cmp	r3, #4
 8002218:	bf28      	it	cs
 800221a:	2304      	movcs	r3, #4
 800221c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	3304      	adds	r3, #4
 8002222:	2b06      	cmp	r3, #6
 8002224:	d902      	bls.n	800222c <NVIC_EncodePriority+0x30>
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3b03      	subs	r3, #3
 800222a:	e000      	b.n	800222e <NVIC_EncodePriority+0x32>
 800222c:	2300      	movs	r3, #0
 800222e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002230:	f04f 32ff 	mov.w	r2, #4294967295
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43da      	mvns	r2, r3
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	401a      	ands	r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002244:	f04f 31ff 	mov.w	r1, #4294967295
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	fa01 f303 	lsl.w	r3, r1, r3
 800224e:	43d9      	mvns	r1, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002254:	4313      	orrs	r3, r2
         );
}
 8002256:	4618      	mov	r0, r3
 8002258:	3724      	adds	r7, #36	; 0x24
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3b01      	subs	r3, #1
 800226c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002270:	d301      	bcc.n	8002276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002272:	2301      	movs	r3, #1
 8002274:	e00f      	b.n	8002296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <SysTick_Config+0x40>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3b01      	subs	r3, #1
 800227c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800227e:	210f      	movs	r1, #15
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f7ff ff90 	bl	80021a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <SysTick_Config+0x40>)
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <SysTick_Config+0x40>)
 8002290:	2207      	movs	r2, #7
 8002292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	e000e010 	.word	0xe000e010

080022a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ff2d 	bl	800210c <__NVIC_SetPriorityGrouping>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b086      	sub	sp, #24
 80022be:	af00      	add	r7, sp, #0
 80022c0:	4603      	mov	r3, r0
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022cc:	f7ff ff42 	bl	8002154 <__NVIC_GetPriorityGrouping>
 80022d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	6978      	ldr	r0, [r7, #20]
 80022d8:	f7ff ff90 	bl	80021fc <NVIC_EncodePriority>
 80022dc:	4602      	mov	r2, r0
 80022de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022e2:	4611      	mov	r1, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff5f 	bl	80021a8 <__NVIC_SetPriority>
}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	4603      	mov	r3, r0
 80022fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff35 	bl	8002170 <__NVIC_EnableIRQ>
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b082      	sub	sp, #8
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7ff ffa2 	bl	8002260 <SysTick_Config>
 800231c:	4603      	mov	r3, r0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002326:	b480      	push	{r7}
 8002328:	b085      	sub	sp, #20
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d008      	beq.n	8002350 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2204      	movs	r2, #4
 8002342:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e020      	b.n	8002392 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 020e 	bic.w	r2, r2, #14
 800235e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 0201 	bic.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002378:	2101      	movs	r1, #1
 800237a:	fa01 f202 	lsl.w	r2, r1, r2
 800237e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002390:	7bfb      	ldrb	r3, [r7, #15]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d005      	beq.n	80023c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2204      	movs	r2, #4
 80023b8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	e051      	b.n	8002464 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 020e 	bic.w	r2, r2, #14
 80023ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0201 	bic.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a22      	ldr	r2, [pc, #136]	; (8002470 <HAL_DMA_Abort_IT+0xd4>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d029      	beq.n	800243e <HAL_DMA_Abort_IT+0xa2>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a21      	ldr	r2, [pc, #132]	; (8002474 <HAL_DMA_Abort_IT+0xd8>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d022      	beq.n	800243a <HAL_DMA_Abort_IT+0x9e>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1f      	ldr	r2, [pc, #124]	; (8002478 <HAL_DMA_Abort_IT+0xdc>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d01a      	beq.n	8002434 <HAL_DMA_Abort_IT+0x98>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a1e      	ldr	r2, [pc, #120]	; (800247c <HAL_DMA_Abort_IT+0xe0>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d012      	beq.n	800242e <HAL_DMA_Abort_IT+0x92>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a1c      	ldr	r2, [pc, #112]	; (8002480 <HAL_DMA_Abort_IT+0xe4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00a      	beq.n	8002428 <HAL_DMA_Abort_IT+0x8c>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1b      	ldr	r2, [pc, #108]	; (8002484 <HAL_DMA_Abort_IT+0xe8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d102      	bne.n	8002422 <HAL_DMA_Abort_IT+0x86>
 800241c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002420:	e00e      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 8002422:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002426:	e00b      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 8002428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800242c:	e008      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 800242e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002432:	e005      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 8002434:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002438:	e002      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 800243a:	2310      	movs	r3, #16
 800243c:	e000      	b.n	8002440 <HAL_DMA_Abort_IT+0xa4>
 800243e:	2301      	movs	r3, #1
 8002440:	4a11      	ldr	r2, [pc, #68]	; (8002488 <HAL_DMA_Abort_IT+0xec>)
 8002442:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	4798      	blx	r3
    } 
  }
  return status;
 8002464:	7bfb      	ldrb	r3, [r7, #15]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40020008 	.word	0x40020008
 8002474:	4002001c 	.word	0x4002001c
 8002478:	40020030 	.word	0x40020030
 800247c:	40020044 	.word	0x40020044
 8002480:	40020058 	.word	0x40020058
 8002484:	4002006c 	.word	0x4002006c
 8002488:	40020000 	.word	0x40020000

0800248c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800248c:	b480      	push	{r7}
 800248e:	b08b      	sub	sp, #44	; 0x2c
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002496:	2300      	movs	r3, #0
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800249a:	2300      	movs	r3, #0
 800249c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249e:	e169      	b.n	8002774 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024a0:	2201      	movs	r2, #1
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	69fa      	ldr	r2, [r7, #28]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	f040 8158 	bne.w	800276e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	4a9a      	ldr	r2, [pc, #616]	; (800272c <HAL_GPIO_Init+0x2a0>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d05e      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
 80024c8:	4a98      	ldr	r2, [pc, #608]	; (800272c <HAL_GPIO_Init+0x2a0>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d875      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 80024ce:	4a98      	ldr	r2, [pc, #608]	; (8002730 <HAL_GPIO_Init+0x2a4>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d058      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
 80024d4:	4a96      	ldr	r2, [pc, #600]	; (8002730 <HAL_GPIO_Init+0x2a4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d86f      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 80024da:	4a96      	ldr	r2, [pc, #600]	; (8002734 <HAL_GPIO_Init+0x2a8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d052      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
 80024e0:	4a94      	ldr	r2, [pc, #592]	; (8002734 <HAL_GPIO_Init+0x2a8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d869      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 80024e6:	4a94      	ldr	r2, [pc, #592]	; (8002738 <HAL_GPIO_Init+0x2ac>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d04c      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
 80024ec:	4a92      	ldr	r2, [pc, #584]	; (8002738 <HAL_GPIO_Init+0x2ac>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d863      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 80024f2:	4a92      	ldr	r2, [pc, #584]	; (800273c <HAL_GPIO_Init+0x2b0>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d046      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
 80024f8:	4a90      	ldr	r2, [pc, #576]	; (800273c <HAL_GPIO_Init+0x2b0>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d85d      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 80024fe:	2b12      	cmp	r3, #18
 8002500:	d82a      	bhi.n	8002558 <HAL_GPIO_Init+0xcc>
 8002502:	2b12      	cmp	r3, #18
 8002504:	d859      	bhi.n	80025ba <HAL_GPIO_Init+0x12e>
 8002506:	a201      	add	r2, pc, #4	; (adr r2, 800250c <HAL_GPIO_Init+0x80>)
 8002508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800250c:	08002587 	.word	0x08002587
 8002510:	08002561 	.word	0x08002561
 8002514:	08002573 	.word	0x08002573
 8002518:	080025b5 	.word	0x080025b5
 800251c:	080025bb 	.word	0x080025bb
 8002520:	080025bb 	.word	0x080025bb
 8002524:	080025bb 	.word	0x080025bb
 8002528:	080025bb 	.word	0x080025bb
 800252c:	080025bb 	.word	0x080025bb
 8002530:	080025bb 	.word	0x080025bb
 8002534:	080025bb 	.word	0x080025bb
 8002538:	080025bb 	.word	0x080025bb
 800253c:	080025bb 	.word	0x080025bb
 8002540:	080025bb 	.word	0x080025bb
 8002544:	080025bb 	.word	0x080025bb
 8002548:	080025bb 	.word	0x080025bb
 800254c:	080025bb 	.word	0x080025bb
 8002550:	08002569 	.word	0x08002569
 8002554:	0800257d 	.word	0x0800257d
 8002558:	4a79      	ldr	r2, [pc, #484]	; (8002740 <HAL_GPIO_Init+0x2b4>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800255e:	e02c      	b.n	80025ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	623b      	str	r3, [r7, #32]
          break;
 8002566:	e029      	b.n	80025bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	3304      	adds	r3, #4
 800256e:	623b      	str	r3, [r7, #32]
          break;
 8002570:	e024      	b.n	80025bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	3308      	adds	r3, #8
 8002578:	623b      	str	r3, [r7, #32]
          break;
 800257a:	e01f      	b.n	80025bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	330c      	adds	r3, #12
 8002582:	623b      	str	r3, [r7, #32]
          break;
 8002584:	e01a      	b.n	80025bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d102      	bne.n	8002594 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800258e:	2304      	movs	r3, #4
 8002590:	623b      	str	r3, [r7, #32]
          break;
 8002592:	e013      	b.n	80025bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d105      	bne.n	80025a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800259c:	2308      	movs	r3, #8
 800259e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	69fa      	ldr	r2, [r7, #28]
 80025a4:	611a      	str	r2, [r3, #16]
          break;
 80025a6:	e009      	b.n	80025bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a8:	2308      	movs	r3, #8
 80025aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	615a      	str	r2, [r3, #20]
          break;
 80025b2:	e003      	b.n	80025bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025b4:	2300      	movs	r3, #0
 80025b6:	623b      	str	r3, [r7, #32]
          break;
 80025b8:	e000      	b.n	80025bc <HAL_GPIO_Init+0x130>
          break;
 80025ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2bff      	cmp	r3, #255	; 0xff
 80025c0:	d801      	bhi.n	80025c6 <HAL_GPIO_Init+0x13a>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	e001      	b.n	80025ca <HAL_GPIO_Init+0x13e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	3304      	adds	r3, #4
 80025ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	2bff      	cmp	r3, #255	; 0xff
 80025d0:	d802      	bhi.n	80025d8 <HAL_GPIO_Init+0x14c>
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	e002      	b.n	80025de <HAL_GPIO_Init+0x152>
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	3b08      	subs	r3, #8
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	210f      	movs	r1, #15
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	401a      	ands	r2, r3
 80025f0:	6a39      	ldr	r1, [r7, #32]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	431a      	orrs	r2, r3
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 80b1 	beq.w	800276e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800260c:	4b4d      	ldr	r3, [pc, #308]	; (8002744 <HAL_GPIO_Init+0x2b8>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a4c      	ldr	r2, [pc, #304]	; (8002744 <HAL_GPIO_Init+0x2b8>)
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b4a      	ldr	r3, [pc, #296]	; (8002744 <HAL_GPIO_Init+0x2b8>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002624:	4a48      	ldr	r2, [pc, #288]	; (8002748 <HAL_GPIO_Init+0x2bc>)
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	089b      	lsrs	r3, r3, #2
 800262a:	3302      	adds	r3, #2
 800262c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002630:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	220f      	movs	r2, #15
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	4013      	ands	r3, r2
 8002646:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a40      	ldr	r2, [pc, #256]	; (800274c <HAL_GPIO_Init+0x2c0>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d013      	beq.n	8002678 <HAL_GPIO_Init+0x1ec>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a3f      	ldr	r2, [pc, #252]	; (8002750 <HAL_GPIO_Init+0x2c4>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d00d      	beq.n	8002674 <HAL_GPIO_Init+0x1e8>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a3e      	ldr	r2, [pc, #248]	; (8002754 <HAL_GPIO_Init+0x2c8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d007      	beq.n	8002670 <HAL_GPIO_Init+0x1e4>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a3d      	ldr	r2, [pc, #244]	; (8002758 <HAL_GPIO_Init+0x2cc>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d101      	bne.n	800266c <HAL_GPIO_Init+0x1e0>
 8002668:	2303      	movs	r3, #3
 800266a:	e006      	b.n	800267a <HAL_GPIO_Init+0x1ee>
 800266c:	2304      	movs	r3, #4
 800266e:	e004      	b.n	800267a <HAL_GPIO_Init+0x1ee>
 8002670:	2302      	movs	r3, #2
 8002672:	e002      	b.n	800267a <HAL_GPIO_Init+0x1ee>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <HAL_GPIO_Init+0x1ee>
 8002678:	2300      	movs	r3, #0
 800267a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800267c:	f002 0203 	and.w	r2, r2, #3
 8002680:	0092      	lsls	r2, r2, #2
 8002682:	4093      	lsls	r3, r2
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800268a:	492f      	ldr	r1, [pc, #188]	; (8002748 <HAL_GPIO_Init+0x2bc>)
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	089b      	lsrs	r3, r3, #2
 8002690:	3302      	adds	r3, #2
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d006      	beq.n	80026b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026a4:	4b2d      	ldr	r3, [pc, #180]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	492c      	ldr	r1, [pc, #176]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	608b      	str	r3, [r1, #8]
 80026b0:	e006      	b.n	80026c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026b2:	4b2a      	ldr	r3, [pc, #168]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4928      	ldr	r1, [pc, #160]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026bc:	4013      	ands	r3, r2
 80026be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d006      	beq.n	80026da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026cc:	4b23      	ldr	r3, [pc, #140]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	4922      	ldr	r1, [pc, #136]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60cb      	str	r3, [r1, #12]
 80026d8:	e006      	b.n	80026e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026da:	4b20      	ldr	r3, [pc, #128]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	43db      	mvns	r3, r3
 80026e2:	491e      	ldr	r1, [pc, #120]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d006      	beq.n	8002702 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026f4:	4b19      	ldr	r3, [pc, #100]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4918      	ldr	r1, [pc, #96]	; (800275c <HAL_GPIO_Init+0x2d0>)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	604b      	str	r3, [r1, #4]
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002702:	4b16      	ldr	r3, [pc, #88]	; (800275c <HAL_GPIO_Init+0x2d0>)
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	43db      	mvns	r3, r3
 800270a:	4914      	ldr	r1, [pc, #80]	; (800275c <HAL_GPIO_Init+0x2d0>)
 800270c:	4013      	ands	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d021      	beq.n	8002760 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800271c:	4b0f      	ldr	r3, [pc, #60]	; (800275c <HAL_GPIO_Init+0x2d0>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	490e      	ldr	r1, [pc, #56]	; (800275c <HAL_GPIO_Init+0x2d0>)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	600b      	str	r3, [r1, #0]
 8002728:	e021      	b.n	800276e <HAL_GPIO_Init+0x2e2>
 800272a:	bf00      	nop
 800272c:	10320000 	.word	0x10320000
 8002730:	10310000 	.word	0x10310000
 8002734:	10220000 	.word	0x10220000
 8002738:	10210000 	.word	0x10210000
 800273c:	10120000 	.word	0x10120000
 8002740:	10110000 	.word	0x10110000
 8002744:	40021000 	.word	0x40021000
 8002748:	40010000 	.word	0x40010000
 800274c:	40010800 	.word	0x40010800
 8002750:	40010c00 	.word	0x40010c00
 8002754:	40011000 	.word	0x40011000
 8002758:	40011400 	.word	0x40011400
 800275c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_GPIO_Init+0x304>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	43db      	mvns	r3, r3
 8002768:	4909      	ldr	r1, [pc, #36]	; (8002790 <HAL_GPIO_Init+0x304>)
 800276a:	4013      	ands	r3, r2
 800276c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800276e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002770:	3301      	adds	r3, #1
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	fa22 f303 	lsr.w	r3, r2, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	f47f ae8e 	bne.w	80024a0 <HAL_GPIO_Init+0x14>
  }
}
 8002784:	bf00      	nop
 8002786:	bf00      	nop
 8002788:	372c      	adds	r7, #44	; 0x2c
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr
 8002790:	40010400 	.word	0x40010400

08002794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027ac:	2301      	movs	r3, #1
 80027ae:	73fb      	strb	r3, [r7, #15]
 80027b0:	e001      	b.n	80027b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	460b      	mov	r3, r1
 80027cc:	807b      	strh	r3, [r7, #2]
 80027ce:	4613      	mov	r3, r2
 80027d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027d2:	787b      	ldrb	r3, [r7, #1]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027d8:	887a      	ldrh	r2, [r7, #2]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027de:	e003      	b.n	80027e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027e0:	887b      	ldrh	r3, [r7, #2]
 80027e2:	041a      	lsls	r2, r3, #16
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	611a      	str	r2, [r3, #16]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr

080027f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b085      	sub	sp, #20
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002804:	887a      	ldrh	r2, [r7, #2]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4013      	ands	r3, r2
 800280a:	041a      	lsls	r2, r3, #16
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	43d9      	mvns	r1, r3
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	400b      	ands	r3, r1
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	611a      	str	r2, [r3, #16]
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800282e:	4b08      	ldr	r3, [pc, #32]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002830:	695a      	ldr	r2, [r3, #20]
 8002832:	88fb      	ldrh	r3, [r7, #6]
 8002834:	4013      	ands	r3, r2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800283a:	4a05      	ldr	r2, [pc, #20]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800283c:	88fb      	ldrh	r3, [r7, #6]
 800283e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe fea4 	bl	8001590 <HAL_GPIO_EXTI_Callback>
  }
}
 8002848:	bf00      	nop
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40010400 	.word	0x40010400

08002854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e12b      	b.n	8002abe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d106      	bne.n	8002880 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff f9e8 	bl	8001c50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2224      	movs	r2, #36	; 0x24
 8002884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 0201 	bic.w	r2, r2, #1
 8002896:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028b8:	f001 fd0e 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 80028bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	4a81      	ldr	r2, [pc, #516]	; (8002ac8 <HAL_I2C_Init+0x274>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d807      	bhi.n	80028d8 <HAL_I2C_Init+0x84>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4a80      	ldr	r2, [pc, #512]	; (8002acc <HAL_I2C_Init+0x278>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	bf94      	ite	ls
 80028d0:	2301      	movls	r3, #1
 80028d2:	2300      	movhi	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	e006      	b.n	80028e6 <HAL_I2C_Init+0x92>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4a7d      	ldr	r2, [pc, #500]	; (8002ad0 <HAL_I2C_Init+0x27c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	bf94      	ite	ls
 80028e0:	2301      	movls	r3, #1
 80028e2:	2300      	movhi	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e0e7      	b.n	8002abe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4a78      	ldr	r2, [pc, #480]	; (8002ad4 <HAL_I2C_Init+0x280>)
 80028f2:	fba2 2303 	umull	r2, r3, r2, r3
 80028f6:	0c9b      	lsrs	r3, r3, #18
 80028f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	430a      	orrs	r2, r1
 800290c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	4a6a      	ldr	r2, [pc, #424]	; (8002ac8 <HAL_I2C_Init+0x274>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d802      	bhi.n	8002928 <HAL_I2C_Init+0xd4>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	3301      	adds	r3, #1
 8002926:	e009      	b.n	800293c <HAL_I2C_Init+0xe8>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	4a69      	ldr	r2, [pc, #420]	; (8002ad8 <HAL_I2C_Init+0x284>)
 8002934:	fba2 2303 	umull	r2, r3, r2, r3
 8002938:	099b      	lsrs	r3, r3, #6
 800293a:	3301      	adds	r3, #1
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	6812      	ldr	r2, [r2, #0]
 8002940:	430b      	orrs	r3, r1
 8002942:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800294e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	495c      	ldr	r1, [pc, #368]	; (8002ac8 <HAL_I2C_Init+0x274>)
 8002958:	428b      	cmp	r3, r1
 800295a:	d819      	bhi.n	8002990 <HAL_I2C_Init+0x13c>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	1e59      	subs	r1, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	fbb1 f3f3 	udiv	r3, r1, r3
 800296a:	1c59      	adds	r1, r3, #1
 800296c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002970:	400b      	ands	r3, r1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00a      	beq.n	800298c <HAL_I2C_Init+0x138>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1e59      	subs	r1, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	fbb1 f3f3 	udiv	r3, r1, r3
 8002984:	3301      	adds	r3, #1
 8002986:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800298a:	e051      	b.n	8002a30 <HAL_I2C_Init+0x1dc>
 800298c:	2304      	movs	r3, #4
 800298e:	e04f      	b.n	8002a30 <HAL_I2C_Init+0x1dc>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d111      	bne.n	80029bc <HAL_I2C_Init+0x168>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	1e58      	subs	r0, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6859      	ldr	r1, [r3, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	440b      	add	r3, r1
 80029a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029aa:	3301      	adds	r3, #1
 80029ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	e012      	b.n	80029e2 <HAL_I2C_Init+0x18e>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	1e58      	subs	r0, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	0099      	lsls	r1, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d2:	3301      	adds	r3, #1
 80029d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d8:	2b00      	cmp	r3, #0
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_I2C_Init+0x196>
 80029e6:	2301      	movs	r3, #1
 80029e8:	e022      	b.n	8002a30 <HAL_I2C_Init+0x1dc>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10e      	bne.n	8002a10 <HAL_I2C_Init+0x1bc>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1e58      	subs	r0, r3, #1
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6859      	ldr	r1, [r3, #4]
 80029fa:	460b      	mov	r3, r1
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	440b      	add	r3, r1
 8002a00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a04:	3301      	adds	r3, #1
 8002a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a0e:	e00f      	b.n	8002a30 <HAL_I2C_Init+0x1dc>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	1e58      	subs	r0, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6859      	ldr	r1, [r3, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	0099      	lsls	r1, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a26:	3301      	adds	r3, #1
 8002a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	6809      	ldr	r1, [r1, #0]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69da      	ldr	r2, [r3, #28]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a5e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6911      	ldr	r1, [r2, #16]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	68d2      	ldr	r2, [r2, #12]
 8002a6a:	4311      	orrs	r1, r2
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	430b      	orrs	r3, r1
 8002a72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	000186a0 	.word	0x000186a0
 8002acc:	001e847f 	.word	0x001e847f
 8002ad0:	003d08ff 	.word	0x003d08ff
 8002ad4:	431bde83 	.word	0x431bde83
 8002ad8:	10624dd3 	.word	0x10624dd3

08002adc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b088      	sub	sp, #32
 8002ae0:	af02      	add	r7, sp, #8
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	607a      	str	r2, [r7, #4]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	460b      	mov	r3, r1
 8002aea:	817b      	strh	r3, [r7, #10]
 8002aec:	4613      	mov	r3, r2
 8002aee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002af0:	f7ff fade 	bl	80020b0 <HAL_GetTick>
 8002af4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b20      	cmp	r3, #32
 8002b00:	f040 80e0 	bne.w	8002cc4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2319      	movs	r3, #25
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	4970      	ldr	r1, [pc, #448]	; (8002cd0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 fde2 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e0d3      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <HAL_I2C_Master_Transmit+0x50>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e0cc      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d007      	beq.n	8002b52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0201 	orr.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2221      	movs	r2, #33	; 0x21
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	893a      	ldrh	r2, [r7, #8]
 8002b82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4a50      	ldr	r2, [pc, #320]	; (8002cd4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b92:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b94:	8979      	ldrh	r1, [r7, #10]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	6a3a      	ldr	r2, [r7, #32]
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 fc32 	bl	8003404 <I2C_MasterRequestWrite>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e08d      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bc0:	e066      	b.n	8002c90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	6a39      	ldr	r1, [r7, #32]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fea0 	bl	800390c <I2C_WaitOnTXEFlagUntilTimeout>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00d      	beq.n	8002bee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d107      	bne.n	8002bea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e06b      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	781a      	ldrb	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c16:	3b01      	subs	r3, #1
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d11b      	bne.n	8002c64 <HAL_I2C_Master_Transmit+0x188>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d017      	beq.n	8002c64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	1c5a      	adds	r2, r3, #1
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	3b01      	subs	r3, #1
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	6a39      	ldr	r1, [r7, #32]
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fe97 	bl	800399c <I2C_WaitOnBTFFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00d      	beq.n	8002c90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	2b04      	cmp	r3, #4
 8002c7a:	d107      	bne.n	8002c8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e01a      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d194      	bne.n	8002bc2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	e000      	b.n	8002cc6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cc4:	2302      	movs	r3, #2
  }
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	00100002 	.word	0x00100002
 8002cd4:	ffff0000 	.word	0xffff0000

08002cd8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08c      	sub	sp, #48	; 0x30
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	817b      	strh	r3, [r7, #10]
 8002cea:	460b      	mov	r3, r1
 8002cec:	813b      	strh	r3, [r7, #8]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cf6:	f7ff f9db 	bl	80020b0 <HAL_GetTick>
 8002cfa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b20      	cmp	r3, #32
 8002d06:	f040 8244 	bne.w	8003192 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	2319      	movs	r3, #25
 8002d10:	2201      	movs	r2, #1
 8002d12:	4982      	ldr	r1, [pc, #520]	; (8002f1c <HAL_I2C_Mem_Read+0x244>)
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fcdf 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
 8002d22:	e237      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d101      	bne.n	8002d32 <HAL_I2C_Mem_Read+0x5a>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e230      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d007      	beq.n	8002d58 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2222      	movs	r2, #34	; 0x22
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2240      	movs	r2, #64	; 0x40
 8002d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4a62      	ldr	r2, [pc, #392]	; (8002f20 <HAL_I2C_Mem_Read+0x248>)
 8002d98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d9a:	88f8      	ldrh	r0, [r7, #6]
 8002d9c:	893a      	ldrh	r2, [r7, #8]
 8002d9e:	8979      	ldrh	r1, [r7, #10]
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	4603      	mov	r3, r0
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 fbac 	bl	8003508 <I2C_RequestMemoryRead>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e1ec      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d113      	bne.n	8002dea <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61fb      	str	r3, [r7, #28]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	61fb      	str	r3, [r7, #28]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	e1c0      	b.n	800316c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d11e      	bne.n	8002e30 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e00:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e02:	b672      	cpsid	i
}
 8002e04:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e06:	2300      	movs	r3, #0
 8002e08:	61bb      	str	r3, [r7, #24]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	61bb      	str	r3, [r7, #24]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	61bb      	str	r3, [r7, #24]
 8002e1a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e2a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e2c:	b662      	cpsie	i
}
 8002e2e:	e035      	b.n	8002e9c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d11e      	bne.n	8002e76 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e46:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e48:	b672      	cpsid	i
}
 8002e4a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e70:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e72:	b662      	cpsie	i
}
 8002e74:	e012      	b.n	8002e9c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e84:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e86:	2300      	movs	r3, #0
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	613b      	str	r3, [r7, #16]
 8002e9a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e9c:	e166      	b.n	800316c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea2:	2b03      	cmp	r3, #3
 8002ea4:	f200 811f 	bhi.w	80030e6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d123      	bne.n	8002ef8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 fdb9 	bl	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e167      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	691a      	ldr	r2, [r3, #16]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	b29a      	uxth	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ef6:	e139      	b.n	800316c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d152      	bne.n	8002fa6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f06:	2200      	movs	r2, #0
 8002f08:	4906      	ldr	r1, [pc, #24]	; (8002f24 <HAL_I2C_Mem_Read+0x24c>)
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 fbe4 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d008      	beq.n	8002f28 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e13c      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
 8002f1a:	bf00      	nop
 8002f1c:	00100002 	.word	0x00100002
 8002f20:	ffff0000 	.word	0xffff0000
 8002f24:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f28:	b672      	cpsid	i
}
 8002f2a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f6e:	b662      	cpsie	i
}
 8002f70:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fa4:	e0e2      	b.n	800316c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fac:	2200      	movs	r2, #0
 8002fae:	497b      	ldr	r1, [pc, #492]	; (800319c <HAL_I2C_Mem_Read+0x4c4>)
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 fb91 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0e9      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fd0:	b672      	cpsid	i
}
 8002fd2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	1c5a      	adds	r2, r3, #1
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003006:	4b66      	ldr	r3, [pc, #408]	; (80031a0 <HAL_I2C_Mem_Read+0x4c8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	08db      	lsrs	r3, r3, #3
 800300c:	4a65      	ldr	r2, [pc, #404]	; (80031a4 <HAL_I2C_Mem_Read+0x4cc>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	0a1a      	lsrs	r2, r3, #8
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	00da      	lsls	r2, r3, #3
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	3b01      	subs	r3, #1
 8003024:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003026:	6a3b      	ldr	r3, [r7, #32]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d118      	bne.n	800305e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	f043 0220 	orr.w	r2, r3, #32
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800304e:	b662      	cpsie	i
}
 8003050:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e09a      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b04      	cmp	r3, #4
 800306a:	d1d9      	bne.n	8003020 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800307a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030ae:	b662      	cpsie	i
}
 80030b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030bc:	b2d2      	uxtb	r2, r2
 80030be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030da:	b29b      	uxth	r3, r3
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030e4:	e042      	b.n	800316c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 fc9e 	bl	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e04c      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	691a      	ldr	r2, [r3, #16]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003116:	3b01      	subs	r3, #1
 8003118:	b29a      	uxth	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003122:	b29b      	uxth	r3, r3
 8003124:	3b01      	subs	r3, #1
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	2b04      	cmp	r3, #4
 8003138:	d118      	bne.n	800316c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	691a      	ldr	r2, [r3, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003162:	b29b      	uxth	r3, r3
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f ae94 	bne.w	8002e9e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	e000      	b.n	8003194 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003192:	2302      	movs	r3, #2
  }
}
 8003194:	4618      	mov	r0, r3
 8003196:	3728      	adds	r7, #40	; 0x28
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	00010004 	.word	0x00010004
 80031a0:	200000bc 	.word	0x200000bc
 80031a4:	14f8b589 	.word	0x14f8b589

080031a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08a      	sub	sp, #40	; 0x28
 80031ac:	af02      	add	r7, sp, #8
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	607a      	str	r2, [r7, #4]
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	460b      	mov	r3, r1
 80031b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80031b8:	f7fe ff7a 	bl	80020b0 <HAL_GetTick>
 80031bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80031be:	2300      	movs	r3, #0
 80031c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b20      	cmp	r3, #32
 80031cc:	f040 8111 	bne.w	80033f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	2319      	movs	r3, #25
 80031d6:	2201      	movs	r2, #1
 80031d8:	4988      	ldr	r1, [pc, #544]	; (80033fc <HAL_I2C_IsDeviceReady+0x254>)
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fa7c 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	e104      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_I2C_IsDeviceReady+0x50>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e0fd      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b01      	cmp	r3, #1
 800320c:	d007      	beq.n	800321e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800322c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2224      	movs	r2, #36	; 0x24
 8003232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a70      	ldr	r2, [pc, #448]	; (8003400 <HAL_I2C_IsDeviceReady+0x258>)
 8003240:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003250:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	9300      	str	r3, [sp, #0]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	2200      	movs	r2, #0
 800325a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f000 fa3a 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00d      	beq.n	8003286 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003278:	d103      	bne.n	8003282 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003280:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e0b6      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003294:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003296:	f7fe ff0b 	bl	80020b0 <HAL_GetTick>
 800329a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	bf0c      	ite	eq
 80032aa:	2301      	moveq	r3, #1
 80032ac:	2300      	movne	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c0:	bf0c      	ite	eq
 80032c2:	2301      	moveq	r3, #1
 80032c4:	2300      	movne	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032ca:	e025      	b.n	8003318 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032cc:	f7fe fef0 	bl	80020b0 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d302      	bcc.n	80032e2 <HAL_I2C_IsDeviceReady+0x13a>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d103      	bne.n	80032ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	22a0      	movs	r2, #160	; 0xa0
 80032e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800330e:	bf0c      	ite	eq
 8003310:	2301      	moveq	r3, #1
 8003312:	2300      	movne	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2ba0      	cmp	r3, #160	; 0xa0
 8003322:	d005      	beq.n	8003330 <HAL_I2C_IsDeviceReady+0x188>
 8003324:	7dfb      	ldrb	r3, [r7, #23]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d102      	bne.n	8003330 <HAL_I2C_IsDeviceReady+0x188>
 800332a:	7dbb      	ldrb	r3, [r7, #22]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0cd      	beq.n	80032cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b02      	cmp	r3, #2
 8003344:	d129      	bne.n	800339a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003354:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003356:	2300      	movs	r3, #0
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	613b      	str	r3, [r7, #16]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	2319      	movs	r3, #25
 8003372:	2201      	movs	r2, #1
 8003374:	4921      	ldr	r1, [pc, #132]	; (80033fc <HAL_I2C_IsDeviceReady+0x254>)
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f9ae 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e036      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2220      	movs	r2, #32
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	e02c      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	2319      	movs	r3, #25
 80033ba:	2201      	movs	r2, #1
 80033bc:	490f      	ldr	r1, [pc, #60]	; (80033fc <HAL_I2C_IsDeviceReady+0x254>)
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f98a 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e012      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	3301      	adds	r3, #1
 80033d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	429a      	cmp	r2, r3
 80033da:	f4ff af32 	bcc.w	8003242 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80033f2:	2302      	movs	r3, #2
  }
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3720      	adds	r7, #32
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	00100002 	.word	0x00100002
 8003400:	ffff0000 	.word	0xffff0000

08003404 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b088      	sub	sp, #32
 8003408:	af02      	add	r7, sp, #8
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	607a      	str	r2, [r7, #4]
 800340e:	603b      	str	r3, [r7, #0]
 8003410:	460b      	mov	r3, r1
 8003412:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003418:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2b08      	cmp	r3, #8
 800341e:	d006      	beq.n	800342e <I2C_MasterRequestWrite+0x2a>
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d003      	beq.n	800342e <I2C_MasterRequestWrite+0x2a>
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800342c:	d108      	bne.n	8003440 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	e00b      	b.n	8003458 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003444:	2b12      	cmp	r3, #18
 8003446:	d107      	bne.n	8003458 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003456:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 f937 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00d      	beq.n	800348c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800347a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800347e:	d103      	bne.n	8003488 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003486:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e035      	b.n	80034f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003494:	d108      	bne.n	80034a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003496:	897b      	ldrh	r3, [r7, #10]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	461a      	mov	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034a4:	611a      	str	r2, [r3, #16]
 80034a6:	e01b      	b.n	80034e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034a8:	897b      	ldrh	r3, [r7, #10]
 80034aa:	11db      	asrs	r3, r3, #7
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	f003 0306 	and.w	r3, r3, #6
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	f063 030f 	orn	r3, r3, #15
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	490e      	ldr	r1, [pc, #56]	; (8003500 <I2C_MasterRequestWrite+0xfc>)
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f980 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e010      	b.n	80034f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034d6:	897b      	ldrh	r3, [r7, #10]
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	4907      	ldr	r1, [pc, #28]	; (8003504 <I2C_MasterRequestWrite+0x100>)
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 f970 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	00010008 	.word	0x00010008
 8003504:	00010002 	.word	0x00010002

08003508 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	4608      	mov	r0, r1
 8003512:	4611      	mov	r1, r2
 8003514:	461a      	mov	r2, r3
 8003516:	4603      	mov	r3, r0
 8003518:	817b      	strh	r3, [r7, #10]
 800351a:	460b      	mov	r3, r1
 800351c:	813b      	strh	r3, [r7, #8]
 800351e:	4613      	mov	r3, r2
 8003520:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003530:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003540:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	2200      	movs	r2, #0
 800354a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f8c2 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00d      	beq.n	8003576 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003568:	d103      	bne.n	8003572 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003570:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e0aa      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003576:	897b      	ldrh	r3, [r7, #10]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	461a      	mov	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003584:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	6a3a      	ldr	r2, [r7, #32]
 800358a:	4952      	ldr	r1, [pc, #328]	; (80036d4 <I2C_RequestMemoryRead+0x1cc>)
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f91d 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e097      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b4:	6a39      	ldr	r1, [r7, #32]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f9a8 	bl	800390c <I2C_WaitOnTXEFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d107      	bne.n	80035da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e076      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e021      	b.n	8003634 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035f0:	893b      	ldrh	r3, [r7, #8]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003600:	6a39      	ldr	r1, [r7, #32]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f982 	bl	800390c <I2C_WaitOnTXEFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00d      	beq.n	800362a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	2b04      	cmp	r3, #4
 8003614:	d107      	bne.n	8003626 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003624:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e050      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800362a:	893b      	ldrh	r3, [r7, #8]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003636:	6a39      	ldr	r1, [r7, #32]
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f967 	bl	800390c <I2C_WaitOnTXEFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	2b04      	cmp	r3, #4
 800364a:	d107      	bne.n	800365c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800365a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e035      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800366e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	2200      	movs	r2, #0
 8003678:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f82b 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00d      	beq.n	80036a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003696:	d103      	bne.n	80036a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e013      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036a4:	897b      	ldrh	r3, [r7, #10]
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	6a3a      	ldr	r2, [r7, #32]
 80036b8:	4906      	ldr	r1, [pc, #24]	; (80036d4 <I2C_RequestMemoryRead+0x1cc>)
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f886 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	00010002 	.word	0x00010002

080036d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e8:	e048      	b.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f0:	d044      	beq.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f2:	f7fe fcdd 	bl	80020b0 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d302      	bcc.n	8003708 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d139      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	0c1b      	lsrs	r3, r3, #16
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d10d      	bne.n	800372e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	43da      	mvns	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	4013      	ands	r3, r2
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	e00c      	b.n	8003748 <I2C_WaitOnFlagUntilTimeout+0x70>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	43da      	mvns	r2, r3
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	4013      	ands	r3, r2
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	429a      	cmp	r2, r3
 800374c:	d116      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	f043 0220 	orr.w	r2, r3, #32
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e023      	b.n	80037c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	0c1b      	lsrs	r3, r3, #16
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10d      	bne.n	80037a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	43da      	mvns	r2, r3
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	4013      	ands	r3, r2
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	e00c      	b.n	80037bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	43da      	mvns	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	4013      	ands	r3, r2
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d093      	beq.n	80036ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037da:	e071      	b.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ea:	d123      	bne.n	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003804:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	f043 0204 	orr.w	r2, r3, #4
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e067      	b.n	8003904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d041      	beq.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383c:	f7fe fc38 	bl	80020b0 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	429a      	cmp	r2, r3
 800384a:	d302      	bcc.n	8003852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d136      	bne.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b01      	cmp	r3, #1
 800385a:	d10c      	bne.n	8003876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	43da      	mvns	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4013      	ands	r3, r2
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	bf14      	ite	ne
 800386e:	2301      	movne	r3, #1
 8003870:	2300      	moveq	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	e00b      	b.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	43da      	mvns	r2, r3
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	4013      	ands	r3, r2
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d016      	beq.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ac:	f043 0220 	orr.w	r2, r3, #32
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e021      	b.n	8003904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	0c1b      	lsrs	r3, r3, #16
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d10c      	bne.n	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	4013      	ands	r3, r2
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	e00b      	b.n	80038fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	43da      	mvns	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	4013      	ands	r3, r2
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f47f af6d 	bne.w	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003918:	e034      	b.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f8e3 	bl	8003ae6 <I2C_IsAcknowledgeFailed>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e034      	b.n	8003994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003930:	d028      	beq.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003932:	f7fe fbbd 	bl	80020b0 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	68ba      	ldr	r2, [r7, #8]
 800393e:	429a      	cmp	r2, r3
 8003940:	d302      	bcc.n	8003948 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11d      	bne.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003952:	2b80      	cmp	r3, #128	; 0x80
 8003954:	d016      	beq.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	f043 0220 	orr.w	r2, r3, #32
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e007      	b.n	8003994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398e:	2b80      	cmp	r3, #128	; 0x80
 8003990:	d1c3      	bne.n	800391a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a8:	e034      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f89b 	bl	8003ae6 <I2C_IsAcknowledgeFailed>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e034      	b.n	8003a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c0:	d028      	beq.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c2:	f7fe fb75 	bl	80020b0 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d302      	bcc.n	80039d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d11d      	bne.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d016      	beq.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e007      	b.n	8003a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d1c3      	bne.n	80039aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a38:	e049      	b.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b10      	cmp	r3, #16
 8003a46:	d119      	bne.n	8003a7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f06f 0210 	mvn.w	r2, #16
 8003a50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e030      	b.n	8003ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7c:	f7fe fb18 	bl	80020b0 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d302      	bcc.n	8003a92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d11d      	bne.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9c:	2b40      	cmp	r3, #64	; 0x40
 8003a9e:	d016      	beq.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	f043 0220 	orr.w	r2, r3, #32
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e007      	b.n	8003ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad8:	2b40      	cmp	r3, #64	; 0x40
 8003ada:	d1ae      	bne.n	8003a3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afc:	d11b      	bne.n	8003b36 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b06:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f043 0204 	orr.w	r2, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e272      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 8087 	beq.w	8003c72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b64:	4b92      	ldr	r3, [pc, #584]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d00c      	beq.n	8003b8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b70:	4b8f      	ldr	r3, [pc, #572]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 030c 	and.w	r3, r3, #12
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d112      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x5e>
 8003b7c:	4b8c      	ldr	r3, [pc, #560]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b88:	d10b      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8a:	4b89      	ldr	r3, [pc, #548]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d06c      	beq.n	8003c70 <HAL_RCC_OscConfig+0x12c>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d168      	bne.n	8003c70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e24c      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003baa:	d106      	bne.n	8003bba <HAL_RCC_OscConfig+0x76>
 8003bac:	4b80      	ldr	r3, [pc, #512]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a7f      	ldr	r2, [pc, #508]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	e02e      	b.n	8003c18 <HAL_RCC_OscConfig+0xd4>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x98>
 8003bc2:	4b7b      	ldr	r3, [pc, #492]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a7a      	ldr	r2, [pc, #488]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b78      	ldr	r3, [pc, #480]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a77      	ldr	r2, [pc, #476]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e01d      	b.n	8003c18 <HAL_RCC_OscConfig+0xd4>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be4:	d10c      	bne.n	8003c00 <HAL_RCC_OscConfig+0xbc>
 8003be6:	4b72      	ldr	r3, [pc, #456]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a71      	ldr	r2, [pc, #452]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	4b6f      	ldr	r3, [pc, #444]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a6e      	ldr	r2, [pc, #440]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	e00b      	b.n	8003c18 <HAL_RCC_OscConfig+0xd4>
 8003c00:	4b6b      	ldr	r3, [pc, #428]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a6a      	ldr	r2, [pc, #424]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	4b68      	ldr	r3, [pc, #416]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a67      	ldr	r2, [pc, #412]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d013      	beq.n	8003c48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c20:	f7fe fa46 	bl	80020b0 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c28:	f7fe fa42 	bl	80020b0 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b64      	cmp	r3, #100	; 0x64
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e200      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3a:	4b5d      	ldr	r3, [pc, #372]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0xe4>
 8003c46:	e014      	b.n	8003c72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fe fa32 	bl	80020b0 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c50:	f7fe fa2e 	bl	80020b0 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	; 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e1ec      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c62:	4b53      	ldr	r3, [pc, #332]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x10c>
 8003c6e:	e000      	b.n	8003c72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d063      	beq.n	8003d46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c7e:	4b4c      	ldr	r3, [pc, #304]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00b      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c8a:	4b49      	ldr	r3, [pc, #292]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d11c      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x18c>
 8003c96:	4b46      	ldr	r3, [pc, #280]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d116      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ca2:	4b43      	ldr	r3, [pc, #268]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d005      	beq.n	8003cba <HAL_RCC_OscConfig+0x176>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d001      	beq.n	8003cba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e1c0      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cba:	4b3d      	ldr	r3, [pc, #244]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4939      	ldr	r1, [pc, #228]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cce:	e03a      	b.n	8003d46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d020      	beq.n	8003d1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cd8:	4b36      	ldr	r3, [pc, #216]	; (8003db4 <HAL_RCC_OscConfig+0x270>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7fe f9e7 	bl	80020b0 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ce6:	f7fe f9e3 	bl	80020b0 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e1a1      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf8:	4b2d      	ldr	r3, [pc, #180]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0f0      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d04:	4b2a      	ldr	r3, [pc, #168]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4927      	ldr	r1, [pc, #156]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	600b      	str	r3, [r1, #0]
 8003d18:	e015      	b.n	8003d46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1a:	4b26      	ldr	r3, [pc, #152]	; (8003db4 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d20:	f7fe f9c6 	bl	80020b0 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d28:	f7fe f9c2 	bl	80020b0 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e180      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3a:	4b1d      	ldr	r3, [pc, #116]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1f0      	bne.n	8003d28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d03a      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d019      	beq.n	8003d8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d5a:	4b17      	ldr	r3, [pc, #92]	; (8003db8 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fe f9a6 	bl	80020b0 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d68:	f7fe f9a2 	bl	80020b0 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e160      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7a:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0f0      	beq.n	8003d68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d86:	2001      	movs	r0, #1
 8003d88:	f000 face 	bl	8004328 <RCC_Delay>
 8003d8c:	e01c      	b.n	8003dc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d8e:	4b0a      	ldr	r3, [pc, #40]	; (8003db8 <HAL_RCC_OscConfig+0x274>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d94:	f7fe f98c 	bl	80020b0 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9a:	e00f      	b.n	8003dbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d9c:	f7fe f988 	bl	80020b0 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d908      	bls.n	8003dbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e146      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	42420000 	.word	0x42420000
 8003db8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dbc:	4b92      	ldr	r3, [pc, #584]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e9      	bne.n	8003d9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 80a6 	beq.w	8003f22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dda:	4b8b      	ldr	r3, [pc, #556]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10d      	bne.n	8003e02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de6:	4b88      	ldr	r3, [pc, #544]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	4a87      	ldr	r2, [pc, #540]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003df0:	61d3      	str	r3, [r2, #28]
 8003df2:	4b85      	ldr	r3, [pc, #532]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e02:	4b82      	ldr	r3, [pc, #520]	; (800400c <HAL_RCC_OscConfig+0x4c8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d118      	bne.n	8003e40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e0e:	4b7f      	ldr	r3, [pc, #508]	; (800400c <HAL_RCC_OscConfig+0x4c8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a7e      	ldr	r2, [pc, #504]	; (800400c <HAL_RCC_OscConfig+0x4c8>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e1a:	f7fe f949 	bl	80020b0 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e22:	f7fe f945 	bl	80020b0 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b64      	cmp	r3, #100	; 0x64
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e103      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e34:	4b75      	ldr	r3, [pc, #468]	; (800400c <HAL_RCC_OscConfig+0x4c8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_OscConfig+0x312>
 8003e48:	4b6f      	ldr	r3, [pc, #444]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	4a6e      	ldr	r2, [pc, #440]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	6213      	str	r3, [r2, #32]
 8003e54:	e02d      	b.n	8003eb2 <HAL_RCC_OscConfig+0x36e>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10c      	bne.n	8003e78 <HAL_RCC_OscConfig+0x334>
 8003e5e:	4b6a      	ldr	r3, [pc, #424]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	4a69      	ldr	r2, [pc, #420]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	f023 0301 	bic.w	r3, r3, #1
 8003e68:	6213      	str	r3, [r2, #32]
 8003e6a:	4b67      	ldr	r3, [pc, #412]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	4a66      	ldr	r2, [pc, #408]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	f023 0304 	bic.w	r3, r3, #4
 8003e74:	6213      	str	r3, [r2, #32]
 8003e76:	e01c      	b.n	8003eb2 <HAL_RCC_OscConfig+0x36e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	2b05      	cmp	r3, #5
 8003e7e:	d10c      	bne.n	8003e9a <HAL_RCC_OscConfig+0x356>
 8003e80:	4b61      	ldr	r3, [pc, #388]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	4a60      	ldr	r2, [pc, #384]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e86:	f043 0304 	orr.w	r3, r3, #4
 8003e8a:	6213      	str	r3, [r2, #32]
 8003e8c:	4b5e      	ldr	r3, [pc, #376]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	4a5d      	ldr	r2, [pc, #372]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	6213      	str	r3, [r2, #32]
 8003e98:	e00b      	b.n	8003eb2 <HAL_RCC_OscConfig+0x36e>
 8003e9a:	4b5b      	ldr	r3, [pc, #364]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4a5a      	ldr	r2, [pc, #360]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	f023 0301 	bic.w	r3, r3, #1
 8003ea4:	6213      	str	r3, [r2, #32]
 8003ea6:	4b58      	ldr	r3, [pc, #352]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	4a57      	ldr	r2, [pc, #348]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	f023 0304 	bic.w	r3, r3, #4
 8003eb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d015      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eba:	f7fe f8f9 	bl	80020b0 <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec0:	e00a      	b.n	8003ed8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec2:	f7fe f8f5 	bl	80020b0 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e0b1      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed8:	4b4b      	ldr	r3, [pc, #300]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0ee      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x37e>
 8003ee4:	e014      	b.n	8003f10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee6:	f7fe f8e3 	bl	80020b0 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eec:	e00a      	b.n	8003f04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eee:	f7fe f8df 	bl	80020b0 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e09b      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f04:	4b40      	ldr	r3, [pc, #256]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1ee      	bne.n	8003eee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f10:	7dfb      	ldrb	r3, [r7, #23]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d105      	bne.n	8003f22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f16:	4b3c      	ldr	r3, [pc, #240]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	4a3b      	ldr	r2, [pc, #236]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8087 	beq.w	800403a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f2c:	4b36      	ldr	r3, [pc, #216]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 030c 	and.w	r3, r3, #12
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d061      	beq.n	8003ffc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d146      	bne.n	8003fce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f40:	4b33      	ldr	r3, [pc, #204]	; (8004010 <HAL_RCC_OscConfig+0x4cc>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f46:	f7fe f8b3 	bl	80020b0 <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f4e:	f7fe f8af 	bl	80020b0 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e06d      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f60:	4b29      	ldr	r3, [pc, #164]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1f0      	bne.n	8003f4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f74:	d108      	bne.n	8003f88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f76:	4b24      	ldr	r3, [pc, #144]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	4921      	ldr	r1, [pc, #132]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f88:	4b1f      	ldr	r3, [pc, #124]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a19      	ldr	r1, [r3, #32]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	491b      	ldr	r1, [pc, #108]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fa0:	4b1b      	ldr	r3, [pc, #108]	; (8004010 <HAL_RCC_OscConfig+0x4cc>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fe f883 	bl	80020b0 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fae:	f7fe f87f 	bl	80020b0 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e03d      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc0:	4b11      	ldr	r3, [pc, #68]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x46a>
 8003fcc:	e035      	b.n	800403a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fce:	4b10      	ldr	r3, [pc, #64]	; (8004010 <HAL_RCC_OscConfig+0x4cc>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd4:	f7fe f86c 	bl	80020b0 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fdc:	f7fe f868 	bl	80020b0 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e026      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fee:	4b06      	ldr	r3, [pc, #24]	; (8004008 <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f0      	bne.n	8003fdc <HAL_RCC_OscConfig+0x498>
 8003ffa:	e01e      	b.n	800403a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d107      	bne.n	8004014 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e019      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
 8004008:	40021000 	.word	0x40021000
 800400c:	40007000 	.word	0x40007000
 8004010:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004014:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <HAL_RCC_OscConfig+0x500>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	429a      	cmp	r2, r3
 8004026:	d106      	bne.n	8004036 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	429a      	cmp	r2, r3
 8004034:	d001      	beq.n	800403a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40021000 	.word	0x40021000

08004048 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0d0      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800405c:	4b6a      	ldr	r3, [pc, #424]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	429a      	cmp	r2, r3
 8004068:	d910      	bls.n	800408c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406a:	4b67      	ldr	r3, [pc, #412]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f023 0207 	bic.w	r2, r3, #7
 8004072:	4965      	ldr	r1, [pc, #404]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	4313      	orrs	r3, r2
 8004078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407a:	4b63      	ldr	r3, [pc, #396]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0307 	and.w	r3, r3, #7
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	429a      	cmp	r2, r3
 8004086:	d001      	beq.n	800408c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e0b8      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d020      	beq.n	80040da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a4:	4b59      	ldr	r3, [pc, #356]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	4a58      	ldr	r2, [pc, #352]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040bc:	4b53      	ldr	r3, [pc, #332]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a52      	ldr	r2, [pc, #328]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040c8:	4b50      	ldr	r3, [pc, #320]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	494d      	ldr	r1, [pc, #308]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d040      	beq.n	8004168 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d107      	bne.n	80040fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ee:	4b47      	ldr	r3, [pc, #284]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d115      	bne.n	8004126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e07f      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d107      	bne.n	8004116 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004106:	4b41      	ldr	r3, [pc, #260]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e073      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004116:	4b3d      	ldr	r3, [pc, #244]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e06b      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004126:	4b39      	ldr	r3, [pc, #228]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f023 0203 	bic.w	r2, r3, #3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	4936      	ldr	r1, [pc, #216]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004134:	4313      	orrs	r3, r2
 8004136:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004138:	f7fd ffba 	bl	80020b0 <HAL_GetTick>
 800413c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800413e:	e00a      	b.n	8004156 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004140:	f7fd ffb6 	bl	80020b0 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	f241 3288 	movw	r2, #5000	; 0x1388
 800414e:	4293      	cmp	r3, r2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e053      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004156:	4b2d      	ldr	r3, [pc, #180]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f003 020c 	and.w	r2, r3, #12
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	429a      	cmp	r2, r3
 8004166:	d1eb      	bne.n	8004140 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004168:	4b27      	ldr	r3, [pc, #156]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d210      	bcs.n	8004198 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004176:	4b24      	ldr	r3, [pc, #144]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 0207 	bic.w	r2, r3, #7
 800417e:	4922      	ldr	r1, [pc, #136]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004186:	4b20      	ldr	r3, [pc, #128]	; (8004208 <HAL_RCC_ClockConfig+0x1c0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d001      	beq.n	8004198 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e032      	b.n	80041fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d008      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a4:	4b19      	ldr	r3, [pc, #100]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	4916      	ldr	r1, [pc, #88]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d009      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	490e      	ldr	r1, [pc, #56]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041d6:	f000 f821 	bl	800421c <HAL_RCC_GetSysClockFreq>
 80041da:	4602      	mov	r2, r0
 80041dc:	4b0b      	ldr	r3, [pc, #44]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	490a      	ldr	r1, [pc, #40]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041e8:	5ccb      	ldrb	r3, [r1, r3]
 80041ea:	fa22 f303 	lsr.w	r3, r2, r3
 80041ee:	4a09      	ldr	r2, [pc, #36]	; (8004214 <HAL_RCC_ClockConfig+0x1cc>)
 80041f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041f2:	4b09      	ldr	r3, [pc, #36]	; (8004218 <HAL_RCC_ClockConfig+0x1d0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fd ff18 	bl	800202c <HAL_InitTick>

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	40022000 	.word	0x40022000
 800420c:	40021000 	.word	0x40021000
 8004210:	080067a8 	.word	0x080067a8
 8004214:	200000bc 	.word	0x200000bc
 8004218:	200000c0 	.word	0x200000c0

0800421c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	2300      	movs	r3, #0
 8004228:	60bb      	str	r3, [r7, #8]
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	2300      	movs	r3, #0
 8004230:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004236:	4b1e      	ldr	r3, [pc, #120]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 030c 	and.w	r3, r3, #12
 8004242:	2b04      	cmp	r3, #4
 8004244:	d002      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0x30>
 8004246:	2b08      	cmp	r3, #8
 8004248:	d003      	beq.n	8004252 <HAL_RCC_GetSysClockFreq+0x36>
 800424a:	e027      	b.n	800429c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800424c:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800424e:	613b      	str	r3, [r7, #16]
      break;
 8004250:	e027      	b.n	80042a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	0c9b      	lsrs	r3, r3, #18
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	4a17      	ldr	r2, [pc, #92]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800425c:	5cd3      	ldrb	r3, [r2, r3]
 800425e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d010      	beq.n	800428c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800426a:	4b11      	ldr	r3, [pc, #68]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	0c5b      	lsrs	r3, r3, #17
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	4a11      	ldr	r2, [pc, #68]	; (80042bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004276:	5cd3      	ldrb	r3, [r2, r3]
 8004278:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a0d      	ldr	r2, [pc, #52]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800427e:	fb03 f202 	mul.w	r2, r3, r2
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	e004      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a0c      	ldr	r2, [pc, #48]	; (80042c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004290:	fb02 f303 	mul.w	r3, r2, r3
 8004294:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	613b      	str	r3, [r7, #16]
      break;
 800429a:	e002      	b.n	80042a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800429c:	4b05      	ldr	r3, [pc, #20]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800429e:	613b      	str	r3, [r7, #16]
      break;
 80042a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a2:	693b      	ldr	r3, [r7, #16]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bc80      	pop	{r7}
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40021000 	.word	0x40021000
 80042b4:	007a1200 	.word	0x007a1200
 80042b8:	080067c0 	.word	0x080067c0
 80042bc:	080067d0 	.word	0x080067d0
 80042c0:	003d0900 	.word	0x003d0900

080042c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c8:	4b02      	ldr	r3, [pc, #8]	; (80042d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80042ca:	681b      	ldr	r3, [r3, #0]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bc80      	pop	{r7}
 80042d2:	4770      	bx	lr
 80042d4:	200000bc 	.word	0x200000bc

080042d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042dc:	f7ff fff2 	bl	80042c4 <HAL_RCC_GetHCLKFreq>
 80042e0:	4602      	mov	r2, r0
 80042e2:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	0a1b      	lsrs	r3, r3, #8
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	4903      	ldr	r1, [pc, #12]	; (80042fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ee:	5ccb      	ldrb	r3, [r1, r3]
 80042f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40021000 	.word	0x40021000
 80042fc:	080067b8 	.word	0x080067b8

08004300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004304:	f7ff ffde 	bl	80042c4 <HAL_RCC_GetHCLKFreq>
 8004308:	4602      	mov	r2, r0
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <HAL_RCC_GetPCLK2Freq+0x20>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	0adb      	lsrs	r3, r3, #11
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	4903      	ldr	r1, [pc, #12]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004316:	5ccb      	ldrb	r3, [r1, r3]
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40021000 	.word	0x40021000
 8004324:	080067b8 	.word	0x080067b8

08004328 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004330:	4b0a      	ldr	r3, [pc, #40]	; (800435c <RCC_Delay+0x34>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a0a      	ldr	r2, [pc, #40]	; (8004360 <RCC_Delay+0x38>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	0a5b      	lsrs	r3, r3, #9
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004344:	bf00      	nop
  }
  while (Delay --);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	1e5a      	subs	r2, r3, #1
 800434a:	60fa      	str	r2, [r7, #12]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f9      	bne.n	8004344 <RCC_Delay+0x1c>
}
 8004350:	bf00      	nop
 8004352:	bf00      	nop
 8004354:	3714      	adds	r7, #20
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	200000bc 	.word	0x200000bc
 8004360:	10624dd3 	.word	0x10624dd3

08004364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e042      	b.n	80043fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d106      	bne.n	8004390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fd fc9e 	bl	8001ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2224      	movs	r2, #36	; 0x24
 8004394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 fdc5 	bl	8004f38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	691a      	ldr	r2, [r3, #16]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68da      	ldr	r2, [r3, #12]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b08a      	sub	sp, #40	; 0x28
 8004408:	af02      	add	r7, sp, #8
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b20      	cmp	r3, #32
 8004422:	d16d      	bne.n	8004500 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_UART_Transmit+0x2c>
 800442a:	88fb      	ldrh	r3, [r7, #6]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e066      	b.n	8004502 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2221      	movs	r2, #33	; 0x21
 800443e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004442:	f7fd fe35 	bl	80020b0 <HAL_GetTick>
 8004446:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	88fa      	ldrh	r2, [r7, #6]
 800444c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	88fa      	ldrh	r2, [r7, #6]
 8004452:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800445c:	d108      	bne.n	8004470 <HAL_UART_Transmit+0x6c>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d104      	bne.n	8004470 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004466:	2300      	movs	r3, #0
 8004468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	e003      	b.n	8004478 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004474:	2300      	movs	r3, #0
 8004476:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004478:	e02a      	b.n	80044d0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2200      	movs	r2, #0
 8004482:	2180      	movs	r1, #128	; 0x80
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 fb14 	bl	8004ab2 <UART_WaitOnFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e036      	b.n	8004502 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10b      	bne.n	80044b2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	3302      	adds	r3, #2
 80044ae:	61bb      	str	r3, [r7, #24]
 80044b0:	e007      	b.n	80044c2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	781a      	ldrb	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	3301      	adds	r3, #1
 80044c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1cf      	bne.n	800447a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	2200      	movs	r2, #0
 80044e2:	2140      	movs	r1, #64	; 0x40
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 fae4 	bl	8004ab2 <UART_WaitOnFlagUntilTimeout>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e006      	b.n	8004502 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	e000      	b.n	8004502 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004500:	2302      	movs	r3, #2
  }
}
 8004502:	4618      	mov	r0, r3
 8004504:	3720      	adds	r7, #32
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b084      	sub	sp, #16
 800450e:	af00      	add	r7, sp, #0
 8004510:	60f8      	str	r0, [r7, #12]
 8004512:	60b9      	str	r1, [r7, #8]
 8004514:	4613      	mov	r3, r2
 8004516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b20      	cmp	r3, #32
 8004522:	d112      	bne.n	800454a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d002      	beq.n	8004530 <HAL_UART_Receive_IT+0x26>
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e00b      	b.n	800454c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800453a:	88fb      	ldrh	r3, [r7, #6]
 800453c:	461a      	mov	r2, r3
 800453e:	68b9      	ldr	r1, [r7, #8]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fb24 	bl	8004b8e <UART_Start_Receive_IT>
 8004546:	4603      	mov	r3, r0
 8004548:	e000      	b.n	800454c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800454a:	2302      	movs	r3, #2
  }
}
 800454c:	4618      	mov	r0, r3
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b0ba      	sub	sp, #232	; 0xe8
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800457a:	2300      	movs	r3, #0
 800457c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004580:	2300      	movs	r3, #0
 8004582:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10f      	bne.n	80045ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800459a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d009      	beq.n	80045ba <HAL_UART_IRQHandler+0x66>
 80045a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 fc01 	bl	8004dba <UART_Receive_IT>
      return;
 80045b8:	e25b      	b.n	8004a72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 80de 	beq.w	8004780 <HAL_UART_IRQHandler+0x22c>
 80045c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f000 80d1 	beq.w	8004780 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00b      	beq.n	8004602 <HAL_UART_IRQHandler+0xae>
 80045ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d005      	beq.n	8004602 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fa:	f043 0201 	orr.w	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00b      	beq.n	8004626 <HAL_UART_IRQHandler+0xd2>
 800460e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	f043 0202 	orr.w	r2, r3, #2
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_UART_IRQHandler+0xf6>
 8004632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d005      	beq.n	800464a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004642:	f043 0204 	orr.w	r2, r3, #4
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800464a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800464e:	f003 0308 	and.w	r3, r3, #8
 8004652:	2b00      	cmp	r3, #0
 8004654:	d011      	beq.n	800467a <HAL_UART_IRQHandler+0x126>
 8004656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d105      	bne.n	800466e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f043 0208 	orr.w	r2, r3, #8
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 81f2 	beq.w	8004a68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_UART_IRQHandler+0x14e>
 8004690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 fb8c 	bl	8004dba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	bf14      	ite	ne
 80046b0:	2301      	movne	r3, #1
 80046b2:	2300      	moveq	r3, #0
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d103      	bne.n	80046ce <HAL_UART_IRQHandler+0x17a>
 80046c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d04f      	beq.n	800476e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fa96 	bl	8004c00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d041      	beq.n	8004766 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3314      	adds	r3, #20
 80046e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004700:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	3314      	adds	r3, #20
 800470a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800470e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800471a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800471e:	e841 2300 	strex	r3, r2, [r1]
 8004722:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1d9      	bne.n	80046e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004732:	2b00      	cmp	r3, #0
 8004734:	d013      	beq.n	800475e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	4a7e      	ldr	r2, [pc, #504]	; (8004934 <HAL_UART_IRQHandler+0x3e0>)
 800473c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004742:	4618      	mov	r0, r3
 8004744:	f7fd fe2a 	bl	800239c <HAL_DMA_Abort_IT>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d016      	beq.n	800477c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004758:	4610      	mov	r0, r2
 800475a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800475c:	e00e      	b.n	800477c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f993 	bl	8004a8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004764:	e00a      	b.n	800477c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f98f 	bl	8004a8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800476c:	e006      	b.n	800477c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f98b 	bl	8004a8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800477a:	e175      	b.n	8004a68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800477c:	bf00      	nop
    return;
 800477e:	e173      	b.n	8004a68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004784:	2b01      	cmp	r3, #1
 8004786:	f040 814f 	bne.w	8004a28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800478a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8148 	beq.w	8004a28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 8141 	beq.w	8004a28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047a6:	2300      	movs	r3, #0
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f000 80b6 	beq.w	8004938 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 8145 	beq.w	8004a6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ea:	429a      	cmp	r2, r3
 80047ec:	f080 813e 	bcs.w	8004a6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	2b20      	cmp	r3, #32
 8004800:	f000 8088 	beq.w	8004914 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	330c      	adds	r3, #12
 800480a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004812:	e853 3f00 	ldrex	r3, [r3]
 8004816:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800481a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800481e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004822:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004830:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004834:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800483c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004840:	e841 2300 	strex	r3, r2, [r1]
 8004844:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004848:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1d9      	bne.n	8004804 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3314      	adds	r3, #20
 8004856:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004860:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004862:	f023 0301 	bic.w	r3, r3, #1
 8004866:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3314      	adds	r3, #20
 8004870:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004874:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004878:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800487c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004880:	e841 2300 	strex	r3, r2, [r1]
 8004884:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004886:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1e1      	bne.n	8004850 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3314      	adds	r3, #20
 8004892:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004894:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004896:	e853 3f00 	ldrex	r3, [r3]
 800489a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800489c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800489e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3314      	adds	r3, #20
 80048ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048b0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048b6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048b8:	e841 2300 	strex	r3, r2, [r1]
 80048bc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1e3      	bne.n	800488c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	330c      	adds	r3, #12
 80048d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e4:	f023 0310 	bic.w	r3, r3, #16
 80048e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80048f6:	65ba      	str	r2, [r7, #88]	; 0x58
 80048f8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004904:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1e3      	bne.n	80048d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800490e:	4618      	mov	r0, r3
 8004910:	f7fd fd09 	bl	8002326 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004922:	b29b      	uxth	r3, r3
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	b29b      	uxth	r3, r3
 8004928:	4619      	mov	r1, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 f8b6 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004930:	e09c      	b.n	8004a6c <HAL_UART_IRQHandler+0x518>
 8004932:	bf00      	nop
 8004934:	08004cc5 	.word	0x08004cc5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004940:	b29b      	uxth	r3, r3
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 808e 	beq.w	8004a70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 8089 	beq.w	8004a70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	330c      	adds	r3, #12
 8004964:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004968:	e853 3f00 	ldrex	r3, [r3]
 800496c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800496e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004970:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004974:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	330c      	adds	r3, #12
 800497e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004982:	647a      	str	r2, [r7, #68]	; 0x44
 8004984:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004986:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004988:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800498a:	e841 2300 	strex	r3, r2, [r1]
 800498e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1e3      	bne.n	800495e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	3314      	adds	r3, #20
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	623b      	str	r3, [r7, #32]
   return(result);
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	f023 0301 	bic.w	r3, r3, #1
 80049ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	3314      	adds	r3, #20
 80049b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049ba:	633a      	str	r2, [r7, #48]	; 0x30
 80049bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e3      	bne.n	8004996 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2220      	movs	r2, #32
 80049d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	330c      	adds	r3, #12
 80049e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	e853 3f00 	ldrex	r3, [r3]
 80049ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f023 0310 	bic.w	r3, r3, #16
 80049f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	330c      	adds	r3, #12
 80049fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a00:	61fa      	str	r2, [r7, #28]
 8004a02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a04:	69b9      	ldr	r1, [r7, #24]
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	e841 2300 	strex	r3, r2, [r1]
 8004a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1e3      	bne.n	80049dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f83b 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a26:	e023      	b.n	8004a70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d009      	beq.n	8004a48 <HAL_UART_IRQHandler+0x4f4>
 8004a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f953 	bl	8004cec <UART_Transmit_IT>
    return;
 8004a46:	e014      	b.n	8004a72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00e      	beq.n	8004a72 <HAL_UART_IRQHandler+0x51e>
 8004a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 f992 	bl	8004d8a <UART_EndTransmit_IT>
    return;
 8004a66:	e004      	b.n	8004a72 <HAL_UART_IRQHandler+0x51e>
    return;
 8004a68:	bf00      	nop
 8004a6a:	e002      	b.n	8004a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a6c:	bf00      	nop
 8004a6e:	e000      	b.n	8004a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a70:	bf00      	nop
  }
}
 8004a72:	37e8      	adds	r7, #232	; 0xe8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr

08004a8a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bc80      	pop	{r7}
 8004ab0:	4770      	bx	lr

08004ab2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b090      	sub	sp, #64	; 0x40
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	60f8      	str	r0, [r7, #12]
 8004aba:	60b9      	str	r1, [r7, #8]
 8004abc:	603b      	str	r3, [r7, #0]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac2:	e050      	b.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ac4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aca:	d04c      	beq.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004acc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d007      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ad2:	f7fd faed 	bl	80020b0 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d241      	bcs.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aec:	e853 3f00 	ldrex	r3, [r3]
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004af8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	330c      	adds	r3, #12
 8004b00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b02:	637a      	str	r2, [r7, #52]	; 0x34
 8004b04:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b0a:	e841 2300 	strex	r3, r2, [r1]
 8004b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1e5      	bne.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3314      	adds	r3, #20
 8004b1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	e853 3f00 	ldrex	r3, [r3]
 8004b24:	613b      	str	r3, [r7, #16]
   return(result);
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f023 0301 	bic.w	r3, r3, #1
 8004b2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3314      	adds	r3, #20
 8004b34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b36:	623a      	str	r2, [r7, #32]
 8004b38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3a:	69f9      	ldr	r1, [r7, #28]
 8004b3c:	6a3a      	ldr	r2, [r7, #32]
 8004b3e:	e841 2300 	strex	r3, r2, [r1]
 8004b42:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1e5      	bne.n	8004b16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e00f      	b.n	8004b86 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4013      	ands	r3, r2
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	bf0c      	ite	eq
 8004b76:	2301      	moveq	r3, #1
 8004b78:	2300      	movne	r3, #0
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	79fb      	ldrb	r3, [r7, #7]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d09f      	beq.n	8004ac4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3740      	adds	r7, #64	; 0x40
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	68ba      	ldr	r2, [r7, #8]
 8004ba0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	88fa      	ldrh	r2, [r7, #6]
 8004ba6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	88fa      	ldrh	r2, [r7, #6]
 8004bac:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2222      	movs	r2, #34	; 0x22
 8004bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bd2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0201 	orr.w	r2, r2, #1
 8004be2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0220 	orr.w	r2, r2, #32
 8004bf2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b095      	sub	sp, #84	; 0x54
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	330c      	adds	r3, #12
 8004c26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c28:	643a      	str	r2, [r7, #64]	; 0x40
 8004c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e5      	bne.n	8004c08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3314      	adds	r3, #20
 8004c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3314      	adds	r3, #20
 8004c5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e5      	bne.n	8004c3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d119      	bne.n	8004cac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	330c      	adds	r3, #12
 8004c7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f023 0310 	bic.w	r3, r3, #16
 8004c8e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	330c      	adds	r3, #12
 8004c96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c98:	61ba      	str	r2, [r7, #24]
 8004c9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9c:	6979      	ldr	r1, [r7, #20]
 8004c9e:	69ba      	ldr	r2, [r7, #24]
 8004ca0:	e841 2300 	strex	r3, r2, [r1]
 8004ca4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e5      	bne.n	8004c78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004cba:	bf00      	nop
 8004cbc:	3754      	adds	r7, #84	; 0x54
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7ff fed3 	bl	8004a8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b21      	cmp	r3, #33	; 0x21
 8004cfe:	d13e      	bne.n	8004d7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d08:	d114      	bne.n	8004d34 <UART_Transmit_IT+0x48>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d110      	bne.n	8004d34 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	1c9a      	adds	r2, r3, #2
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	621a      	str	r2, [r3, #32]
 8004d32:	e008      	b.n	8004d46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	1c59      	adds	r1, r3, #1
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6211      	str	r1, [r2, #32]
 8004d3e:	781a      	ldrb	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	4619      	mov	r1, r3
 8004d54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10f      	bne.n	8004d7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	e000      	b.n	8004d80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d7e:	2302      	movs	r3, #2
  }
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr

08004d8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b082      	sub	sp, #8
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004da0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2220      	movs	r2, #32
 8004da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff fe64 	bl	8004a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b08c      	sub	sp, #48	; 0x30
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b22      	cmp	r3, #34	; 0x22
 8004dcc:	f040 80ae 	bne.w	8004f2c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd8:	d117      	bne.n	8004e0a <UART_Receive_IT+0x50>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d113      	bne.n	8004e0a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004de2:	2300      	movs	r3, #0
 8004de4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e02:	1c9a      	adds	r2, r3, #2
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	629a      	str	r2, [r3, #40]	; 0x28
 8004e08:	e026      	b.n	8004e58 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e1c:	d007      	beq.n	8004e2e <UART_Receive_IT+0x74>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10a      	bne.n	8004e3c <UART_Receive_IT+0x82>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e38:	701a      	strb	r2, [r3, #0]
 8004e3a:	e008      	b.n	8004e4e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e52:	1c5a      	adds	r2, r3, #1
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	4619      	mov	r1, r3
 8004e66:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d15d      	bne.n	8004f28 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0220 	bic.w	r2, r2, #32
 8004e7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68da      	ldr	r2, [r3, #12]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0201 	bic.w	r2, r2, #1
 8004e9a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d135      	bne.n	8004f1e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	330c      	adds	r3, #12
 8004ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	e853 3f00 	ldrex	r3, [r3]
 8004ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f023 0310 	bic.w	r3, r3, #16
 8004ece:	627b      	str	r3, [r7, #36]	; 0x24
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	330c      	adds	r3, #12
 8004ed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ed8:	623a      	str	r2, [r7, #32]
 8004eda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004edc:	69f9      	ldr	r1, [r7, #28]
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	e841 2300 	strex	r3, r2, [r1]
 8004ee4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1e5      	bne.n	8004eb8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0310 	and.w	r3, r3, #16
 8004ef6:	2b10      	cmp	r3, #16
 8004ef8:	d10a      	bne.n	8004f10 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f14:	4619      	mov	r1, r3
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7ff fdc0 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
 8004f1c:	e002      	b.n	8004f24 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fc fc20 	bl	8001764 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	e002      	b.n	8004f2e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e000      	b.n	8004f2e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f2c:	2302      	movs	r3, #2
  }
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3730      	adds	r7, #48	; 0x30
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
	...

08004f38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689a      	ldr	r2, [r3, #8]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f72:	f023 030c 	bic.w	r3, r3, #12
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	68b9      	ldr	r1, [r7, #8]
 8004f7c:	430b      	orrs	r3, r1
 8004f7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699a      	ldr	r2, [r3, #24]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a2c      	ldr	r2, [pc, #176]	; (800504c <UART_SetConfig+0x114>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d103      	bne.n	8004fa8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fa0:	f7ff f9ae 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	e002      	b.n	8004fae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fa8:	f7ff f996 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 8004fac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009a      	lsls	r2, r3, #2
 8004fb8:	441a      	add	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	4a22      	ldr	r2, [pc, #136]	; (8005050 <UART_SetConfig+0x118>)
 8004fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fca:	095b      	lsrs	r3, r3, #5
 8004fcc:	0119      	lsls	r1, r3, #4
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009a      	lsls	r2, r3, #2
 8004fd8:	441a      	add	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fe4:	4b1a      	ldr	r3, [pc, #104]	; (8005050 <UART_SetConfig+0x118>)
 8004fe6:	fba3 0302 	umull	r0, r3, r3, r2
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	2064      	movs	r0, #100	; 0x64
 8004fee:	fb00 f303 	mul.w	r3, r0, r3
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	3332      	adds	r3, #50	; 0x32
 8004ff8:	4a15      	ldr	r2, [pc, #84]	; (8005050 <UART_SetConfig+0x118>)
 8004ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005004:	4419      	add	r1, r3
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4613      	mov	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	009a      	lsls	r2, r3, #2
 8005010:	441a      	add	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	fbb2 f2f3 	udiv	r2, r2, r3
 800501c:	4b0c      	ldr	r3, [pc, #48]	; (8005050 <UART_SetConfig+0x118>)
 800501e:	fba3 0302 	umull	r0, r3, r3, r2
 8005022:	095b      	lsrs	r3, r3, #5
 8005024:	2064      	movs	r0, #100	; 0x64
 8005026:	fb00 f303 	mul.w	r3, r0, r3
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	3332      	adds	r3, #50	; 0x32
 8005030:	4a07      	ldr	r2, [pc, #28]	; (8005050 <UART_SetConfig+0x118>)
 8005032:	fba2 2303 	umull	r2, r3, r2, r3
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	f003 020f 	and.w	r2, r3, #15
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	440a      	add	r2, r1
 8005042:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	40013800 	.word	0x40013800
 8005050:	51eb851f 	.word	0x51eb851f

08005054 <__errno>:
 8005054:	4b01      	ldr	r3, [pc, #4]	; (800505c <__errno+0x8>)
 8005056:	6818      	ldr	r0, [r3, #0]
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	200000c8 	.word	0x200000c8

08005060 <__libc_init_array>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	2600      	movs	r6, #0
 8005064:	4d0c      	ldr	r5, [pc, #48]	; (8005098 <__libc_init_array+0x38>)
 8005066:	4c0d      	ldr	r4, [pc, #52]	; (800509c <__libc_init_array+0x3c>)
 8005068:	1b64      	subs	r4, r4, r5
 800506a:	10a4      	asrs	r4, r4, #2
 800506c:	42a6      	cmp	r6, r4
 800506e:	d109      	bne.n	8005084 <__libc_init_array+0x24>
 8005070:	f001 fa70 	bl	8006554 <_init>
 8005074:	2600      	movs	r6, #0
 8005076:	4d0a      	ldr	r5, [pc, #40]	; (80050a0 <__libc_init_array+0x40>)
 8005078:	4c0a      	ldr	r4, [pc, #40]	; (80050a4 <__libc_init_array+0x44>)
 800507a:	1b64      	subs	r4, r4, r5
 800507c:	10a4      	asrs	r4, r4, #2
 800507e:	42a6      	cmp	r6, r4
 8005080:	d105      	bne.n	800508e <__libc_init_array+0x2e>
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	f855 3b04 	ldr.w	r3, [r5], #4
 8005088:	4798      	blx	r3
 800508a:	3601      	adds	r6, #1
 800508c:	e7ee      	b.n	800506c <__libc_init_array+0xc>
 800508e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005092:	4798      	blx	r3
 8005094:	3601      	adds	r6, #1
 8005096:	e7f2      	b.n	800507e <__libc_init_array+0x1e>
 8005098:	0800691c 	.word	0x0800691c
 800509c:	0800691c 	.word	0x0800691c
 80050a0:	0800691c 	.word	0x0800691c
 80050a4:	08006920 	.word	0x08006920

080050a8 <memcpy>:
 80050a8:	440a      	add	r2, r1
 80050aa:	4291      	cmp	r1, r2
 80050ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80050b0:	d100      	bne.n	80050b4 <memcpy+0xc>
 80050b2:	4770      	bx	lr
 80050b4:	b510      	push	{r4, lr}
 80050b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050ba:	4291      	cmp	r1, r2
 80050bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050c0:	d1f9      	bne.n	80050b6 <memcpy+0xe>
 80050c2:	bd10      	pop	{r4, pc}

080050c4 <memset>:
 80050c4:	4603      	mov	r3, r0
 80050c6:	4402      	add	r2, r0
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d100      	bne.n	80050ce <memset+0xa>
 80050cc:	4770      	bx	lr
 80050ce:	f803 1b01 	strb.w	r1, [r3], #1
 80050d2:	e7f9      	b.n	80050c8 <memset+0x4>

080050d4 <siprintf>:
 80050d4:	b40e      	push	{r1, r2, r3}
 80050d6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80050da:	b500      	push	{lr}
 80050dc:	b09c      	sub	sp, #112	; 0x70
 80050de:	ab1d      	add	r3, sp, #116	; 0x74
 80050e0:	9002      	str	r0, [sp, #8]
 80050e2:	9006      	str	r0, [sp, #24]
 80050e4:	9107      	str	r1, [sp, #28]
 80050e6:	9104      	str	r1, [sp, #16]
 80050e8:	4808      	ldr	r0, [pc, #32]	; (800510c <siprintf+0x38>)
 80050ea:	4909      	ldr	r1, [pc, #36]	; (8005110 <siprintf+0x3c>)
 80050ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80050f0:	9105      	str	r1, [sp, #20]
 80050f2:	6800      	ldr	r0, [r0, #0]
 80050f4:	a902      	add	r1, sp, #8
 80050f6:	9301      	str	r3, [sp, #4]
 80050f8:	f000 f9ee 	bl	80054d8 <_svfiprintf_r>
 80050fc:	2200      	movs	r2, #0
 80050fe:	9b02      	ldr	r3, [sp, #8]
 8005100:	701a      	strb	r2, [r3, #0]
 8005102:	b01c      	add	sp, #112	; 0x70
 8005104:	f85d eb04 	ldr.w	lr, [sp], #4
 8005108:	b003      	add	sp, #12
 800510a:	4770      	bx	lr
 800510c:	200000c8 	.word	0x200000c8
 8005110:	ffff0208 	.word	0xffff0208

08005114 <strstr>:
 8005114:	780a      	ldrb	r2, [r1, #0]
 8005116:	b570      	push	{r4, r5, r6, lr}
 8005118:	b96a      	cbnz	r2, 8005136 <strstr+0x22>
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	429a      	cmp	r2, r3
 800511e:	d109      	bne.n	8005134 <strstr+0x20>
 8005120:	460c      	mov	r4, r1
 8005122:	4605      	mov	r5, r0
 8005124:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0f6      	beq.n	800511a <strstr+0x6>
 800512c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005130:	429e      	cmp	r6, r3
 8005132:	d0f7      	beq.n	8005124 <strstr+0x10>
 8005134:	3001      	adds	r0, #1
 8005136:	7803      	ldrb	r3, [r0, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1ef      	bne.n	800511c <strstr+0x8>
 800513c:	4618      	mov	r0, r3
 800513e:	e7ec      	b.n	800511a <strstr+0x6>

08005140 <strtok>:
 8005140:	4b16      	ldr	r3, [pc, #88]	; (800519c <strtok+0x5c>)
 8005142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005146:	681f      	ldr	r7, [r3, #0]
 8005148:	4605      	mov	r5, r0
 800514a:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800514c:	460e      	mov	r6, r1
 800514e:	b9ec      	cbnz	r4, 800518c <strtok+0x4c>
 8005150:	2050      	movs	r0, #80	; 0x50
 8005152:	f000 f881 	bl	8005258 <malloc>
 8005156:	4602      	mov	r2, r0
 8005158:	65b8      	str	r0, [r7, #88]	; 0x58
 800515a:	b920      	cbnz	r0, 8005166 <strtok+0x26>
 800515c:	2157      	movs	r1, #87	; 0x57
 800515e:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <strtok+0x60>)
 8005160:	4810      	ldr	r0, [pc, #64]	; (80051a4 <strtok+0x64>)
 8005162:	f000 f849 	bl	80051f8 <__assert_func>
 8005166:	e9c0 4400 	strd	r4, r4, [r0]
 800516a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800516e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005172:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005176:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800517a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800517e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005182:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005186:	6184      	str	r4, [r0, #24]
 8005188:	7704      	strb	r4, [r0, #28]
 800518a:	6244      	str	r4, [r0, #36]	; 0x24
 800518c:	4631      	mov	r1, r6
 800518e:	4628      	mov	r0, r5
 8005190:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005192:	2301      	movs	r3, #1
 8005194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005198:	f000 b806 	b.w	80051a8 <__strtok_r>
 800519c:	200000c8 	.word	0x200000c8
 80051a0:	080067d8 	.word	0x080067d8
 80051a4:	080067ef 	.word	0x080067ef

080051a8 <__strtok_r>:
 80051a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051aa:	b908      	cbnz	r0, 80051b0 <__strtok_r+0x8>
 80051ac:	6810      	ldr	r0, [r2, #0]
 80051ae:	b188      	cbz	r0, 80051d4 <__strtok_r+0x2c>
 80051b0:	4604      	mov	r4, r0
 80051b2:	460f      	mov	r7, r1
 80051b4:	4620      	mov	r0, r4
 80051b6:	f814 5b01 	ldrb.w	r5, [r4], #1
 80051ba:	f817 6b01 	ldrb.w	r6, [r7], #1
 80051be:	b91e      	cbnz	r6, 80051c8 <__strtok_r+0x20>
 80051c0:	b965      	cbnz	r5, 80051dc <__strtok_r+0x34>
 80051c2:	4628      	mov	r0, r5
 80051c4:	6015      	str	r5, [r2, #0]
 80051c6:	e005      	b.n	80051d4 <__strtok_r+0x2c>
 80051c8:	42b5      	cmp	r5, r6
 80051ca:	d1f6      	bne.n	80051ba <__strtok_r+0x12>
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1f0      	bne.n	80051b2 <__strtok_r+0xa>
 80051d0:	6014      	str	r4, [r2, #0]
 80051d2:	7003      	strb	r3, [r0, #0]
 80051d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051d6:	461c      	mov	r4, r3
 80051d8:	e00c      	b.n	80051f4 <__strtok_r+0x4c>
 80051da:	b915      	cbnz	r5, 80051e2 <__strtok_r+0x3a>
 80051dc:	460e      	mov	r6, r1
 80051de:	f814 3b01 	ldrb.w	r3, [r4], #1
 80051e2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80051e6:	42ab      	cmp	r3, r5
 80051e8:	d1f7      	bne.n	80051da <__strtok_r+0x32>
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0f3      	beq.n	80051d6 <__strtok_r+0x2e>
 80051ee:	2300      	movs	r3, #0
 80051f0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80051f4:	6014      	str	r4, [r2, #0]
 80051f6:	e7ed      	b.n	80051d4 <__strtok_r+0x2c>

080051f8 <__assert_func>:
 80051f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051fa:	4614      	mov	r4, r2
 80051fc:	461a      	mov	r2, r3
 80051fe:	4b09      	ldr	r3, [pc, #36]	; (8005224 <__assert_func+0x2c>)
 8005200:	4605      	mov	r5, r0
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68d8      	ldr	r0, [r3, #12]
 8005206:	b14c      	cbz	r4, 800521c <__assert_func+0x24>
 8005208:	4b07      	ldr	r3, [pc, #28]	; (8005228 <__assert_func+0x30>)
 800520a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800520e:	9100      	str	r1, [sp, #0]
 8005210:	462b      	mov	r3, r5
 8005212:	4906      	ldr	r1, [pc, #24]	; (800522c <__assert_func+0x34>)
 8005214:	f000 f80e 	bl	8005234 <fiprintf>
 8005218:	f000 fe1c 	bl	8005e54 <abort>
 800521c:	4b04      	ldr	r3, [pc, #16]	; (8005230 <__assert_func+0x38>)
 800521e:	461c      	mov	r4, r3
 8005220:	e7f3      	b.n	800520a <__assert_func+0x12>
 8005222:	bf00      	nop
 8005224:	200000c8 	.word	0x200000c8
 8005228:	0800684c 	.word	0x0800684c
 800522c:	08006859 	.word	0x08006859
 8005230:	08006887 	.word	0x08006887

08005234 <fiprintf>:
 8005234:	b40e      	push	{r1, r2, r3}
 8005236:	b503      	push	{r0, r1, lr}
 8005238:	4601      	mov	r1, r0
 800523a:	ab03      	add	r3, sp, #12
 800523c:	4805      	ldr	r0, [pc, #20]	; (8005254 <fiprintf+0x20>)
 800523e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005242:	6800      	ldr	r0, [r0, #0]
 8005244:	9301      	str	r3, [sp, #4]
 8005246:	f000 fa6f 	bl	8005728 <_vfiprintf_r>
 800524a:	b002      	add	sp, #8
 800524c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005250:	b003      	add	sp, #12
 8005252:	4770      	bx	lr
 8005254:	200000c8 	.word	0x200000c8

08005258 <malloc>:
 8005258:	4b02      	ldr	r3, [pc, #8]	; (8005264 <malloc+0xc>)
 800525a:	4601      	mov	r1, r0
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	f000 b86b 	b.w	8005338 <_malloc_r>
 8005262:	bf00      	nop
 8005264:	200000c8 	.word	0x200000c8

08005268 <_free_r>:
 8005268:	b538      	push	{r3, r4, r5, lr}
 800526a:	4605      	mov	r5, r0
 800526c:	2900      	cmp	r1, #0
 800526e:	d040      	beq.n	80052f2 <_free_r+0x8a>
 8005270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005274:	1f0c      	subs	r4, r1, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	bfb8      	it	lt
 800527a:	18e4      	addlt	r4, r4, r3
 800527c:	f001 f836 	bl	80062ec <__malloc_lock>
 8005280:	4a1c      	ldr	r2, [pc, #112]	; (80052f4 <_free_r+0x8c>)
 8005282:	6813      	ldr	r3, [r2, #0]
 8005284:	b933      	cbnz	r3, 8005294 <_free_r+0x2c>
 8005286:	6063      	str	r3, [r4, #4]
 8005288:	6014      	str	r4, [r2, #0]
 800528a:	4628      	mov	r0, r5
 800528c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005290:	f001 b832 	b.w	80062f8 <__malloc_unlock>
 8005294:	42a3      	cmp	r3, r4
 8005296:	d908      	bls.n	80052aa <_free_r+0x42>
 8005298:	6820      	ldr	r0, [r4, #0]
 800529a:	1821      	adds	r1, r4, r0
 800529c:	428b      	cmp	r3, r1
 800529e:	bf01      	itttt	eq
 80052a0:	6819      	ldreq	r1, [r3, #0]
 80052a2:	685b      	ldreq	r3, [r3, #4]
 80052a4:	1809      	addeq	r1, r1, r0
 80052a6:	6021      	streq	r1, [r4, #0]
 80052a8:	e7ed      	b.n	8005286 <_free_r+0x1e>
 80052aa:	461a      	mov	r2, r3
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	b10b      	cbz	r3, 80052b4 <_free_r+0x4c>
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	d9fa      	bls.n	80052aa <_free_r+0x42>
 80052b4:	6811      	ldr	r1, [r2, #0]
 80052b6:	1850      	adds	r0, r2, r1
 80052b8:	42a0      	cmp	r0, r4
 80052ba:	d10b      	bne.n	80052d4 <_free_r+0x6c>
 80052bc:	6820      	ldr	r0, [r4, #0]
 80052be:	4401      	add	r1, r0
 80052c0:	1850      	adds	r0, r2, r1
 80052c2:	4283      	cmp	r3, r0
 80052c4:	6011      	str	r1, [r2, #0]
 80052c6:	d1e0      	bne.n	800528a <_free_r+0x22>
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	4401      	add	r1, r0
 80052ce:	6011      	str	r1, [r2, #0]
 80052d0:	6053      	str	r3, [r2, #4]
 80052d2:	e7da      	b.n	800528a <_free_r+0x22>
 80052d4:	d902      	bls.n	80052dc <_free_r+0x74>
 80052d6:	230c      	movs	r3, #12
 80052d8:	602b      	str	r3, [r5, #0]
 80052da:	e7d6      	b.n	800528a <_free_r+0x22>
 80052dc:	6820      	ldr	r0, [r4, #0]
 80052de:	1821      	adds	r1, r4, r0
 80052e0:	428b      	cmp	r3, r1
 80052e2:	bf01      	itttt	eq
 80052e4:	6819      	ldreq	r1, [r3, #0]
 80052e6:	685b      	ldreq	r3, [r3, #4]
 80052e8:	1809      	addeq	r1, r1, r0
 80052ea:	6021      	streq	r1, [r4, #0]
 80052ec:	6063      	str	r3, [r4, #4]
 80052ee:	6054      	str	r4, [r2, #4]
 80052f0:	e7cb      	b.n	800528a <_free_r+0x22>
 80052f2:	bd38      	pop	{r3, r4, r5, pc}
 80052f4:	20000338 	.word	0x20000338

080052f8 <sbrk_aligned>:
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	4e0e      	ldr	r6, [pc, #56]	; (8005334 <sbrk_aligned+0x3c>)
 80052fc:	460c      	mov	r4, r1
 80052fe:	6831      	ldr	r1, [r6, #0]
 8005300:	4605      	mov	r5, r0
 8005302:	b911      	cbnz	r1, 800530a <sbrk_aligned+0x12>
 8005304:	f000 fcd6 	bl	8005cb4 <_sbrk_r>
 8005308:	6030      	str	r0, [r6, #0]
 800530a:	4621      	mov	r1, r4
 800530c:	4628      	mov	r0, r5
 800530e:	f000 fcd1 	bl	8005cb4 <_sbrk_r>
 8005312:	1c43      	adds	r3, r0, #1
 8005314:	d00a      	beq.n	800532c <sbrk_aligned+0x34>
 8005316:	1cc4      	adds	r4, r0, #3
 8005318:	f024 0403 	bic.w	r4, r4, #3
 800531c:	42a0      	cmp	r0, r4
 800531e:	d007      	beq.n	8005330 <sbrk_aligned+0x38>
 8005320:	1a21      	subs	r1, r4, r0
 8005322:	4628      	mov	r0, r5
 8005324:	f000 fcc6 	bl	8005cb4 <_sbrk_r>
 8005328:	3001      	adds	r0, #1
 800532a:	d101      	bne.n	8005330 <sbrk_aligned+0x38>
 800532c:	f04f 34ff 	mov.w	r4, #4294967295
 8005330:	4620      	mov	r0, r4
 8005332:	bd70      	pop	{r4, r5, r6, pc}
 8005334:	2000033c 	.word	0x2000033c

08005338 <_malloc_r>:
 8005338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800533c:	1ccd      	adds	r5, r1, #3
 800533e:	f025 0503 	bic.w	r5, r5, #3
 8005342:	3508      	adds	r5, #8
 8005344:	2d0c      	cmp	r5, #12
 8005346:	bf38      	it	cc
 8005348:	250c      	movcc	r5, #12
 800534a:	2d00      	cmp	r5, #0
 800534c:	4607      	mov	r7, r0
 800534e:	db01      	blt.n	8005354 <_malloc_r+0x1c>
 8005350:	42a9      	cmp	r1, r5
 8005352:	d905      	bls.n	8005360 <_malloc_r+0x28>
 8005354:	230c      	movs	r3, #12
 8005356:	2600      	movs	r6, #0
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	4630      	mov	r0, r6
 800535c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005360:	4e2e      	ldr	r6, [pc, #184]	; (800541c <_malloc_r+0xe4>)
 8005362:	f000 ffc3 	bl	80062ec <__malloc_lock>
 8005366:	6833      	ldr	r3, [r6, #0]
 8005368:	461c      	mov	r4, r3
 800536a:	bb34      	cbnz	r4, 80053ba <_malloc_r+0x82>
 800536c:	4629      	mov	r1, r5
 800536e:	4638      	mov	r0, r7
 8005370:	f7ff ffc2 	bl	80052f8 <sbrk_aligned>
 8005374:	1c43      	adds	r3, r0, #1
 8005376:	4604      	mov	r4, r0
 8005378:	d14d      	bne.n	8005416 <_malloc_r+0xde>
 800537a:	6834      	ldr	r4, [r6, #0]
 800537c:	4626      	mov	r6, r4
 800537e:	2e00      	cmp	r6, #0
 8005380:	d140      	bne.n	8005404 <_malloc_r+0xcc>
 8005382:	6823      	ldr	r3, [r4, #0]
 8005384:	4631      	mov	r1, r6
 8005386:	4638      	mov	r0, r7
 8005388:	eb04 0803 	add.w	r8, r4, r3
 800538c:	f000 fc92 	bl	8005cb4 <_sbrk_r>
 8005390:	4580      	cmp	r8, r0
 8005392:	d13a      	bne.n	800540a <_malloc_r+0xd2>
 8005394:	6821      	ldr	r1, [r4, #0]
 8005396:	3503      	adds	r5, #3
 8005398:	1a6d      	subs	r5, r5, r1
 800539a:	f025 0503 	bic.w	r5, r5, #3
 800539e:	3508      	adds	r5, #8
 80053a0:	2d0c      	cmp	r5, #12
 80053a2:	bf38      	it	cc
 80053a4:	250c      	movcc	r5, #12
 80053a6:	4638      	mov	r0, r7
 80053a8:	4629      	mov	r1, r5
 80053aa:	f7ff ffa5 	bl	80052f8 <sbrk_aligned>
 80053ae:	3001      	adds	r0, #1
 80053b0:	d02b      	beq.n	800540a <_malloc_r+0xd2>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	442b      	add	r3, r5
 80053b6:	6023      	str	r3, [r4, #0]
 80053b8:	e00e      	b.n	80053d8 <_malloc_r+0xa0>
 80053ba:	6822      	ldr	r2, [r4, #0]
 80053bc:	1b52      	subs	r2, r2, r5
 80053be:	d41e      	bmi.n	80053fe <_malloc_r+0xc6>
 80053c0:	2a0b      	cmp	r2, #11
 80053c2:	d916      	bls.n	80053f2 <_malloc_r+0xba>
 80053c4:	1961      	adds	r1, r4, r5
 80053c6:	42a3      	cmp	r3, r4
 80053c8:	6025      	str	r5, [r4, #0]
 80053ca:	bf18      	it	ne
 80053cc:	6059      	strne	r1, [r3, #4]
 80053ce:	6863      	ldr	r3, [r4, #4]
 80053d0:	bf08      	it	eq
 80053d2:	6031      	streq	r1, [r6, #0]
 80053d4:	5162      	str	r2, [r4, r5]
 80053d6:	604b      	str	r3, [r1, #4]
 80053d8:	4638      	mov	r0, r7
 80053da:	f104 060b 	add.w	r6, r4, #11
 80053de:	f000 ff8b 	bl	80062f8 <__malloc_unlock>
 80053e2:	f026 0607 	bic.w	r6, r6, #7
 80053e6:	1d23      	adds	r3, r4, #4
 80053e8:	1af2      	subs	r2, r6, r3
 80053ea:	d0b6      	beq.n	800535a <_malloc_r+0x22>
 80053ec:	1b9b      	subs	r3, r3, r6
 80053ee:	50a3      	str	r3, [r4, r2]
 80053f0:	e7b3      	b.n	800535a <_malloc_r+0x22>
 80053f2:	6862      	ldr	r2, [r4, #4]
 80053f4:	42a3      	cmp	r3, r4
 80053f6:	bf0c      	ite	eq
 80053f8:	6032      	streq	r2, [r6, #0]
 80053fa:	605a      	strne	r2, [r3, #4]
 80053fc:	e7ec      	b.n	80053d8 <_malloc_r+0xa0>
 80053fe:	4623      	mov	r3, r4
 8005400:	6864      	ldr	r4, [r4, #4]
 8005402:	e7b2      	b.n	800536a <_malloc_r+0x32>
 8005404:	4634      	mov	r4, r6
 8005406:	6876      	ldr	r6, [r6, #4]
 8005408:	e7b9      	b.n	800537e <_malloc_r+0x46>
 800540a:	230c      	movs	r3, #12
 800540c:	4638      	mov	r0, r7
 800540e:	603b      	str	r3, [r7, #0]
 8005410:	f000 ff72 	bl	80062f8 <__malloc_unlock>
 8005414:	e7a1      	b.n	800535a <_malloc_r+0x22>
 8005416:	6025      	str	r5, [r4, #0]
 8005418:	e7de      	b.n	80053d8 <_malloc_r+0xa0>
 800541a:	bf00      	nop
 800541c:	20000338 	.word	0x20000338

08005420 <__ssputs_r>:
 8005420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005424:	688e      	ldr	r6, [r1, #8]
 8005426:	4682      	mov	sl, r0
 8005428:	429e      	cmp	r6, r3
 800542a:	460c      	mov	r4, r1
 800542c:	4690      	mov	r8, r2
 800542e:	461f      	mov	r7, r3
 8005430:	d838      	bhi.n	80054a4 <__ssputs_r+0x84>
 8005432:	898a      	ldrh	r2, [r1, #12]
 8005434:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005438:	d032      	beq.n	80054a0 <__ssputs_r+0x80>
 800543a:	6825      	ldr	r5, [r4, #0]
 800543c:	6909      	ldr	r1, [r1, #16]
 800543e:	3301      	adds	r3, #1
 8005440:	eba5 0901 	sub.w	r9, r5, r1
 8005444:	6965      	ldr	r5, [r4, #20]
 8005446:	444b      	add	r3, r9
 8005448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800544c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005450:	106d      	asrs	r5, r5, #1
 8005452:	429d      	cmp	r5, r3
 8005454:	bf38      	it	cc
 8005456:	461d      	movcc	r5, r3
 8005458:	0553      	lsls	r3, r2, #21
 800545a:	d531      	bpl.n	80054c0 <__ssputs_r+0xa0>
 800545c:	4629      	mov	r1, r5
 800545e:	f7ff ff6b 	bl	8005338 <_malloc_r>
 8005462:	4606      	mov	r6, r0
 8005464:	b950      	cbnz	r0, 800547c <__ssputs_r+0x5c>
 8005466:	230c      	movs	r3, #12
 8005468:	f04f 30ff 	mov.w	r0, #4294967295
 800546c:	f8ca 3000 	str.w	r3, [sl]
 8005470:	89a3      	ldrh	r3, [r4, #12]
 8005472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005476:	81a3      	strh	r3, [r4, #12]
 8005478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547c:	464a      	mov	r2, r9
 800547e:	6921      	ldr	r1, [r4, #16]
 8005480:	f7ff fe12 	bl	80050a8 <memcpy>
 8005484:	89a3      	ldrh	r3, [r4, #12]
 8005486:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800548a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800548e:	81a3      	strh	r3, [r4, #12]
 8005490:	6126      	str	r6, [r4, #16]
 8005492:	444e      	add	r6, r9
 8005494:	6026      	str	r6, [r4, #0]
 8005496:	463e      	mov	r6, r7
 8005498:	6165      	str	r5, [r4, #20]
 800549a:	eba5 0509 	sub.w	r5, r5, r9
 800549e:	60a5      	str	r5, [r4, #8]
 80054a0:	42be      	cmp	r6, r7
 80054a2:	d900      	bls.n	80054a6 <__ssputs_r+0x86>
 80054a4:	463e      	mov	r6, r7
 80054a6:	4632      	mov	r2, r6
 80054a8:	4641      	mov	r1, r8
 80054aa:	6820      	ldr	r0, [r4, #0]
 80054ac:	f000 ff04 	bl	80062b8 <memmove>
 80054b0:	68a3      	ldr	r3, [r4, #8]
 80054b2:	2000      	movs	r0, #0
 80054b4:	1b9b      	subs	r3, r3, r6
 80054b6:	60a3      	str	r3, [r4, #8]
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	4433      	add	r3, r6
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	e7db      	b.n	8005478 <__ssputs_r+0x58>
 80054c0:	462a      	mov	r2, r5
 80054c2:	f000 ff1f 	bl	8006304 <_realloc_r>
 80054c6:	4606      	mov	r6, r0
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d1e1      	bne.n	8005490 <__ssputs_r+0x70>
 80054cc:	4650      	mov	r0, sl
 80054ce:	6921      	ldr	r1, [r4, #16]
 80054d0:	f7ff feca 	bl	8005268 <_free_r>
 80054d4:	e7c7      	b.n	8005466 <__ssputs_r+0x46>
	...

080054d8 <_svfiprintf_r>:
 80054d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054dc:	4698      	mov	r8, r3
 80054de:	898b      	ldrh	r3, [r1, #12]
 80054e0:	4607      	mov	r7, r0
 80054e2:	061b      	lsls	r3, r3, #24
 80054e4:	460d      	mov	r5, r1
 80054e6:	4614      	mov	r4, r2
 80054e8:	b09d      	sub	sp, #116	; 0x74
 80054ea:	d50e      	bpl.n	800550a <_svfiprintf_r+0x32>
 80054ec:	690b      	ldr	r3, [r1, #16]
 80054ee:	b963      	cbnz	r3, 800550a <_svfiprintf_r+0x32>
 80054f0:	2140      	movs	r1, #64	; 0x40
 80054f2:	f7ff ff21 	bl	8005338 <_malloc_r>
 80054f6:	6028      	str	r0, [r5, #0]
 80054f8:	6128      	str	r0, [r5, #16]
 80054fa:	b920      	cbnz	r0, 8005506 <_svfiprintf_r+0x2e>
 80054fc:	230c      	movs	r3, #12
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	f04f 30ff 	mov.w	r0, #4294967295
 8005504:	e0d1      	b.n	80056aa <_svfiprintf_r+0x1d2>
 8005506:	2340      	movs	r3, #64	; 0x40
 8005508:	616b      	str	r3, [r5, #20]
 800550a:	2300      	movs	r3, #0
 800550c:	9309      	str	r3, [sp, #36]	; 0x24
 800550e:	2320      	movs	r3, #32
 8005510:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005514:	2330      	movs	r3, #48	; 0x30
 8005516:	f04f 0901 	mov.w	r9, #1
 800551a:	f8cd 800c 	str.w	r8, [sp, #12]
 800551e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80056c4 <_svfiprintf_r+0x1ec>
 8005522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005526:	4623      	mov	r3, r4
 8005528:	469a      	mov	sl, r3
 800552a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800552e:	b10a      	cbz	r2, 8005534 <_svfiprintf_r+0x5c>
 8005530:	2a25      	cmp	r2, #37	; 0x25
 8005532:	d1f9      	bne.n	8005528 <_svfiprintf_r+0x50>
 8005534:	ebba 0b04 	subs.w	fp, sl, r4
 8005538:	d00b      	beq.n	8005552 <_svfiprintf_r+0x7a>
 800553a:	465b      	mov	r3, fp
 800553c:	4622      	mov	r2, r4
 800553e:	4629      	mov	r1, r5
 8005540:	4638      	mov	r0, r7
 8005542:	f7ff ff6d 	bl	8005420 <__ssputs_r>
 8005546:	3001      	adds	r0, #1
 8005548:	f000 80aa 	beq.w	80056a0 <_svfiprintf_r+0x1c8>
 800554c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800554e:	445a      	add	r2, fp
 8005550:	9209      	str	r2, [sp, #36]	; 0x24
 8005552:	f89a 3000 	ldrb.w	r3, [sl]
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 80a2 	beq.w	80056a0 <_svfiprintf_r+0x1c8>
 800555c:	2300      	movs	r3, #0
 800555e:	f04f 32ff 	mov.w	r2, #4294967295
 8005562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005566:	f10a 0a01 	add.w	sl, sl, #1
 800556a:	9304      	str	r3, [sp, #16]
 800556c:	9307      	str	r3, [sp, #28]
 800556e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005572:	931a      	str	r3, [sp, #104]	; 0x68
 8005574:	4654      	mov	r4, sl
 8005576:	2205      	movs	r2, #5
 8005578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800557c:	4851      	ldr	r0, [pc, #324]	; (80056c4 <_svfiprintf_r+0x1ec>)
 800557e:	f000 fe8d 	bl	800629c <memchr>
 8005582:	9a04      	ldr	r2, [sp, #16]
 8005584:	b9d8      	cbnz	r0, 80055be <_svfiprintf_r+0xe6>
 8005586:	06d0      	lsls	r0, r2, #27
 8005588:	bf44      	itt	mi
 800558a:	2320      	movmi	r3, #32
 800558c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005590:	0711      	lsls	r1, r2, #28
 8005592:	bf44      	itt	mi
 8005594:	232b      	movmi	r3, #43	; 0x2b
 8005596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800559a:	f89a 3000 	ldrb.w	r3, [sl]
 800559e:	2b2a      	cmp	r3, #42	; 0x2a
 80055a0:	d015      	beq.n	80055ce <_svfiprintf_r+0xf6>
 80055a2:	4654      	mov	r4, sl
 80055a4:	2000      	movs	r0, #0
 80055a6:	f04f 0c0a 	mov.w	ip, #10
 80055aa:	9a07      	ldr	r2, [sp, #28]
 80055ac:	4621      	mov	r1, r4
 80055ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055b2:	3b30      	subs	r3, #48	; 0x30
 80055b4:	2b09      	cmp	r3, #9
 80055b6:	d94e      	bls.n	8005656 <_svfiprintf_r+0x17e>
 80055b8:	b1b0      	cbz	r0, 80055e8 <_svfiprintf_r+0x110>
 80055ba:	9207      	str	r2, [sp, #28]
 80055bc:	e014      	b.n	80055e8 <_svfiprintf_r+0x110>
 80055be:	eba0 0308 	sub.w	r3, r0, r8
 80055c2:	fa09 f303 	lsl.w	r3, r9, r3
 80055c6:	4313      	orrs	r3, r2
 80055c8:	46a2      	mov	sl, r4
 80055ca:	9304      	str	r3, [sp, #16]
 80055cc:	e7d2      	b.n	8005574 <_svfiprintf_r+0x9c>
 80055ce:	9b03      	ldr	r3, [sp, #12]
 80055d0:	1d19      	adds	r1, r3, #4
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	9103      	str	r1, [sp, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	bfbb      	ittet	lt
 80055da:	425b      	neglt	r3, r3
 80055dc:	f042 0202 	orrlt.w	r2, r2, #2
 80055e0:	9307      	strge	r3, [sp, #28]
 80055e2:	9307      	strlt	r3, [sp, #28]
 80055e4:	bfb8      	it	lt
 80055e6:	9204      	strlt	r2, [sp, #16]
 80055e8:	7823      	ldrb	r3, [r4, #0]
 80055ea:	2b2e      	cmp	r3, #46	; 0x2e
 80055ec:	d10c      	bne.n	8005608 <_svfiprintf_r+0x130>
 80055ee:	7863      	ldrb	r3, [r4, #1]
 80055f0:	2b2a      	cmp	r3, #42	; 0x2a
 80055f2:	d135      	bne.n	8005660 <_svfiprintf_r+0x188>
 80055f4:	9b03      	ldr	r3, [sp, #12]
 80055f6:	3402      	adds	r4, #2
 80055f8:	1d1a      	adds	r2, r3, #4
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	9203      	str	r2, [sp, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	bfb8      	it	lt
 8005602:	f04f 33ff 	movlt.w	r3, #4294967295
 8005606:	9305      	str	r3, [sp, #20]
 8005608:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80056c8 <_svfiprintf_r+0x1f0>
 800560c:	2203      	movs	r2, #3
 800560e:	4650      	mov	r0, sl
 8005610:	7821      	ldrb	r1, [r4, #0]
 8005612:	f000 fe43 	bl	800629c <memchr>
 8005616:	b140      	cbz	r0, 800562a <_svfiprintf_r+0x152>
 8005618:	2340      	movs	r3, #64	; 0x40
 800561a:	eba0 000a 	sub.w	r0, r0, sl
 800561e:	fa03 f000 	lsl.w	r0, r3, r0
 8005622:	9b04      	ldr	r3, [sp, #16]
 8005624:	3401      	adds	r4, #1
 8005626:	4303      	orrs	r3, r0
 8005628:	9304      	str	r3, [sp, #16]
 800562a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800562e:	2206      	movs	r2, #6
 8005630:	4826      	ldr	r0, [pc, #152]	; (80056cc <_svfiprintf_r+0x1f4>)
 8005632:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005636:	f000 fe31 	bl	800629c <memchr>
 800563a:	2800      	cmp	r0, #0
 800563c:	d038      	beq.n	80056b0 <_svfiprintf_r+0x1d8>
 800563e:	4b24      	ldr	r3, [pc, #144]	; (80056d0 <_svfiprintf_r+0x1f8>)
 8005640:	bb1b      	cbnz	r3, 800568a <_svfiprintf_r+0x1b2>
 8005642:	9b03      	ldr	r3, [sp, #12]
 8005644:	3307      	adds	r3, #7
 8005646:	f023 0307 	bic.w	r3, r3, #7
 800564a:	3308      	adds	r3, #8
 800564c:	9303      	str	r3, [sp, #12]
 800564e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005650:	4433      	add	r3, r6
 8005652:	9309      	str	r3, [sp, #36]	; 0x24
 8005654:	e767      	b.n	8005526 <_svfiprintf_r+0x4e>
 8005656:	460c      	mov	r4, r1
 8005658:	2001      	movs	r0, #1
 800565a:	fb0c 3202 	mla	r2, ip, r2, r3
 800565e:	e7a5      	b.n	80055ac <_svfiprintf_r+0xd4>
 8005660:	2300      	movs	r3, #0
 8005662:	f04f 0c0a 	mov.w	ip, #10
 8005666:	4619      	mov	r1, r3
 8005668:	3401      	adds	r4, #1
 800566a:	9305      	str	r3, [sp, #20]
 800566c:	4620      	mov	r0, r4
 800566e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005672:	3a30      	subs	r2, #48	; 0x30
 8005674:	2a09      	cmp	r2, #9
 8005676:	d903      	bls.n	8005680 <_svfiprintf_r+0x1a8>
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0c5      	beq.n	8005608 <_svfiprintf_r+0x130>
 800567c:	9105      	str	r1, [sp, #20]
 800567e:	e7c3      	b.n	8005608 <_svfiprintf_r+0x130>
 8005680:	4604      	mov	r4, r0
 8005682:	2301      	movs	r3, #1
 8005684:	fb0c 2101 	mla	r1, ip, r1, r2
 8005688:	e7f0      	b.n	800566c <_svfiprintf_r+0x194>
 800568a:	ab03      	add	r3, sp, #12
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	462a      	mov	r2, r5
 8005690:	4638      	mov	r0, r7
 8005692:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <_svfiprintf_r+0x1fc>)
 8005694:	a904      	add	r1, sp, #16
 8005696:	f3af 8000 	nop.w
 800569a:	1c42      	adds	r2, r0, #1
 800569c:	4606      	mov	r6, r0
 800569e:	d1d6      	bne.n	800564e <_svfiprintf_r+0x176>
 80056a0:	89ab      	ldrh	r3, [r5, #12]
 80056a2:	065b      	lsls	r3, r3, #25
 80056a4:	f53f af2c 	bmi.w	8005500 <_svfiprintf_r+0x28>
 80056a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056aa:	b01d      	add	sp, #116	; 0x74
 80056ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b0:	ab03      	add	r3, sp, #12
 80056b2:	9300      	str	r3, [sp, #0]
 80056b4:	462a      	mov	r2, r5
 80056b6:	4638      	mov	r0, r7
 80056b8:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <_svfiprintf_r+0x1fc>)
 80056ba:	a904      	add	r1, sp, #16
 80056bc:	f000 f9d4 	bl	8005a68 <_printf_i>
 80056c0:	e7eb      	b.n	800569a <_svfiprintf_r+0x1c2>
 80056c2:	bf00      	nop
 80056c4:	08006888 	.word	0x08006888
 80056c8:	0800688e 	.word	0x0800688e
 80056cc:	08006892 	.word	0x08006892
 80056d0:	00000000 	.word	0x00000000
 80056d4:	08005421 	.word	0x08005421

080056d8 <__sfputc_r>:
 80056d8:	6893      	ldr	r3, [r2, #8]
 80056da:	b410      	push	{r4}
 80056dc:	3b01      	subs	r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	6093      	str	r3, [r2, #8]
 80056e2:	da07      	bge.n	80056f4 <__sfputc_r+0x1c>
 80056e4:	6994      	ldr	r4, [r2, #24]
 80056e6:	42a3      	cmp	r3, r4
 80056e8:	db01      	blt.n	80056ee <__sfputc_r+0x16>
 80056ea:	290a      	cmp	r1, #10
 80056ec:	d102      	bne.n	80056f4 <__sfputc_r+0x1c>
 80056ee:	bc10      	pop	{r4}
 80056f0:	f000 baf0 	b.w	8005cd4 <__swbuf_r>
 80056f4:	6813      	ldr	r3, [r2, #0]
 80056f6:	1c58      	adds	r0, r3, #1
 80056f8:	6010      	str	r0, [r2, #0]
 80056fa:	7019      	strb	r1, [r3, #0]
 80056fc:	4608      	mov	r0, r1
 80056fe:	bc10      	pop	{r4}
 8005700:	4770      	bx	lr

08005702 <__sfputs_r>:
 8005702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005704:	4606      	mov	r6, r0
 8005706:	460f      	mov	r7, r1
 8005708:	4614      	mov	r4, r2
 800570a:	18d5      	adds	r5, r2, r3
 800570c:	42ac      	cmp	r4, r5
 800570e:	d101      	bne.n	8005714 <__sfputs_r+0x12>
 8005710:	2000      	movs	r0, #0
 8005712:	e007      	b.n	8005724 <__sfputs_r+0x22>
 8005714:	463a      	mov	r2, r7
 8005716:	4630      	mov	r0, r6
 8005718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800571c:	f7ff ffdc 	bl	80056d8 <__sfputc_r>
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	d1f3      	bne.n	800570c <__sfputs_r+0xa>
 8005724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005728 <_vfiprintf_r>:
 8005728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572c:	460d      	mov	r5, r1
 800572e:	4614      	mov	r4, r2
 8005730:	4698      	mov	r8, r3
 8005732:	4606      	mov	r6, r0
 8005734:	b09d      	sub	sp, #116	; 0x74
 8005736:	b118      	cbz	r0, 8005740 <_vfiprintf_r+0x18>
 8005738:	6983      	ldr	r3, [r0, #24]
 800573a:	b90b      	cbnz	r3, 8005740 <_vfiprintf_r+0x18>
 800573c:	f000 fca8 	bl	8006090 <__sinit>
 8005740:	4b89      	ldr	r3, [pc, #548]	; (8005968 <_vfiprintf_r+0x240>)
 8005742:	429d      	cmp	r5, r3
 8005744:	d11b      	bne.n	800577e <_vfiprintf_r+0x56>
 8005746:	6875      	ldr	r5, [r6, #4]
 8005748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800574a:	07d9      	lsls	r1, r3, #31
 800574c:	d405      	bmi.n	800575a <_vfiprintf_r+0x32>
 800574e:	89ab      	ldrh	r3, [r5, #12]
 8005750:	059a      	lsls	r2, r3, #22
 8005752:	d402      	bmi.n	800575a <_vfiprintf_r+0x32>
 8005754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005756:	f000 fd39 	bl	80061cc <__retarget_lock_acquire_recursive>
 800575a:	89ab      	ldrh	r3, [r5, #12]
 800575c:	071b      	lsls	r3, r3, #28
 800575e:	d501      	bpl.n	8005764 <_vfiprintf_r+0x3c>
 8005760:	692b      	ldr	r3, [r5, #16]
 8005762:	b9eb      	cbnz	r3, 80057a0 <_vfiprintf_r+0x78>
 8005764:	4629      	mov	r1, r5
 8005766:	4630      	mov	r0, r6
 8005768:	f000 fb06 	bl	8005d78 <__swsetup_r>
 800576c:	b1c0      	cbz	r0, 80057a0 <_vfiprintf_r+0x78>
 800576e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005770:	07dc      	lsls	r4, r3, #31
 8005772:	d50e      	bpl.n	8005792 <_vfiprintf_r+0x6a>
 8005774:	f04f 30ff 	mov.w	r0, #4294967295
 8005778:	b01d      	add	sp, #116	; 0x74
 800577a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800577e:	4b7b      	ldr	r3, [pc, #492]	; (800596c <_vfiprintf_r+0x244>)
 8005780:	429d      	cmp	r5, r3
 8005782:	d101      	bne.n	8005788 <_vfiprintf_r+0x60>
 8005784:	68b5      	ldr	r5, [r6, #8]
 8005786:	e7df      	b.n	8005748 <_vfiprintf_r+0x20>
 8005788:	4b79      	ldr	r3, [pc, #484]	; (8005970 <_vfiprintf_r+0x248>)
 800578a:	429d      	cmp	r5, r3
 800578c:	bf08      	it	eq
 800578e:	68f5      	ldreq	r5, [r6, #12]
 8005790:	e7da      	b.n	8005748 <_vfiprintf_r+0x20>
 8005792:	89ab      	ldrh	r3, [r5, #12]
 8005794:	0598      	lsls	r0, r3, #22
 8005796:	d4ed      	bmi.n	8005774 <_vfiprintf_r+0x4c>
 8005798:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800579a:	f000 fd18 	bl	80061ce <__retarget_lock_release_recursive>
 800579e:	e7e9      	b.n	8005774 <_vfiprintf_r+0x4c>
 80057a0:	2300      	movs	r3, #0
 80057a2:	9309      	str	r3, [sp, #36]	; 0x24
 80057a4:	2320      	movs	r3, #32
 80057a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057aa:	2330      	movs	r3, #48	; 0x30
 80057ac:	f04f 0901 	mov.w	r9, #1
 80057b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80057b4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005974 <_vfiprintf_r+0x24c>
 80057b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057bc:	4623      	mov	r3, r4
 80057be:	469a      	mov	sl, r3
 80057c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057c4:	b10a      	cbz	r2, 80057ca <_vfiprintf_r+0xa2>
 80057c6:	2a25      	cmp	r2, #37	; 0x25
 80057c8:	d1f9      	bne.n	80057be <_vfiprintf_r+0x96>
 80057ca:	ebba 0b04 	subs.w	fp, sl, r4
 80057ce:	d00b      	beq.n	80057e8 <_vfiprintf_r+0xc0>
 80057d0:	465b      	mov	r3, fp
 80057d2:	4622      	mov	r2, r4
 80057d4:	4629      	mov	r1, r5
 80057d6:	4630      	mov	r0, r6
 80057d8:	f7ff ff93 	bl	8005702 <__sfputs_r>
 80057dc:	3001      	adds	r0, #1
 80057de:	f000 80aa 	beq.w	8005936 <_vfiprintf_r+0x20e>
 80057e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057e4:	445a      	add	r2, fp
 80057e6:	9209      	str	r2, [sp, #36]	; 0x24
 80057e8:	f89a 3000 	ldrb.w	r3, [sl]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 80a2 	beq.w	8005936 <_vfiprintf_r+0x20e>
 80057f2:	2300      	movs	r3, #0
 80057f4:	f04f 32ff 	mov.w	r2, #4294967295
 80057f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057fc:	f10a 0a01 	add.w	sl, sl, #1
 8005800:	9304      	str	r3, [sp, #16]
 8005802:	9307      	str	r3, [sp, #28]
 8005804:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005808:	931a      	str	r3, [sp, #104]	; 0x68
 800580a:	4654      	mov	r4, sl
 800580c:	2205      	movs	r2, #5
 800580e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005812:	4858      	ldr	r0, [pc, #352]	; (8005974 <_vfiprintf_r+0x24c>)
 8005814:	f000 fd42 	bl	800629c <memchr>
 8005818:	9a04      	ldr	r2, [sp, #16]
 800581a:	b9d8      	cbnz	r0, 8005854 <_vfiprintf_r+0x12c>
 800581c:	06d1      	lsls	r1, r2, #27
 800581e:	bf44      	itt	mi
 8005820:	2320      	movmi	r3, #32
 8005822:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005826:	0713      	lsls	r3, r2, #28
 8005828:	bf44      	itt	mi
 800582a:	232b      	movmi	r3, #43	; 0x2b
 800582c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005830:	f89a 3000 	ldrb.w	r3, [sl]
 8005834:	2b2a      	cmp	r3, #42	; 0x2a
 8005836:	d015      	beq.n	8005864 <_vfiprintf_r+0x13c>
 8005838:	4654      	mov	r4, sl
 800583a:	2000      	movs	r0, #0
 800583c:	f04f 0c0a 	mov.w	ip, #10
 8005840:	9a07      	ldr	r2, [sp, #28]
 8005842:	4621      	mov	r1, r4
 8005844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005848:	3b30      	subs	r3, #48	; 0x30
 800584a:	2b09      	cmp	r3, #9
 800584c:	d94e      	bls.n	80058ec <_vfiprintf_r+0x1c4>
 800584e:	b1b0      	cbz	r0, 800587e <_vfiprintf_r+0x156>
 8005850:	9207      	str	r2, [sp, #28]
 8005852:	e014      	b.n	800587e <_vfiprintf_r+0x156>
 8005854:	eba0 0308 	sub.w	r3, r0, r8
 8005858:	fa09 f303 	lsl.w	r3, r9, r3
 800585c:	4313      	orrs	r3, r2
 800585e:	46a2      	mov	sl, r4
 8005860:	9304      	str	r3, [sp, #16]
 8005862:	e7d2      	b.n	800580a <_vfiprintf_r+0xe2>
 8005864:	9b03      	ldr	r3, [sp, #12]
 8005866:	1d19      	adds	r1, r3, #4
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	9103      	str	r1, [sp, #12]
 800586c:	2b00      	cmp	r3, #0
 800586e:	bfbb      	ittet	lt
 8005870:	425b      	neglt	r3, r3
 8005872:	f042 0202 	orrlt.w	r2, r2, #2
 8005876:	9307      	strge	r3, [sp, #28]
 8005878:	9307      	strlt	r3, [sp, #28]
 800587a:	bfb8      	it	lt
 800587c:	9204      	strlt	r2, [sp, #16]
 800587e:	7823      	ldrb	r3, [r4, #0]
 8005880:	2b2e      	cmp	r3, #46	; 0x2e
 8005882:	d10c      	bne.n	800589e <_vfiprintf_r+0x176>
 8005884:	7863      	ldrb	r3, [r4, #1]
 8005886:	2b2a      	cmp	r3, #42	; 0x2a
 8005888:	d135      	bne.n	80058f6 <_vfiprintf_r+0x1ce>
 800588a:	9b03      	ldr	r3, [sp, #12]
 800588c:	3402      	adds	r4, #2
 800588e:	1d1a      	adds	r2, r3, #4
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	9203      	str	r2, [sp, #12]
 8005894:	2b00      	cmp	r3, #0
 8005896:	bfb8      	it	lt
 8005898:	f04f 33ff 	movlt.w	r3, #4294967295
 800589c:	9305      	str	r3, [sp, #20]
 800589e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005978 <_vfiprintf_r+0x250>
 80058a2:	2203      	movs	r2, #3
 80058a4:	4650      	mov	r0, sl
 80058a6:	7821      	ldrb	r1, [r4, #0]
 80058a8:	f000 fcf8 	bl	800629c <memchr>
 80058ac:	b140      	cbz	r0, 80058c0 <_vfiprintf_r+0x198>
 80058ae:	2340      	movs	r3, #64	; 0x40
 80058b0:	eba0 000a 	sub.w	r0, r0, sl
 80058b4:	fa03 f000 	lsl.w	r0, r3, r0
 80058b8:	9b04      	ldr	r3, [sp, #16]
 80058ba:	3401      	adds	r4, #1
 80058bc:	4303      	orrs	r3, r0
 80058be:	9304      	str	r3, [sp, #16]
 80058c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c4:	2206      	movs	r2, #6
 80058c6:	482d      	ldr	r0, [pc, #180]	; (800597c <_vfiprintf_r+0x254>)
 80058c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058cc:	f000 fce6 	bl	800629c <memchr>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d03f      	beq.n	8005954 <_vfiprintf_r+0x22c>
 80058d4:	4b2a      	ldr	r3, [pc, #168]	; (8005980 <_vfiprintf_r+0x258>)
 80058d6:	bb1b      	cbnz	r3, 8005920 <_vfiprintf_r+0x1f8>
 80058d8:	9b03      	ldr	r3, [sp, #12]
 80058da:	3307      	adds	r3, #7
 80058dc:	f023 0307 	bic.w	r3, r3, #7
 80058e0:	3308      	adds	r3, #8
 80058e2:	9303      	str	r3, [sp, #12]
 80058e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e6:	443b      	add	r3, r7
 80058e8:	9309      	str	r3, [sp, #36]	; 0x24
 80058ea:	e767      	b.n	80057bc <_vfiprintf_r+0x94>
 80058ec:	460c      	mov	r4, r1
 80058ee:	2001      	movs	r0, #1
 80058f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80058f4:	e7a5      	b.n	8005842 <_vfiprintf_r+0x11a>
 80058f6:	2300      	movs	r3, #0
 80058f8:	f04f 0c0a 	mov.w	ip, #10
 80058fc:	4619      	mov	r1, r3
 80058fe:	3401      	adds	r4, #1
 8005900:	9305      	str	r3, [sp, #20]
 8005902:	4620      	mov	r0, r4
 8005904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005908:	3a30      	subs	r2, #48	; 0x30
 800590a:	2a09      	cmp	r2, #9
 800590c:	d903      	bls.n	8005916 <_vfiprintf_r+0x1ee>
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0c5      	beq.n	800589e <_vfiprintf_r+0x176>
 8005912:	9105      	str	r1, [sp, #20]
 8005914:	e7c3      	b.n	800589e <_vfiprintf_r+0x176>
 8005916:	4604      	mov	r4, r0
 8005918:	2301      	movs	r3, #1
 800591a:	fb0c 2101 	mla	r1, ip, r1, r2
 800591e:	e7f0      	b.n	8005902 <_vfiprintf_r+0x1da>
 8005920:	ab03      	add	r3, sp, #12
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	462a      	mov	r2, r5
 8005926:	4630      	mov	r0, r6
 8005928:	4b16      	ldr	r3, [pc, #88]	; (8005984 <_vfiprintf_r+0x25c>)
 800592a:	a904      	add	r1, sp, #16
 800592c:	f3af 8000 	nop.w
 8005930:	4607      	mov	r7, r0
 8005932:	1c78      	adds	r0, r7, #1
 8005934:	d1d6      	bne.n	80058e4 <_vfiprintf_r+0x1bc>
 8005936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005938:	07d9      	lsls	r1, r3, #31
 800593a:	d405      	bmi.n	8005948 <_vfiprintf_r+0x220>
 800593c:	89ab      	ldrh	r3, [r5, #12]
 800593e:	059a      	lsls	r2, r3, #22
 8005940:	d402      	bmi.n	8005948 <_vfiprintf_r+0x220>
 8005942:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005944:	f000 fc43 	bl	80061ce <__retarget_lock_release_recursive>
 8005948:	89ab      	ldrh	r3, [r5, #12]
 800594a:	065b      	lsls	r3, r3, #25
 800594c:	f53f af12 	bmi.w	8005774 <_vfiprintf_r+0x4c>
 8005950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005952:	e711      	b.n	8005778 <_vfiprintf_r+0x50>
 8005954:	ab03      	add	r3, sp, #12
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	462a      	mov	r2, r5
 800595a:	4630      	mov	r0, r6
 800595c:	4b09      	ldr	r3, [pc, #36]	; (8005984 <_vfiprintf_r+0x25c>)
 800595e:	a904      	add	r1, sp, #16
 8005960:	f000 f882 	bl	8005a68 <_printf_i>
 8005964:	e7e4      	b.n	8005930 <_vfiprintf_r+0x208>
 8005966:	bf00      	nop
 8005968:	080068dc 	.word	0x080068dc
 800596c:	080068fc 	.word	0x080068fc
 8005970:	080068bc 	.word	0x080068bc
 8005974:	08006888 	.word	0x08006888
 8005978:	0800688e 	.word	0x0800688e
 800597c:	08006892 	.word	0x08006892
 8005980:	00000000 	.word	0x00000000
 8005984:	08005703 	.word	0x08005703

08005988 <_printf_common>:
 8005988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800598c:	4616      	mov	r6, r2
 800598e:	4699      	mov	r9, r3
 8005990:	688a      	ldr	r2, [r1, #8]
 8005992:	690b      	ldr	r3, [r1, #16]
 8005994:	4607      	mov	r7, r0
 8005996:	4293      	cmp	r3, r2
 8005998:	bfb8      	it	lt
 800599a:	4613      	movlt	r3, r2
 800599c:	6033      	str	r3, [r6, #0]
 800599e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059a2:	460c      	mov	r4, r1
 80059a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059a8:	b10a      	cbz	r2, 80059ae <_printf_common+0x26>
 80059aa:	3301      	adds	r3, #1
 80059ac:	6033      	str	r3, [r6, #0]
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	0699      	lsls	r1, r3, #26
 80059b2:	bf42      	ittt	mi
 80059b4:	6833      	ldrmi	r3, [r6, #0]
 80059b6:	3302      	addmi	r3, #2
 80059b8:	6033      	strmi	r3, [r6, #0]
 80059ba:	6825      	ldr	r5, [r4, #0]
 80059bc:	f015 0506 	ands.w	r5, r5, #6
 80059c0:	d106      	bne.n	80059d0 <_printf_common+0x48>
 80059c2:	f104 0a19 	add.w	sl, r4, #25
 80059c6:	68e3      	ldr	r3, [r4, #12]
 80059c8:	6832      	ldr	r2, [r6, #0]
 80059ca:	1a9b      	subs	r3, r3, r2
 80059cc:	42ab      	cmp	r3, r5
 80059ce:	dc28      	bgt.n	8005a22 <_printf_common+0x9a>
 80059d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059d4:	1e13      	subs	r3, r2, #0
 80059d6:	6822      	ldr	r2, [r4, #0]
 80059d8:	bf18      	it	ne
 80059da:	2301      	movne	r3, #1
 80059dc:	0692      	lsls	r2, r2, #26
 80059de:	d42d      	bmi.n	8005a3c <_printf_common+0xb4>
 80059e0:	4649      	mov	r1, r9
 80059e2:	4638      	mov	r0, r7
 80059e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059e8:	47c0      	blx	r8
 80059ea:	3001      	adds	r0, #1
 80059ec:	d020      	beq.n	8005a30 <_printf_common+0xa8>
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	68e5      	ldr	r5, [r4, #12]
 80059f2:	f003 0306 	and.w	r3, r3, #6
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	bf18      	it	ne
 80059fa:	2500      	movne	r5, #0
 80059fc:	6832      	ldr	r2, [r6, #0]
 80059fe:	f04f 0600 	mov.w	r6, #0
 8005a02:	68a3      	ldr	r3, [r4, #8]
 8005a04:	bf08      	it	eq
 8005a06:	1aad      	subeq	r5, r5, r2
 8005a08:	6922      	ldr	r2, [r4, #16]
 8005a0a:	bf08      	it	eq
 8005a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a10:	4293      	cmp	r3, r2
 8005a12:	bfc4      	itt	gt
 8005a14:	1a9b      	subgt	r3, r3, r2
 8005a16:	18ed      	addgt	r5, r5, r3
 8005a18:	341a      	adds	r4, #26
 8005a1a:	42b5      	cmp	r5, r6
 8005a1c:	d11a      	bne.n	8005a54 <_printf_common+0xcc>
 8005a1e:	2000      	movs	r0, #0
 8005a20:	e008      	b.n	8005a34 <_printf_common+0xac>
 8005a22:	2301      	movs	r3, #1
 8005a24:	4652      	mov	r2, sl
 8005a26:	4649      	mov	r1, r9
 8005a28:	4638      	mov	r0, r7
 8005a2a:	47c0      	blx	r8
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	d103      	bne.n	8005a38 <_printf_common+0xb0>
 8005a30:	f04f 30ff 	mov.w	r0, #4294967295
 8005a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a38:	3501      	adds	r5, #1
 8005a3a:	e7c4      	b.n	80059c6 <_printf_common+0x3e>
 8005a3c:	2030      	movs	r0, #48	; 0x30
 8005a3e:	18e1      	adds	r1, r4, r3
 8005a40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a4a:	4422      	add	r2, r4
 8005a4c:	3302      	adds	r3, #2
 8005a4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a52:	e7c5      	b.n	80059e0 <_printf_common+0x58>
 8005a54:	2301      	movs	r3, #1
 8005a56:	4622      	mov	r2, r4
 8005a58:	4649      	mov	r1, r9
 8005a5a:	4638      	mov	r0, r7
 8005a5c:	47c0      	blx	r8
 8005a5e:	3001      	adds	r0, #1
 8005a60:	d0e6      	beq.n	8005a30 <_printf_common+0xa8>
 8005a62:	3601      	adds	r6, #1
 8005a64:	e7d9      	b.n	8005a1a <_printf_common+0x92>
	...

08005a68 <_printf_i>:
 8005a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a6c:	7e0f      	ldrb	r7, [r1, #24]
 8005a6e:	4691      	mov	r9, r2
 8005a70:	2f78      	cmp	r7, #120	; 0x78
 8005a72:	4680      	mov	r8, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	469a      	mov	sl, r3
 8005a78:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a7e:	d807      	bhi.n	8005a90 <_printf_i+0x28>
 8005a80:	2f62      	cmp	r7, #98	; 0x62
 8005a82:	d80a      	bhi.n	8005a9a <_printf_i+0x32>
 8005a84:	2f00      	cmp	r7, #0
 8005a86:	f000 80d9 	beq.w	8005c3c <_printf_i+0x1d4>
 8005a8a:	2f58      	cmp	r7, #88	; 0x58
 8005a8c:	f000 80a4 	beq.w	8005bd8 <_printf_i+0x170>
 8005a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a98:	e03a      	b.n	8005b10 <_printf_i+0xa8>
 8005a9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a9e:	2b15      	cmp	r3, #21
 8005aa0:	d8f6      	bhi.n	8005a90 <_printf_i+0x28>
 8005aa2:	a101      	add	r1, pc, #4	; (adr r1, 8005aa8 <_printf_i+0x40>)
 8005aa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005aa8:	08005b01 	.word	0x08005b01
 8005aac:	08005b15 	.word	0x08005b15
 8005ab0:	08005a91 	.word	0x08005a91
 8005ab4:	08005a91 	.word	0x08005a91
 8005ab8:	08005a91 	.word	0x08005a91
 8005abc:	08005a91 	.word	0x08005a91
 8005ac0:	08005b15 	.word	0x08005b15
 8005ac4:	08005a91 	.word	0x08005a91
 8005ac8:	08005a91 	.word	0x08005a91
 8005acc:	08005a91 	.word	0x08005a91
 8005ad0:	08005a91 	.word	0x08005a91
 8005ad4:	08005c23 	.word	0x08005c23
 8005ad8:	08005b45 	.word	0x08005b45
 8005adc:	08005c05 	.word	0x08005c05
 8005ae0:	08005a91 	.word	0x08005a91
 8005ae4:	08005a91 	.word	0x08005a91
 8005ae8:	08005c45 	.word	0x08005c45
 8005aec:	08005a91 	.word	0x08005a91
 8005af0:	08005b45 	.word	0x08005b45
 8005af4:	08005a91 	.word	0x08005a91
 8005af8:	08005a91 	.word	0x08005a91
 8005afc:	08005c0d 	.word	0x08005c0d
 8005b00:	682b      	ldr	r3, [r5, #0]
 8005b02:	1d1a      	adds	r2, r3, #4
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	602a      	str	r2, [r5, #0]
 8005b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b10:	2301      	movs	r3, #1
 8005b12:	e0a4      	b.n	8005c5e <_printf_i+0x1f6>
 8005b14:	6820      	ldr	r0, [r4, #0]
 8005b16:	6829      	ldr	r1, [r5, #0]
 8005b18:	0606      	lsls	r6, r0, #24
 8005b1a:	f101 0304 	add.w	r3, r1, #4
 8005b1e:	d50a      	bpl.n	8005b36 <_printf_i+0xce>
 8005b20:	680e      	ldr	r6, [r1, #0]
 8005b22:	602b      	str	r3, [r5, #0]
 8005b24:	2e00      	cmp	r6, #0
 8005b26:	da03      	bge.n	8005b30 <_printf_i+0xc8>
 8005b28:	232d      	movs	r3, #45	; 0x2d
 8005b2a:	4276      	negs	r6, r6
 8005b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b30:	230a      	movs	r3, #10
 8005b32:	485e      	ldr	r0, [pc, #376]	; (8005cac <_printf_i+0x244>)
 8005b34:	e019      	b.n	8005b6a <_printf_i+0x102>
 8005b36:	680e      	ldr	r6, [r1, #0]
 8005b38:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b3c:	602b      	str	r3, [r5, #0]
 8005b3e:	bf18      	it	ne
 8005b40:	b236      	sxthne	r6, r6
 8005b42:	e7ef      	b.n	8005b24 <_printf_i+0xbc>
 8005b44:	682b      	ldr	r3, [r5, #0]
 8005b46:	6820      	ldr	r0, [r4, #0]
 8005b48:	1d19      	adds	r1, r3, #4
 8005b4a:	6029      	str	r1, [r5, #0]
 8005b4c:	0601      	lsls	r1, r0, #24
 8005b4e:	d501      	bpl.n	8005b54 <_printf_i+0xec>
 8005b50:	681e      	ldr	r6, [r3, #0]
 8005b52:	e002      	b.n	8005b5a <_printf_i+0xf2>
 8005b54:	0646      	lsls	r6, r0, #25
 8005b56:	d5fb      	bpl.n	8005b50 <_printf_i+0xe8>
 8005b58:	881e      	ldrh	r6, [r3, #0]
 8005b5a:	2f6f      	cmp	r7, #111	; 0x6f
 8005b5c:	bf0c      	ite	eq
 8005b5e:	2308      	moveq	r3, #8
 8005b60:	230a      	movne	r3, #10
 8005b62:	4852      	ldr	r0, [pc, #328]	; (8005cac <_printf_i+0x244>)
 8005b64:	2100      	movs	r1, #0
 8005b66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b6a:	6865      	ldr	r5, [r4, #4]
 8005b6c:	2d00      	cmp	r5, #0
 8005b6e:	bfa8      	it	ge
 8005b70:	6821      	ldrge	r1, [r4, #0]
 8005b72:	60a5      	str	r5, [r4, #8]
 8005b74:	bfa4      	itt	ge
 8005b76:	f021 0104 	bicge.w	r1, r1, #4
 8005b7a:	6021      	strge	r1, [r4, #0]
 8005b7c:	b90e      	cbnz	r6, 8005b82 <_printf_i+0x11a>
 8005b7e:	2d00      	cmp	r5, #0
 8005b80:	d04d      	beq.n	8005c1e <_printf_i+0x1b6>
 8005b82:	4615      	mov	r5, r2
 8005b84:	fbb6 f1f3 	udiv	r1, r6, r3
 8005b88:	fb03 6711 	mls	r7, r3, r1, r6
 8005b8c:	5dc7      	ldrb	r7, [r0, r7]
 8005b8e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b92:	4637      	mov	r7, r6
 8005b94:	42bb      	cmp	r3, r7
 8005b96:	460e      	mov	r6, r1
 8005b98:	d9f4      	bls.n	8005b84 <_printf_i+0x11c>
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	d10b      	bne.n	8005bb6 <_printf_i+0x14e>
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	07de      	lsls	r6, r3, #31
 8005ba2:	d508      	bpl.n	8005bb6 <_printf_i+0x14e>
 8005ba4:	6923      	ldr	r3, [r4, #16]
 8005ba6:	6861      	ldr	r1, [r4, #4]
 8005ba8:	4299      	cmp	r1, r3
 8005baa:	bfde      	ittt	le
 8005bac:	2330      	movle	r3, #48	; 0x30
 8005bae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bb2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bb6:	1b52      	subs	r2, r2, r5
 8005bb8:	6122      	str	r2, [r4, #16]
 8005bba:	464b      	mov	r3, r9
 8005bbc:	4621      	mov	r1, r4
 8005bbe:	4640      	mov	r0, r8
 8005bc0:	f8cd a000 	str.w	sl, [sp]
 8005bc4:	aa03      	add	r2, sp, #12
 8005bc6:	f7ff fedf 	bl	8005988 <_printf_common>
 8005bca:	3001      	adds	r0, #1
 8005bcc:	d14c      	bne.n	8005c68 <_printf_i+0x200>
 8005bce:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd2:	b004      	add	sp, #16
 8005bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd8:	4834      	ldr	r0, [pc, #208]	; (8005cac <_printf_i+0x244>)
 8005bda:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005bde:	6829      	ldr	r1, [r5, #0]
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	f851 6b04 	ldr.w	r6, [r1], #4
 8005be6:	6029      	str	r1, [r5, #0]
 8005be8:	061d      	lsls	r5, r3, #24
 8005bea:	d514      	bpl.n	8005c16 <_printf_i+0x1ae>
 8005bec:	07df      	lsls	r7, r3, #31
 8005bee:	bf44      	itt	mi
 8005bf0:	f043 0320 	orrmi.w	r3, r3, #32
 8005bf4:	6023      	strmi	r3, [r4, #0]
 8005bf6:	b91e      	cbnz	r6, 8005c00 <_printf_i+0x198>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	f023 0320 	bic.w	r3, r3, #32
 8005bfe:	6023      	str	r3, [r4, #0]
 8005c00:	2310      	movs	r3, #16
 8005c02:	e7af      	b.n	8005b64 <_printf_i+0xfc>
 8005c04:	6823      	ldr	r3, [r4, #0]
 8005c06:	f043 0320 	orr.w	r3, r3, #32
 8005c0a:	6023      	str	r3, [r4, #0]
 8005c0c:	2378      	movs	r3, #120	; 0x78
 8005c0e:	4828      	ldr	r0, [pc, #160]	; (8005cb0 <_printf_i+0x248>)
 8005c10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c14:	e7e3      	b.n	8005bde <_printf_i+0x176>
 8005c16:	0659      	lsls	r1, r3, #25
 8005c18:	bf48      	it	mi
 8005c1a:	b2b6      	uxthmi	r6, r6
 8005c1c:	e7e6      	b.n	8005bec <_printf_i+0x184>
 8005c1e:	4615      	mov	r5, r2
 8005c20:	e7bb      	b.n	8005b9a <_printf_i+0x132>
 8005c22:	682b      	ldr	r3, [r5, #0]
 8005c24:	6826      	ldr	r6, [r4, #0]
 8005c26:	1d18      	adds	r0, r3, #4
 8005c28:	6961      	ldr	r1, [r4, #20]
 8005c2a:	6028      	str	r0, [r5, #0]
 8005c2c:	0635      	lsls	r5, r6, #24
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	d501      	bpl.n	8005c36 <_printf_i+0x1ce>
 8005c32:	6019      	str	r1, [r3, #0]
 8005c34:	e002      	b.n	8005c3c <_printf_i+0x1d4>
 8005c36:	0670      	lsls	r0, r6, #25
 8005c38:	d5fb      	bpl.n	8005c32 <_printf_i+0x1ca>
 8005c3a:	8019      	strh	r1, [r3, #0]
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4615      	mov	r5, r2
 8005c40:	6123      	str	r3, [r4, #16]
 8005c42:	e7ba      	b.n	8005bba <_printf_i+0x152>
 8005c44:	682b      	ldr	r3, [r5, #0]
 8005c46:	2100      	movs	r1, #0
 8005c48:	1d1a      	adds	r2, r3, #4
 8005c4a:	602a      	str	r2, [r5, #0]
 8005c4c:	681d      	ldr	r5, [r3, #0]
 8005c4e:	6862      	ldr	r2, [r4, #4]
 8005c50:	4628      	mov	r0, r5
 8005c52:	f000 fb23 	bl	800629c <memchr>
 8005c56:	b108      	cbz	r0, 8005c5c <_printf_i+0x1f4>
 8005c58:	1b40      	subs	r0, r0, r5
 8005c5a:	6060      	str	r0, [r4, #4]
 8005c5c:	6863      	ldr	r3, [r4, #4]
 8005c5e:	6123      	str	r3, [r4, #16]
 8005c60:	2300      	movs	r3, #0
 8005c62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c66:	e7a8      	b.n	8005bba <_printf_i+0x152>
 8005c68:	462a      	mov	r2, r5
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	4640      	mov	r0, r8
 8005c6e:	6923      	ldr	r3, [r4, #16]
 8005c70:	47d0      	blx	sl
 8005c72:	3001      	adds	r0, #1
 8005c74:	d0ab      	beq.n	8005bce <_printf_i+0x166>
 8005c76:	6823      	ldr	r3, [r4, #0]
 8005c78:	079b      	lsls	r3, r3, #30
 8005c7a:	d413      	bmi.n	8005ca4 <_printf_i+0x23c>
 8005c7c:	68e0      	ldr	r0, [r4, #12]
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	4298      	cmp	r0, r3
 8005c82:	bfb8      	it	lt
 8005c84:	4618      	movlt	r0, r3
 8005c86:	e7a4      	b.n	8005bd2 <_printf_i+0x16a>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4632      	mov	r2, r6
 8005c8c:	4649      	mov	r1, r9
 8005c8e:	4640      	mov	r0, r8
 8005c90:	47d0      	blx	sl
 8005c92:	3001      	adds	r0, #1
 8005c94:	d09b      	beq.n	8005bce <_printf_i+0x166>
 8005c96:	3501      	adds	r5, #1
 8005c98:	68e3      	ldr	r3, [r4, #12]
 8005c9a:	9903      	ldr	r1, [sp, #12]
 8005c9c:	1a5b      	subs	r3, r3, r1
 8005c9e:	42ab      	cmp	r3, r5
 8005ca0:	dcf2      	bgt.n	8005c88 <_printf_i+0x220>
 8005ca2:	e7eb      	b.n	8005c7c <_printf_i+0x214>
 8005ca4:	2500      	movs	r5, #0
 8005ca6:	f104 0619 	add.w	r6, r4, #25
 8005caa:	e7f5      	b.n	8005c98 <_printf_i+0x230>
 8005cac:	08006899 	.word	0x08006899
 8005cb0:	080068aa 	.word	0x080068aa

08005cb4 <_sbrk_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	4d05      	ldr	r5, [pc, #20]	; (8005cd0 <_sbrk_r+0x1c>)
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	602b      	str	r3, [r5, #0]
 8005cc0:	f7fc f93c 	bl	8001f3c <_sbrk>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_sbrk_r+0x1a>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_sbrk_r+0x1a>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	20000344 	.word	0x20000344

08005cd4 <__swbuf_r>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	460e      	mov	r6, r1
 8005cd8:	4614      	mov	r4, r2
 8005cda:	4605      	mov	r5, r0
 8005cdc:	b118      	cbz	r0, 8005ce6 <__swbuf_r+0x12>
 8005cde:	6983      	ldr	r3, [r0, #24]
 8005ce0:	b90b      	cbnz	r3, 8005ce6 <__swbuf_r+0x12>
 8005ce2:	f000 f9d5 	bl	8006090 <__sinit>
 8005ce6:	4b21      	ldr	r3, [pc, #132]	; (8005d6c <__swbuf_r+0x98>)
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	d12b      	bne.n	8005d44 <__swbuf_r+0x70>
 8005cec:	686c      	ldr	r4, [r5, #4]
 8005cee:	69a3      	ldr	r3, [r4, #24]
 8005cf0:	60a3      	str	r3, [r4, #8]
 8005cf2:	89a3      	ldrh	r3, [r4, #12]
 8005cf4:	071a      	lsls	r2, r3, #28
 8005cf6:	d52f      	bpl.n	8005d58 <__swbuf_r+0x84>
 8005cf8:	6923      	ldr	r3, [r4, #16]
 8005cfa:	b36b      	cbz	r3, 8005d58 <__swbuf_r+0x84>
 8005cfc:	6923      	ldr	r3, [r4, #16]
 8005cfe:	6820      	ldr	r0, [r4, #0]
 8005d00:	b2f6      	uxtb	r6, r6
 8005d02:	1ac0      	subs	r0, r0, r3
 8005d04:	6963      	ldr	r3, [r4, #20]
 8005d06:	4637      	mov	r7, r6
 8005d08:	4283      	cmp	r3, r0
 8005d0a:	dc04      	bgt.n	8005d16 <__swbuf_r+0x42>
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	4628      	mov	r0, r5
 8005d10:	f000 f92a 	bl	8005f68 <_fflush_r>
 8005d14:	bb30      	cbnz	r0, 8005d64 <__swbuf_r+0x90>
 8005d16:	68a3      	ldr	r3, [r4, #8]
 8005d18:	3001      	adds	r0, #1
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	60a3      	str	r3, [r4, #8]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	1c5a      	adds	r2, r3, #1
 8005d22:	6022      	str	r2, [r4, #0]
 8005d24:	701e      	strb	r6, [r3, #0]
 8005d26:	6963      	ldr	r3, [r4, #20]
 8005d28:	4283      	cmp	r3, r0
 8005d2a:	d004      	beq.n	8005d36 <__swbuf_r+0x62>
 8005d2c:	89a3      	ldrh	r3, [r4, #12]
 8005d2e:	07db      	lsls	r3, r3, #31
 8005d30:	d506      	bpl.n	8005d40 <__swbuf_r+0x6c>
 8005d32:	2e0a      	cmp	r6, #10
 8005d34:	d104      	bne.n	8005d40 <__swbuf_r+0x6c>
 8005d36:	4621      	mov	r1, r4
 8005d38:	4628      	mov	r0, r5
 8005d3a:	f000 f915 	bl	8005f68 <_fflush_r>
 8005d3e:	b988      	cbnz	r0, 8005d64 <__swbuf_r+0x90>
 8005d40:	4638      	mov	r0, r7
 8005d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d44:	4b0a      	ldr	r3, [pc, #40]	; (8005d70 <__swbuf_r+0x9c>)
 8005d46:	429c      	cmp	r4, r3
 8005d48:	d101      	bne.n	8005d4e <__swbuf_r+0x7a>
 8005d4a:	68ac      	ldr	r4, [r5, #8]
 8005d4c:	e7cf      	b.n	8005cee <__swbuf_r+0x1a>
 8005d4e:	4b09      	ldr	r3, [pc, #36]	; (8005d74 <__swbuf_r+0xa0>)
 8005d50:	429c      	cmp	r4, r3
 8005d52:	bf08      	it	eq
 8005d54:	68ec      	ldreq	r4, [r5, #12]
 8005d56:	e7ca      	b.n	8005cee <__swbuf_r+0x1a>
 8005d58:	4621      	mov	r1, r4
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	f000 f80c 	bl	8005d78 <__swsetup_r>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d0cb      	beq.n	8005cfc <__swbuf_r+0x28>
 8005d64:	f04f 37ff 	mov.w	r7, #4294967295
 8005d68:	e7ea      	b.n	8005d40 <__swbuf_r+0x6c>
 8005d6a:	bf00      	nop
 8005d6c:	080068dc 	.word	0x080068dc
 8005d70:	080068fc 	.word	0x080068fc
 8005d74:	080068bc 	.word	0x080068bc

08005d78 <__swsetup_r>:
 8005d78:	4b32      	ldr	r3, [pc, #200]	; (8005e44 <__swsetup_r+0xcc>)
 8005d7a:	b570      	push	{r4, r5, r6, lr}
 8005d7c:	681d      	ldr	r5, [r3, #0]
 8005d7e:	4606      	mov	r6, r0
 8005d80:	460c      	mov	r4, r1
 8005d82:	b125      	cbz	r5, 8005d8e <__swsetup_r+0x16>
 8005d84:	69ab      	ldr	r3, [r5, #24]
 8005d86:	b913      	cbnz	r3, 8005d8e <__swsetup_r+0x16>
 8005d88:	4628      	mov	r0, r5
 8005d8a:	f000 f981 	bl	8006090 <__sinit>
 8005d8e:	4b2e      	ldr	r3, [pc, #184]	; (8005e48 <__swsetup_r+0xd0>)
 8005d90:	429c      	cmp	r4, r3
 8005d92:	d10f      	bne.n	8005db4 <__swsetup_r+0x3c>
 8005d94:	686c      	ldr	r4, [r5, #4]
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d9c:	0719      	lsls	r1, r3, #28
 8005d9e:	d42c      	bmi.n	8005dfa <__swsetup_r+0x82>
 8005da0:	06dd      	lsls	r5, r3, #27
 8005da2:	d411      	bmi.n	8005dc8 <__swsetup_r+0x50>
 8005da4:	2309      	movs	r3, #9
 8005da6:	6033      	str	r3, [r6, #0]
 8005da8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005dac:	f04f 30ff 	mov.w	r0, #4294967295
 8005db0:	81a3      	strh	r3, [r4, #12]
 8005db2:	e03e      	b.n	8005e32 <__swsetup_r+0xba>
 8005db4:	4b25      	ldr	r3, [pc, #148]	; (8005e4c <__swsetup_r+0xd4>)
 8005db6:	429c      	cmp	r4, r3
 8005db8:	d101      	bne.n	8005dbe <__swsetup_r+0x46>
 8005dba:	68ac      	ldr	r4, [r5, #8]
 8005dbc:	e7eb      	b.n	8005d96 <__swsetup_r+0x1e>
 8005dbe:	4b24      	ldr	r3, [pc, #144]	; (8005e50 <__swsetup_r+0xd8>)
 8005dc0:	429c      	cmp	r4, r3
 8005dc2:	bf08      	it	eq
 8005dc4:	68ec      	ldreq	r4, [r5, #12]
 8005dc6:	e7e6      	b.n	8005d96 <__swsetup_r+0x1e>
 8005dc8:	0758      	lsls	r0, r3, #29
 8005dca:	d512      	bpl.n	8005df2 <__swsetup_r+0x7a>
 8005dcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005dce:	b141      	cbz	r1, 8005de2 <__swsetup_r+0x6a>
 8005dd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dd4:	4299      	cmp	r1, r3
 8005dd6:	d002      	beq.n	8005dde <__swsetup_r+0x66>
 8005dd8:	4630      	mov	r0, r6
 8005dda:	f7ff fa45 	bl	8005268 <_free_r>
 8005dde:	2300      	movs	r3, #0
 8005de0:	6363      	str	r3, [r4, #52]	; 0x34
 8005de2:	89a3      	ldrh	r3, [r4, #12]
 8005de4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005de8:	81a3      	strh	r3, [r4, #12]
 8005dea:	2300      	movs	r3, #0
 8005dec:	6063      	str	r3, [r4, #4]
 8005dee:	6923      	ldr	r3, [r4, #16]
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	f043 0308 	orr.w	r3, r3, #8
 8005df8:	81a3      	strh	r3, [r4, #12]
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	b94b      	cbnz	r3, 8005e12 <__swsetup_r+0x9a>
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e08:	d003      	beq.n	8005e12 <__swsetup_r+0x9a>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	f000 fa05 	bl	800621c <__smakebuf_r>
 8005e12:	89a0      	ldrh	r0, [r4, #12]
 8005e14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e18:	f010 0301 	ands.w	r3, r0, #1
 8005e1c:	d00a      	beq.n	8005e34 <__swsetup_r+0xbc>
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60a3      	str	r3, [r4, #8]
 8005e22:	6963      	ldr	r3, [r4, #20]
 8005e24:	425b      	negs	r3, r3
 8005e26:	61a3      	str	r3, [r4, #24]
 8005e28:	6923      	ldr	r3, [r4, #16]
 8005e2a:	b943      	cbnz	r3, 8005e3e <__swsetup_r+0xc6>
 8005e2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005e30:	d1ba      	bne.n	8005da8 <__swsetup_r+0x30>
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	0781      	lsls	r1, r0, #30
 8005e36:	bf58      	it	pl
 8005e38:	6963      	ldrpl	r3, [r4, #20]
 8005e3a:	60a3      	str	r3, [r4, #8]
 8005e3c:	e7f4      	b.n	8005e28 <__swsetup_r+0xb0>
 8005e3e:	2000      	movs	r0, #0
 8005e40:	e7f7      	b.n	8005e32 <__swsetup_r+0xba>
 8005e42:	bf00      	nop
 8005e44:	200000c8 	.word	0x200000c8
 8005e48:	080068dc 	.word	0x080068dc
 8005e4c:	080068fc 	.word	0x080068fc
 8005e50:	080068bc 	.word	0x080068bc

08005e54 <abort>:
 8005e54:	2006      	movs	r0, #6
 8005e56:	b508      	push	{r3, lr}
 8005e58:	f000 faac 	bl	80063b4 <raise>
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	f7fb fffa 	bl	8001e56 <_exit>
	...

08005e64 <__sflush_r>:
 8005e64:	898a      	ldrh	r2, [r1, #12]
 8005e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e68:	4605      	mov	r5, r0
 8005e6a:	0710      	lsls	r0, r2, #28
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	d457      	bmi.n	8005f20 <__sflush_r+0xbc>
 8005e70:	684b      	ldr	r3, [r1, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	dc04      	bgt.n	8005e80 <__sflush_r+0x1c>
 8005e76:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	dc01      	bgt.n	8005e80 <__sflush_r+0x1c>
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e82:	2e00      	cmp	r6, #0
 8005e84:	d0fa      	beq.n	8005e7c <__sflush_r+0x18>
 8005e86:	2300      	movs	r3, #0
 8005e88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e8c:	682f      	ldr	r7, [r5, #0]
 8005e8e:	602b      	str	r3, [r5, #0]
 8005e90:	d032      	beq.n	8005ef8 <__sflush_r+0x94>
 8005e92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e94:	89a3      	ldrh	r3, [r4, #12]
 8005e96:	075a      	lsls	r2, r3, #29
 8005e98:	d505      	bpl.n	8005ea6 <__sflush_r+0x42>
 8005e9a:	6863      	ldr	r3, [r4, #4]
 8005e9c:	1ac0      	subs	r0, r0, r3
 8005e9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ea0:	b10b      	cbz	r3, 8005ea6 <__sflush_r+0x42>
 8005ea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ea4:	1ac0      	subs	r0, r0, r3
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005eac:	4628      	mov	r0, r5
 8005eae:	6a21      	ldr	r1, [r4, #32]
 8005eb0:	47b0      	blx	r6
 8005eb2:	1c43      	adds	r3, r0, #1
 8005eb4:	89a3      	ldrh	r3, [r4, #12]
 8005eb6:	d106      	bne.n	8005ec6 <__sflush_r+0x62>
 8005eb8:	6829      	ldr	r1, [r5, #0]
 8005eba:	291d      	cmp	r1, #29
 8005ebc:	d82c      	bhi.n	8005f18 <__sflush_r+0xb4>
 8005ebe:	4a29      	ldr	r2, [pc, #164]	; (8005f64 <__sflush_r+0x100>)
 8005ec0:	40ca      	lsrs	r2, r1
 8005ec2:	07d6      	lsls	r6, r2, #31
 8005ec4:	d528      	bpl.n	8005f18 <__sflush_r+0xb4>
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	6062      	str	r2, [r4, #4]
 8005eca:	6922      	ldr	r2, [r4, #16]
 8005ecc:	04d9      	lsls	r1, r3, #19
 8005ece:	6022      	str	r2, [r4, #0]
 8005ed0:	d504      	bpl.n	8005edc <__sflush_r+0x78>
 8005ed2:	1c42      	adds	r2, r0, #1
 8005ed4:	d101      	bne.n	8005eda <__sflush_r+0x76>
 8005ed6:	682b      	ldr	r3, [r5, #0]
 8005ed8:	b903      	cbnz	r3, 8005edc <__sflush_r+0x78>
 8005eda:	6560      	str	r0, [r4, #84]	; 0x54
 8005edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ede:	602f      	str	r7, [r5, #0]
 8005ee0:	2900      	cmp	r1, #0
 8005ee2:	d0cb      	beq.n	8005e7c <__sflush_r+0x18>
 8005ee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	d002      	beq.n	8005ef2 <__sflush_r+0x8e>
 8005eec:	4628      	mov	r0, r5
 8005eee:	f7ff f9bb 	bl	8005268 <_free_r>
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	6360      	str	r0, [r4, #52]	; 0x34
 8005ef6:	e7c2      	b.n	8005e7e <__sflush_r+0x1a>
 8005ef8:	6a21      	ldr	r1, [r4, #32]
 8005efa:	2301      	movs	r3, #1
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b0      	blx	r6
 8005f00:	1c41      	adds	r1, r0, #1
 8005f02:	d1c7      	bne.n	8005e94 <__sflush_r+0x30>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d0c4      	beq.n	8005e94 <__sflush_r+0x30>
 8005f0a:	2b1d      	cmp	r3, #29
 8005f0c:	d001      	beq.n	8005f12 <__sflush_r+0xae>
 8005f0e:	2b16      	cmp	r3, #22
 8005f10:	d101      	bne.n	8005f16 <__sflush_r+0xb2>
 8005f12:	602f      	str	r7, [r5, #0]
 8005f14:	e7b2      	b.n	8005e7c <__sflush_r+0x18>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f1c:	81a3      	strh	r3, [r4, #12]
 8005f1e:	e7ae      	b.n	8005e7e <__sflush_r+0x1a>
 8005f20:	690f      	ldr	r7, [r1, #16]
 8005f22:	2f00      	cmp	r7, #0
 8005f24:	d0aa      	beq.n	8005e7c <__sflush_r+0x18>
 8005f26:	0793      	lsls	r3, r2, #30
 8005f28:	bf18      	it	ne
 8005f2a:	2300      	movne	r3, #0
 8005f2c:	680e      	ldr	r6, [r1, #0]
 8005f2e:	bf08      	it	eq
 8005f30:	694b      	ldreq	r3, [r1, #20]
 8005f32:	1bf6      	subs	r6, r6, r7
 8005f34:	600f      	str	r7, [r1, #0]
 8005f36:	608b      	str	r3, [r1, #8]
 8005f38:	2e00      	cmp	r6, #0
 8005f3a:	dd9f      	ble.n	8005e7c <__sflush_r+0x18>
 8005f3c:	4633      	mov	r3, r6
 8005f3e:	463a      	mov	r2, r7
 8005f40:	4628      	mov	r0, r5
 8005f42:	6a21      	ldr	r1, [r4, #32]
 8005f44:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005f48:	47e0      	blx	ip
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	dc06      	bgt.n	8005f5c <__sflush_r+0xf8>
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	f04f 30ff 	mov.w	r0, #4294967295
 8005f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f58:	81a3      	strh	r3, [r4, #12]
 8005f5a:	e790      	b.n	8005e7e <__sflush_r+0x1a>
 8005f5c:	4407      	add	r7, r0
 8005f5e:	1a36      	subs	r6, r6, r0
 8005f60:	e7ea      	b.n	8005f38 <__sflush_r+0xd4>
 8005f62:	bf00      	nop
 8005f64:	20400001 	.word	0x20400001

08005f68 <_fflush_r>:
 8005f68:	b538      	push	{r3, r4, r5, lr}
 8005f6a:	690b      	ldr	r3, [r1, #16]
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	460c      	mov	r4, r1
 8005f70:	b913      	cbnz	r3, 8005f78 <_fflush_r+0x10>
 8005f72:	2500      	movs	r5, #0
 8005f74:	4628      	mov	r0, r5
 8005f76:	bd38      	pop	{r3, r4, r5, pc}
 8005f78:	b118      	cbz	r0, 8005f82 <_fflush_r+0x1a>
 8005f7a:	6983      	ldr	r3, [r0, #24]
 8005f7c:	b90b      	cbnz	r3, 8005f82 <_fflush_r+0x1a>
 8005f7e:	f000 f887 	bl	8006090 <__sinit>
 8005f82:	4b14      	ldr	r3, [pc, #80]	; (8005fd4 <_fflush_r+0x6c>)
 8005f84:	429c      	cmp	r4, r3
 8005f86:	d11b      	bne.n	8005fc0 <_fflush_r+0x58>
 8005f88:	686c      	ldr	r4, [r5, #4]
 8005f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d0ef      	beq.n	8005f72 <_fflush_r+0xa>
 8005f92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f94:	07d0      	lsls	r0, r2, #31
 8005f96:	d404      	bmi.n	8005fa2 <_fflush_r+0x3a>
 8005f98:	0599      	lsls	r1, r3, #22
 8005f9a:	d402      	bmi.n	8005fa2 <_fflush_r+0x3a>
 8005f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f9e:	f000 f915 	bl	80061cc <__retarget_lock_acquire_recursive>
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	f7ff ff5d 	bl	8005e64 <__sflush_r>
 8005faa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fac:	4605      	mov	r5, r0
 8005fae:	07da      	lsls	r2, r3, #31
 8005fb0:	d4e0      	bmi.n	8005f74 <_fflush_r+0xc>
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	059b      	lsls	r3, r3, #22
 8005fb6:	d4dd      	bmi.n	8005f74 <_fflush_r+0xc>
 8005fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fba:	f000 f908 	bl	80061ce <__retarget_lock_release_recursive>
 8005fbe:	e7d9      	b.n	8005f74 <_fflush_r+0xc>
 8005fc0:	4b05      	ldr	r3, [pc, #20]	; (8005fd8 <_fflush_r+0x70>)
 8005fc2:	429c      	cmp	r4, r3
 8005fc4:	d101      	bne.n	8005fca <_fflush_r+0x62>
 8005fc6:	68ac      	ldr	r4, [r5, #8]
 8005fc8:	e7df      	b.n	8005f8a <_fflush_r+0x22>
 8005fca:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <_fflush_r+0x74>)
 8005fcc:	429c      	cmp	r4, r3
 8005fce:	bf08      	it	eq
 8005fd0:	68ec      	ldreq	r4, [r5, #12]
 8005fd2:	e7da      	b.n	8005f8a <_fflush_r+0x22>
 8005fd4:	080068dc 	.word	0x080068dc
 8005fd8:	080068fc 	.word	0x080068fc
 8005fdc:	080068bc 	.word	0x080068bc

08005fe0 <std>:
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	b510      	push	{r4, lr}
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	e9c0 3300 	strd	r3, r3, [r0]
 8005fea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fee:	6083      	str	r3, [r0, #8]
 8005ff0:	8181      	strh	r1, [r0, #12]
 8005ff2:	6643      	str	r3, [r0, #100]	; 0x64
 8005ff4:	81c2      	strh	r2, [r0, #14]
 8005ff6:	6183      	str	r3, [r0, #24]
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	2208      	movs	r2, #8
 8005ffc:	305c      	adds	r0, #92	; 0x5c
 8005ffe:	f7ff f861 	bl	80050c4 <memset>
 8006002:	4b05      	ldr	r3, [pc, #20]	; (8006018 <std+0x38>)
 8006004:	6224      	str	r4, [r4, #32]
 8006006:	6263      	str	r3, [r4, #36]	; 0x24
 8006008:	4b04      	ldr	r3, [pc, #16]	; (800601c <std+0x3c>)
 800600a:	62a3      	str	r3, [r4, #40]	; 0x28
 800600c:	4b04      	ldr	r3, [pc, #16]	; (8006020 <std+0x40>)
 800600e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006010:	4b04      	ldr	r3, [pc, #16]	; (8006024 <std+0x44>)
 8006012:	6323      	str	r3, [r4, #48]	; 0x30
 8006014:	bd10      	pop	{r4, pc}
 8006016:	bf00      	nop
 8006018:	080063ed 	.word	0x080063ed
 800601c:	0800640f 	.word	0x0800640f
 8006020:	08006447 	.word	0x08006447
 8006024:	0800646b 	.word	0x0800646b

08006028 <_cleanup_r>:
 8006028:	4901      	ldr	r1, [pc, #4]	; (8006030 <_cleanup_r+0x8>)
 800602a:	f000 b8af 	b.w	800618c <_fwalk_reent>
 800602e:	bf00      	nop
 8006030:	08005f69 	.word	0x08005f69

08006034 <__sfmoreglue>:
 8006034:	2268      	movs	r2, #104	; 0x68
 8006036:	b570      	push	{r4, r5, r6, lr}
 8006038:	1e4d      	subs	r5, r1, #1
 800603a:	4355      	muls	r5, r2
 800603c:	460e      	mov	r6, r1
 800603e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006042:	f7ff f979 	bl	8005338 <_malloc_r>
 8006046:	4604      	mov	r4, r0
 8006048:	b140      	cbz	r0, 800605c <__sfmoreglue+0x28>
 800604a:	2100      	movs	r1, #0
 800604c:	e9c0 1600 	strd	r1, r6, [r0]
 8006050:	300c      	adds	r0, #12
 8006052:	60a0      	str	r0, [r4, #8]
 8006054:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006058:	f7ff f834 	bl	80050c4 <memset>
 800605c:	4620      	mov	r0, r4
 800605e:	bd70      	pop	{r4, r5, r6, pc}

08006060 <__sfp_lock_acquire>:
 8006060:	4801      	ldr	r0, [pc, #4]	; (8006068 <__sfp_lock_acquire+0x8>)
 8006062:	f000 b8b3 	b.w	80061cc <__retarget_lock_acquire_recursive>
 8006066:	bf00      	nop
 8006068:	20000341 	.word	0x20000341

0800606c <__sfp_lock_release>:
 800606c:	4801      	ldr	r0, [pc, #4]	; (8006074 <__sfp_lock_release+0x8>)
 800606e:	f000 b8ae 	b.w	80061ce <__retarget_lock_release_recursive>
 8006072:	bf00      	nop
 8006074:	20000341 	.word	0x20000341

08006078 <__sinit_lock_acquire>:
 8006078:	4801      	ldr	r0, [pc, #4]	; (8006080 <__sinit_lock_acquire+0x8>)
 800607a:	f000 b8a7 	b.w	80061cc <__retarget_lock_acquire_recursive>
 800607e:	bf00      	nop
 8006080:	20000342 	.word	0x20000342

08006084 <__sinit_lock_release>:
 8006084:	4801      	ldr	r0, [pc, #4]	; (800608c <__sinit_lock_release+0x8>)
 8006086:	f000 b8a2 	b.w	80061ce <__retarget_lock_release_recursive>
 800608a:	bf00      	nop
 800608c:	20000342 	.word	0x20000342

08006090 <__sinit>:
 8006090:	b510      	push	{r4, lr}
 8006092:	4604      	mov	r4, r0
 8006094:	f7ff fff0 	bl	8006078 <__sinit_lock_acquire>
 8006098:	69a3      	ldr	r3, [r4, #24]
 800609a:	b11b      	cbz	r3, 80060a4 <__sinit+0x14>
 800609c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060a0:	f7ff bff0 	b.w	8006084 <__sinit_lock_release>
 80060a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80060a8:	6523      	str	r3, [r4, #80]	; 0x50
 80060aa:	4b13      	ldr	r3, [pc, #76]	; (80060f8 <__sinit+0x68>)
 80060ac:	4a13      	ldr	r2, [pc, #76]	; (80060fc <__sinit+0x6c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80060b2:	42a3      	cmp	r3, r4
 80060b4:	bf08      	it	eq
 80060b6:	2301      	moveq	r3, #1
 80060b8:	4620      	mov	r0, r4
 80060ba:	bf08      	it	eq
 80060bc:	61a3      	streq	r3, [r4, #24]
 80060be:	f000 f81f 	bl	8006100 <__sfp>
 80060c2:	6060      	str	r0, [r4, #4]
 80060c4:	4620      	mov	r0, r4
 80060c6:	f000 f81b 	bl	8006100 <__sfp>
 80060ca:	60a0      	str	r0, [r4, #8]
 80060cc:	4620      	mov	r0, r4
 80060ce:	f000 f817 	bl	8006100 <__sfp>
 80060d2:	2200      	movs	r2, #0
 80060d4:	2104      	movs	r1, #4
 80060d6:	60e0      	str	r0, [r4, #12]
 80060d8:	6860      	ldr	r0, [r4, #4]
 80060da:	f7ff ff81 	bl	8005fe0 <std>
 80060de:	2201      	movs	r2, #1
 80060e0:	2109      	movs	r1, #9
 80060e2:	68a0      	ldr	r0, [r4, #8]
 80060e4:	f7ff ff7c 	bl	8005fe0 <std>
 80060e8:	2202      	movs	r2, #2
 80060ea:	2112      	movs	r1, #18
 80060ec:	68e0      	ldr	r0, [r4, #12]
 80060ee:	f7ff ff77 	bl	8005fe0 <std>
 80060f2:	2301      	movs	r3, #1
 80060f4:	61a3      	str	r3, [r4, #24]
 80060f6:	e7d1      	b.n	800609c <__sinit+0xc>
 80060f8:	080067d4 	.word	0x080067d4
 80060fc:	08006029 	.word	0x08006029

08006100 <__sfp>:
 8006100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006102:	4607      	mov	r7, r0
 8006104:	f7ff ffac 	bl	8006060 <__sfp_lock_acquire>
 8006108:	4b1e      	ldr	r3, [pc, #120]	; (8006184 <__sfp+0x84>)
 800610a:	681e      	ldr	r6, [r3, #0]
 800610c:	69b3      	ldr	r3, [r6, #24]
 800610e:	b913      	cbnz	r3, 8006116 <__sfp+0x16>
 8006110:	4630      	mov	r0, r6
 8006112:	f7ff ffbd 	bl	8006090 <__sinit>
 8006116:	3648      	adds	r6, #72	; 0x48
 8006118:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800611c:	3b01      	subs	r3, #1
 800611e:	d503      	bpl.n	8006128 <__sfp+0x28>
 8006120:	6833      	ldr	r3, [r6, #0]
 8006122:	b30b      	cbz	r3, 8006168 <__sfp+0x68>
 8006124:	6836      	ldr	r6, [r6, #0]
 8006126:	e7f7      	b.n	8006118 <__sfp+0x18>
 8006128:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800612c:	b9d5      	cbnz	r5, 8006164 <__sfp+0x64>
 800612e:	4b16      	ldr	r3, [pc, #88]	; (8006188 <__sfp+0x88>)
 8006130:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006134:	60e3      	str	r3, [r4, #12]
 8006136:	6665      	str	r5, [r4, #100]	; 0x64
 8006138:	f000 f847 	bl	80061ca <__retarget_lock_init_recursive>
 800613c:	f7ff ff96 	bl	800606c <__sfp_lock_release>
 8006140:	2208      	movs	r2, #8
 8006142:	4629      	mov	r1, r5
 8006144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800614c:	6025      	str	r5, [r4, #0]
 800614e:	61a5      	str	r5, [r4, #24]
 8006150:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006154:	f7fe ffb6 	bl	80050c4 <memset>
 8006158:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800615c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006160:	4620      	mov	r0, r4
 8006162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006164:	3468      	adds	r4, #104	; 0x68
 8006166:	e7d9      	b.n	800611c <__sfp+0x1c>
 8006168:	2104      	movs	r1, #4
 800616a:	4638      	mov	r0, r7
 800616c:	f7ff ff62 	bl	8006034 <__sfmoreglue>
 8006170:	4604      	mov	r4, r0
 8006172:	6030      	str	r0, [r6, #0]
 8006174:	2800      	cmp	r0, #0
 8006176:	d1d5      	bne.n	8006124 <__sfp+0x24>
 8006178:	f7ff ff78 	bl	800606c <__sfp_lock_release>
 800617c:	230c      	movs	r3, #12
 800617e:	603b      	str	r3, [r7, #0]
 8006180:	e7ee      	b.n	8006160 <__sfp+0x60>
 8006182:	bf00      	nop
 8006184:	080067d4 	.word	0x080067d4
 8006188:	ffff0001 	.word	0xffff0001

0800618c <_fwalk_reent>:
 800618c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006190:	4606      	mov	r6, r0
 8006192:	4688      	mov	r8, r1
 8006194:	2700      	movs	r7, #0
 8006196:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800619a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800619e:	f1b9 0901 	subs.w	r9, r9, #1
 80061a2:	d505      	bpl.n	80061b0 <_fwalk_reent+0x24>
 80061a4:	6824      	ldr	r4, [r4, #0]
 80061a6:	2c00      	cmp	r4, #0
 80061a8:	d1f7      	bne.n	800619a <_fwalk_reent+0xe>
 80061aa:	4638      	mov	r0, r7
 80061ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061b0:	89ab      	ldrh	r3, [r5, #12]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d907      	bls.n	80061c6 <_fwalk_reent+0x3a>
 80061b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061ba:	3301      	adds	r3, #1
 80061bc:	d003      	beq.n	80061c6 <_fwalk_reent+0x3a>
 80061be:	4629      	mov	r1, r5
 80061c0:	4630      	mov	r0, r6
 80061c2:	47c0      	blx	r8
 80061c4:	4307      	orrs	r7, r0
 80061c6:	3568      	adds	r5, #104	; 0x68
 80061c8:	e7e9      	b.n	800619e <_fwalk_reent+0x12>

080061ca <__retarget_lock_init_recursive>:
 80061ca:	4770      	bx	lr

080061cc <__retarget_lock_acquire_recursive>:
 80061cc:	4770      	bx	lr

080061ce <__retarget_lock_release_recursive>:
 80061ce:	4770      	bx	lr

080061d0 <__swhatbuf_r>:
 80061d0:	b570      	push	{r4, r5, r6, lr}
 80061d2:	460e      	mov	r6, r1
 80061d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d8:	4614      	mov	r4, r2
 80061da:	2900      	cmp	r1, #0
 80061dc:	461d      	mov	r5, r3
 80061de:	b096      	sub	sp, #88	; 0x58
 80061e0:	da08      	bge.n	80061f4 <__swhatbuf_r+0x24>
 80061e2:	2200      	movs	r2, #0
 80061e4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	061a      	lsls	r2, r3, #24
 80061ec:	d410      	bmi.n	8006210 <__swhatbuf_r+0x40>
 80061ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061f2:	e00e      	b.n	8006212 <__swhatbuf_r+0x42>
 80061f4:	466a      	mov	r2, sp
 80061f6:	f000 f95f 	bl	80064b8 <_fstat_r>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	dbf1      	blt.n	80061e2 <__swhatbuf_r+0x12>
 80061fe:	9a01      	ldr	r2, [sp, #4]
 8006200:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006204:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006208:	425a      	negs	r2, r3
 800620a:	415a      	adcs	r2, r3
 800620c:	602a      	str	r2, [r5, #0]
 800620e:	e7ee      	b.n	80061ee <__swhatbuf_r+0x1e>
 8006210:	2340      	movs	r3, #64	; 0x40
 8006212:	2000      	movs	r0, #0
 8006214:	6023      	str	r3, [r4, #0]
 8006216:	b016      	add	sp, #88	; 0x58
 8006218:	bd70      	pop	{r4, r5, r6, pc}
	...

0800621c <__smakebuf_r>:
 800621c:	898b      	ldrh	r3, [r1, #12]
 800621e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006220:	079d      	lsls	r5, r3, #30
 8006222:	4606      	mov	r6, r0
 8006224:	460c      	mov	r4, r1
 8006226:	d507      	bpl.n	8006238 <__smakebuf_r+0x1c>
 8006228:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	6123      	str	r3, [r4, #16]
 8006230:	2301      	movs	r3, #1
 8006232:	6163      	str	r3, [r4, #20]
 8006234:	b002      	add	sp, #8
 8006236:	bd70      	pop	{r4, r5, r6, pc}
 8006238:	466a      	mov	r2, sp
 800623a:	ab01      	add	r3, sp, #4
 800623c:	f7ff ffc8 	bl	80061d0 <__swhatbuf_r>
 8006240:	9900      	ldr	r1, [sp, #0]
 8006242:	4605      	mov	r5, r0
 8006244:	4630      	mov	r0, r6
 8006246:	f7ff f877 	bl	8005338 <_malloc_r>
 800624a:	b948      	cbnz	r0, 8006260 <__smakebuf_r+0x44>
 800624c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006250:	059a      	lsls	r2, r3, #22
 8006252:	d4ef      	bmi.n	8006234 <__smakebuf_r+0x18>
 8006254:	f023 0303 	bic.w	r3, r3, #3
 8006258:	f043 0302 	orr.w	r3, r3, #2
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	e7e3      	b.n	8006228 <__smakebuf_r+0xc>
 8006260:	4b0d      	ldr	r3, [pc, #52]	; (8006298 <__smakebuf_r+0x7c>)
 8006262:	62b3      	str	r3, [r6, #40]	; 0x28
 8006264:	89a3      	ldrh	r3, [r4, #12]
 8006266:	6020      	str	r0, [r4, #0]
 8006268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	9b00      	ldr	r3, [sp, #0]
 8006270:	6120      	str	r0, [r4, #16]
 8006272:	6163      	str	r3, [r4, #20]
 8006274:	9b01      	ldr	r3, [sp, #4]
 8006276:	b15b      	cbz	r3, 8006290 <__smakebuf_r+0x74>
 8006278:	4630      	mov	r0, r6
 800627a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800627e:	f000 f92d 	bl	80064dc <_isatty_r>
 8006282:	b128      	cbz	r0, 8006290 <__smakebuf_r+0x74>
 8006284:	89a3      	ldrh	r3, [r4, #12]
 8006286:	f023 0303 	bic.w	r3, r3, #3
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	81a3      	strh	r3, [r4, #12]
 8006290:	89a0      	ldrh	r0, [r4, #12]
 8006292:	4305      	orrs	r5, r0
 8006294:	81a5      	strh	r5, [r4, #12]
 8006296:	e7cd      	b.n	8006234 <__smakebuf_r+0x18>
 8006298:	08006029 	.word	0x08006029

0800629c <memchr>:
 800629c:	4603      	mov	r3, r0
 800629e:	b510      	push	{r4, lr}
 80062a0:	b2c9      	uxtb	r1, r1
 80062a2:	4402      	add	r2, r0
 80062a4:	4293      	cmp	r3, r2
 80062a6:	4618      	mov	r0, r3
 80062a8:	d101      	bne.n	80062ae <memchr+0x12>
 80062aa:	2000      	movs	r0, #0
 80062ac:	e003      	b.n	80062b6 <memchr+0x1a>
 80062ae:	7804      	ldrb	r4, [r0, #0]
 80062b0:	3301      	adds	r3, #1
 80062b2:	428c      	cmp	r4, r1
 80062b4:	d1f6      	bne.n	80062a4 <memchr+0x8>
 80062b6:	bd10      	pop	{r4, pc}

080062b8 <memmove>:
 80062b8:	4288      	cmp	r0, r1
 80062ba:	b510      	push	{r4, lr}
 80062bc:	eb01 0402 	add.w	r4, r1, r2
 80062c0:	d902      	bls.n	80062c8 <memmove+0x10>
 80062c2:	4284      	cmp	r4, r0
 80062c4:	4623      	mov	r3, r4
 80062c6:	d807      	bhi.n	80062d8 <memmove+0x20>
 80062c8:	1e43      	subs	r3, r0, #1
 80062ca:	42a1      	cmp	r1, r4
 80062cc:	d008      	beq.n	80062e0 <memmove+0x28>
 80062ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062d6:	e7f8      	b.n	80062ca <memmove+0x12>
 80062d8:	4601      	mov	r1, r0
 80062da:	4402      	add	r2, r0
 80062dc:	428a      	cmp	r2, r1
 80062de:	d100      	bne.n	80062e2 <memmove+0x2a>
 80062e0:	bd10      	pop	{r4, pc}
 80062e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80062ea:	e7f7      	b.n	80062dc <memmove+0x24>

080062ec <__malloc_lock>:
 80062ec:	4801      	ldr	r0, [pc, #4]	; (80062f4 <__malloc_lock+0x8>)
 80062ee:	f7ff bf6d 	b.w	80061cc <__retarget_lock_acquire_recursive>
 80062f2:	bf00      	nop
 80062f4:	20000340 	.word	0x20000340

080062f8 <__malloc_unlock>:
 80062f8:	4801      	ldr	r0, [pc, #4]	; (8006300 <__malloc_unlock+0x8>)
 80062fa:	f7ff bf68 	b.w	80061ce <__retarget_lock_release_recursive>
 80062fe:	bf00      	nop
 8006300:	20000340 	.word	0x20000340

08006304 <_realloc_r>:
 8006304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006308:	4680      	mov	r8, r0
 800630a:	4614      	mov	r4, r2
 800630c:	460e      	mov	r6, r1
 800630e:	b921      	cbnz	r1, 800631a <_realloc_r+0x16>
 8006310:	4611      	mov	r1, r2
 8006312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006316:	f7ff b80f 	b.w	8005338 <_malloc_r>
 800631a:	b92a      	cbnz	r2, 8006328 <_realloc_r+0x24>
 800631c:	f7fe ffa4 	bl	8005268 <_free_r>
 8006320:	4625      	mov	r5, r4
 8006322:	4628      	mov	r0, r5
 8006324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006328:	f000 f8fa 	bl	8006520 <_malloc_usable_size_r>
 800632c:	4284      	cmp	r4, r0
 800632e:	4607      	mov	r7, r0
 8006330:	d802      	bhi.n	8006338 <_realloc_r+0x34>
 8006332:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006336:	d812      	bhi.n	800635e <_realloc_r+0x5a>
 8006338:	4621      	mov	r1, r4
 800633a:	4640      	mov	r0, r8
 800633c:	f7fe fffc 	bl	8005338 <_malloc_r>
 8006340:	4605      	mov	r5, r0
 8006342:	2800      	cmp	r0, #0
 8006344:	d0ed      	beq.n	8006322 <_realloc_r+0x1e>
 8006346:	42bc      	cmp	r4, r7
 8006348:	4622      	mov	r2, r4
 800634a:	4631      	mov	r1, r6
 800634c:	bf28      	it	cs
 800634e:	463a      	movcs	r2, r7
 8006350:	f7fe feaa 	bl	80050a8 <memcpy>
 8006354:	4631      	mov	r1, r6
 8006356:	4640      	mov	r0, r8
 8006358:	f7fe ff86 	bl	8005268 <_free_r>
 800635c:	e7e1      	b.n	8006322 <_realloc_r+0x1e>
 800635e:	4635      	mov	r5, r6
 8006360:	e7df      	b.n	8006322 <_realloc_r+0x1e>

08006362 <_raise_r>:
 8006362:	291f      	cmp	r1, #31
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4604      	mov	r4, r0
 8006368:	460d      	mov	r5, r1
 800636a:	d904      	bls.n	8006376 <_raise_r+0x14>
 800636c:	2316      	movs	r3, #22
 800636e:	6003      	str	r3, [r0, #0]
 8006370:	f04f 30ff 	mov.w	r0, #4294967295
 8006374:	bd38      	pop	{r3, r4, r5, pc}
 8006376:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006378:	b112      	cbz	r2, 8006380 <_raise_r+0x1e>
 800637a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800637e:	b94b      	cbnz	r3, 8006394 <_raise_r+0x32>
 8006380:	4620      	mov	r0, r4
 8006382:	f000 f831 	bl	80063e8 <_getpid_r>
 8006386:	462a      	mov	r2, r5
 8006388:	4601      	mov	r1, r0
 800638a:	4620      	mov	r0, r4
 800638c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006390:	f000 b818 	b.w	80063c4 <_kill_r>
 8006394:	2b01      	cmp	r3, #1
 8006396:	d00a      	beq.n	80063ae <_raise_r+0x4c>
 8006398:	1c59      	adds	r1, r3, #1
 800639a:	d103      	bne.n	80063a4 <_raise_r+0x42>
 800639c:	2316      	movs	r3, #22
 800639e:	6003      	str	r3, [r0, #0]
 80063a0:	2001      	movs	r0, #1
 80063a2:	e7e7      	b.n	8006374 <_raise_r+0x12>
 80063a4:	2400      	movs	r4, #0
 80063a6:	4628      	mov	r0, r5
 80063a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80063ac:	4798      	blx	r3
 80063ae:	2000      	movs	r0, #0
 80063b0:	e7e0      	b.n	8006374 <_raise_r+0x12>
	...

080063b4 <raise>:
 80063b4:	4b02      	ldr	r3, [pc, #8]	; (80063c0 <raise+0xc>)
 80063b6:	4601      	mov	r1, r0
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	f7ff bfd2 	b.w	8006362 <_raise_r>
 80063be:	bf00      	nop
 80063c0:	200000c8 	.word	0x200000c8

080063c4 <_kill_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	2300      	movs	r3, #0
 80063c8:	4d06      	ldr	r5, [pc, #24]	; (80063e4 <_kill_r+0x20>)
 80063ca:	4604      	mov	r4, r0
 80063cc:	4608      	mov	r0, r1
 80063ce:	4611      	mov	r1, r2
 80063d0:	602b      	str	r3, [r5, #0]
 80063d2:	f7fb fd30 	bl	8001e36 <_kill>
 80063d6:	1c43      	adds	r3, r0, #1
 80063d8:	d102      	bne.n	80063e0 <_kill_r+0x1c>
 80063da:	682b      	ldr	r3, [r5, #0]
 80063dc:	b103      	cbz	r3, 80063e0 <_kill_r+0x1c>
 80063de:	6023      	str	r3, [r4, #0]
 80063e0:	bd38      	pop	{r3, r4, r5, pc}
 80063e2:	bf00      	nop
 80063e4:	20000344 	.word	0x20000344

080063e8 <_getpid_r>:
 80063e8:	f7fb bd1e 	b.w	8001e28 <_getpid>

080063ec <__sread>:
 80063ec:	b510      	push	{r4, lr}
 80063ee:	460c      	mov	r4, r1
 80063f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f4:	f000 f89c 	bl	8006530 <_read_r>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	bfab      	itete	ge
 80063fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006400:	181b      	addge	r3, r3, r0
 8006402:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006406:	bfac      	ite	ge
 8006408:	6563      	strge	r3, [r4, #84]	; 0x54
 800640a:	81a3      	strhlt	r3, [r4, #12]
 800640c:	bd10      	pop	{r4, pc}

0800640e <__swrite>:
 800640e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006412:	461f      	mov	r7, r3
 8006414:	898b      	ldrh	r3, [r1, #12]
 8006416:	4605      	mov	r5, r0
 8006418:	05db      	lsls	r3, r3, #23
 800641a:	460c      	mov	r4, r1
 800641c:	4616      	mov	r6, r2
 800641e:	d505      	bpl.n	800642c <__swrite+0x1e>
 8006420:	2302      	movs	r3, #2
 8006422:	2200      	movs	r2, #0
 8006424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006428:	f000 f868 	bl	80064fc <_lseek_r>
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	4632      	mov	r2, r6
 8006430:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006434:	81a3      	strh	r3, [r4, #12]
 8006436:	4628      	mov	r0, r5
 8006438:	463b      	mov	r3, r7
 800643a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800643e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006442:	f000 b817 	b.w	8006474 <_write_r>

08006446 <__sseek>:
 8006446:	b510      	push	{r4, lr}
 8006448:	460c      	mov	r4, r1
 800644a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800644e:	f000 f855 	bl	80064fc <_lseek_r>
 8006452:	1c43      	adds	r3, r0, #1
 8006454:	89a3      	ldrh	r3, [r4, #12]
 8006456:	bf15      	itete	ne
 8006458:	6560      	strne	r0, [r4, #84]	; 0x54
 800645a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800645e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006462:	81a3      	strheq	r3, [r4, #12]
 8006464:	bf18      	it	ne
 8006466:	81a3      	strhne	r3, [r4, #12]
 8006468:	bd10      	pop	{r4, pc}

0800646a <__sclose>:
 800646a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800646e:	f000 b813 	b.w	8006498 <_close_r>
	...

08006474 <_write_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	4604      	mov	r4, r0
 8006478:	4608      	mov	r0, r1
 800647a:	4611      	mov	r1, r2
 800647c:	2200      	movs	r2, #0
 800647e:	4d05      	ldr	r5, [pc, #20]	; (8006494 <_write_r+0x20>)
 8006480:	602a      	str	r2, [r5, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	f7fb fd0e 	bl	8001ea4 <_write>
 8006488:	1c43      	adds	r3, r0, #1
 800648a:	d102      	bne.n	8006492 <_write_r+0x1e>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	b103      	cbz	r3, 8006492 <_write_r+0x1e>
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	bd38      	pop	{r3, r4, r5, pc}
 8006494:	20000344 	.word	0x20000344

08006498 <_close_r>:
 8006498:	b538      	push	{r3, r4, r5, lr}
 800649a:	2300      	movs	r3, #0
 800649c:	4d05      	ldr	r5, [pc, #20]	; (80064b4 <_close_r+0x1c>)
 800649e:	4604      	mov	r4, r0
 80064a0:	4608      	mov	r0, r1
 80064a2:	602b      	str	r3, [r5, #0]
 80064a4:	f7fb fd1a 	bl	8001edc <_close>
 80064a8:	1c43      	adds	r3, r0, #1
 80064aa:	d102      	bne.n	80064b2 <_close_r+0x1a>
 80064ac:	682b      	ldr	r3, [r5, #0]
 80064ae:	b103      	cbz	r3, 80064b2 <_close_r+0x1a>
 80064b0:	6023      	str	r3, [r4, #0]
 80064b2:	bd38      	pop	{r3, r4, r5, pc}
 80064b4:	20000344 	.word	0x20000344

080064b8 <_fstat_r>:
 80064b8:	b538      	push	{r3, r4, r5, lr}
 80064ba:	2300      	movs	r3, #0
 80064bc:	4d06      	ldr	r5, [pc, #24]	; (80064d8 <_fstat_r+0x20>)
 80064be:	4604      	mov	r4, r0
 80064c0:	4608      	mov	r0, r1
 80064c2:	4611      	mov	r1, r2
 80064c4:	602b      	str	r3, [r5, #0]
 80064c6:	f7fb fd14 	bl	8001ef2 <_fstat>
 80064ca:	1c43      	adds	r3, r0, #1
 80064cc:	d102      	bne.n	80064d4 <_fstat_r+0x1c>
 80064ce:	682b      	ldr	r3, [r5, #0]
 80064d0:	b103      	cbz	r3, 80064d4 <_fstat_r+0x1c>
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	bd38      	pop	{r3, r4, r5, pc}
 80064d6:	bf00      	nop
 80064d8:	20000344 	.word	0x20000344

080064dc <_isatty_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	2300      	movs	r3, #0
 80064e0:	4d05      	ldr	r5, [pc, #20]	; (80064f8 <_isatty_r+0x1c>)
 80064e2:	4604      	mov	r4, r0
 80064e4:	4608      	mov	r0, r1
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	f7fb fd12 	bl	8001f10 <_isatty>
 80064ec:	1c43      	adds	r3, r0, #1
 80064ee:	d102      	bne.n	80064f6 <_isatty_r+0x1a>
 80064f0:	682b      	ldr	r3, [r5, #0]
 80064f2:	b103      	cbz	r3, 80064f6 <_isatty_r+0x1a>
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	bd38      	pop	{r3, r4, r5, pc}
 80064f8:	20000344 	.word	0x20000344

080064fc <_lseek_r>:
 80064fc:	b538      	push	{r3, r4, r5, lr}
 80064fe:	4604      	mov	r4, r0
 8006500:	4608      	mov	r0, r1
 8006502:	4611      	mov	r1, r2
 8006504:	2200      	movs	r2, #0
 8006506:	4d05      	ldr	r5, [pc, #20]	; (800651c <_lseek_r+0x20>)
 8006508:	602a      	str	r2, [r5, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	f7fb fd0a 	bl	8001f24 <_lseek>
 8006510:	1c43      	adds	r3, r0, #1
 8006512:	d102      	bne.n	800651a <_lseek_r+0x1e>
 8006514:	682b      	ldr	r3, [r5, #0]
 8006516:	b103      	cbz	r3, 800651a <_lseek_r+0x1e>
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	bd38      	pop	{r3, r4, r5, pc}
 800651c:	20000344 	.word	0x20000344

08006520 <_malloc_usable_size_r>:
 8006520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006524:	1f18      	subs	r0, r3, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	bfbc      	itt	lt
 800652a:	580b      	ldrlt	r3, [r1, r0]
 800652c:	18c0      	addlt	r0, r0, r3
 800652e:	4770      	bx	lr

08006530 <_read_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4604      	mov	r4, r0
 8006534:	4608      	mov	r0, r1
 8006536:	4611      	mov	r1, r2
 8006538:	2200      	movs	r2, #0
 800653a:	4d05      	ldr	r5, [pc, #20]	; (8006550 <_read_r+0x20>)
 800653c:	602a      	str	r2, [r5, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	f7fb fc93 	bl	8001e6a <_read>
 8006544:	1c43      	adds	r3, r0, #1
 8006546:	d102      	bne.n	800654e <_read_r+0x1e>
 8006548:	682b      	ldr	r3, [r5, #0]
 800654a:	b103      	cbz	r3, 800654e <_read_r+0x1e>
 800654c:	6023      	str	r3, [r4, #0]
 800654e:	bd38      	pop	{r3, r4, r5, pc}
 8006550:	20000344 	.word	0x20000344

08006554 <_init>:
 8006554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006556:	bf00      	nop
 8006558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800655a:	bc08      	pop	{r3}
 800655c:	469e      	mov	lr, r3
 800655e:	4770      	bx	lr

08006560 <_fini>:
 8006560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006562:	bf00      	nop
 8006564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006566:	bc08      	pop	{r3}
 8006568:	469e      	mov	lr, r3
 800656a:	4770      	bx	lr
