<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="cpu_test_rgb2lcd_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_clk_wiz_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_processing_system7_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_v_axi4s_vid_out_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_axi_vdma_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_v_tc_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_auto_pc_5_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_auto_pc_7_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_blk_mem_gen_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_PS_to_CPU_controller_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_PS_to_CPU_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_axi_bram_ctrl_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_rst_ps7_0_100M_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_blk_mem_gen_1_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="cpu_test_proc_sys_reset_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_rst_ps7_0_100M_0_synth_1"/>
	</Run>
	<Run Id="cpu_test_bluex_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_axi_bram_ctrl_1_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_bram_ctrl_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_blk_mem_gen_2_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_blk_mem_gen_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_auto_pc_3_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="cpu_test_auto_pc_4_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_xbar_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_axi_gpio_0_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_auto_pc_6_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cpu_test_auto_pc_0_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="cpu_test_auto_pc_1_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="cpu_test_auto_pc_2_synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="cpu_test_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="cpu_test_rgb2lcd_0_0_synth_1"/>
		<Parent Id="cpu_test_clk_wiz_0_0_synth_1"/>
		<Parent Id="cpu_test_processing_system7_0_0_synth_1"/>
		<Parent Id="cpu_test_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="cpu_test_axi_vdma_0_0_synth_1"/>
		<Parent Id="cpu_test_v_tc_0_0_synth_1"/>
		<Parent Id="cpu_test_auto_pc_5_synth_1"/>
		<Parent Id="cpu_test_auto_pc_7_synth_1"/>
		<Parent Id="cpu_test_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="cpu_test_PS_to_CPU_controller_0_0_synth_1"/>
		<Parent Id="cpu_test_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="cpu_test_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="cpu_test_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="cpu_test_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="cpu_test_bluex_0_0_synth_1"/>
		<Parent Id="cpu_test_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="cpu_test_blk_mem_gen_2_0_synth_1"/>
		<Parent Id="cpu_test_auto_pc_3_synth_1"/>
		<Parent Id="cpu_test_auto_pc_4_synth_1"/>
		<Parent Id="cpu_test_xbar_0_synth_1"/>
		<Parent Id="cpu_test_axi_gpio_0_0_synth_1"/>
		<Parent Id="cpu_test_auto_pc_6_synth_1"/>
		<Parent Id="cpu_test_auto_pc_0_synth_1"/>
		<Parent Id="cpu_test_auto_pc_1_synth_1"/>
		<Parent Id="cpu_test_auto_pc_2_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

