// Seed: 1710638400
module module_0;
  wire id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
  wire  id_6;
  logic id_7;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_7;
  logic id_8 = -1;
endmodule
