#ifndef CS_SOC_H
#define CS_SOC_H

#include <stdint.h>
#include "common.h"


#define PAD( start, end ) JOIN( char pad , __COUNTER__ [end - start] )
#define JOIN( symbol1, symbol2 ) _DO_JOIN( symbol1, symbol2 )
#define _DO_JOIN( symbol1, symbol2 ) symbol1##symbol2

enum tmc_mode {Circular, Soft, Hard} ;

typedef struct __attribute__ ((__packed__)) debug_interface {
    PAD(0x0, 0x20);
    uint32_t ext_dbg_evt_status;
    uint32_t ext_dbg_evt_exe_ctrl;
    PAD(0x28, 0x30);
    uint64_t ext_dbg_watchpoint_addr_reg;
    PAD(0x038,0x080);
    uint32_t dbg_data_trans_reg_rev;
    uint32_t ext_dbg_inst_trans_reg;
    uint32_t ext_dbg_status_ctrl_reg;
    uint32_t dbg_data_trans_reg_transmit;
    uint32_t ext_dbg_res_ctrl_reg;
    uint32_t ext_dbg_aux_ctrl_reg;
    uint32_t ext_dbg_exception_catch_ctrl_reg;
    PAD(0x09C, 0x0A0);
    uint32_t ext_dbg_prog_ct_sample_reg_low;
    uint32_t ext_dbg_cid_sample_reg;
    uint32_t ext_dbg_virtual_context_sample_reg;
    uint32_t ext_dbg_prog_ct_sample_reg_high;
    PAD(0x0B0, 0x300);
    uint32_t os_lock_access_reg;
    PAD(0x304, 0x310);
    uint32_t ext_dbg_power_reset_ctrl_reg;
    uint32_t ext_dbg_processor_status_reg;
    PAD(0x318, 0x400);

    // breakpoints group
    uint64_t dbg_bp_val_reg0;
    uint32_t dbg_bp_ctrl_reg_EL1_0;
    PAD(0x40C, 0x410);
    uint64_t dbg_bp_val_reg1;
    uint32_t dbg_bp_ctrl_reg_EL1_1;
    PAD(0x41C, 0x420);
    uint64_t dbg_bp_val_reg2;
    uint32_t dbg_bp_ctrl_reg_EL1_2;
    PAD(0x42C, 0x430);
    uint64_t dbg_bp_val_reg3;
    uint32_t dbg_bp_ctrl_reg_EL1_3;
    PAD(0x43C, 0x440);
    uint64_t dbg_bp_val_reg4;
    uint32_t dbg_bp_ctrl_reg_EL1_4;
    PAD(0x44C, 0x450);
    uint64_t dbg_bp_val_reg5;
    uint32_t dbg_bp_ctrl_reg_EL1_5;
    PAD(0x45C, 0x800);

    // watchpointgroup
    uint64_t dbg_wp_val_reg0;
    uint32_t dbg_wp_ctrl_reg_EL1_0;
    PAD(0x80C, 0x810);
    uint64_t dbg_wp_val_reg1;
    uint32_t dbg_wp_ctrl_reg_EL1_1;
    PAD(0x81C, 0x820);
    uint64_t dbg_wp_val_reg2;
    uint32_t dbg_wp_ctrl_reg_EL1_2;
    PAD(0x82C, 0x830);
    uint64_t dbg_wp_val_reg3;
    uint32_t dbg_wp_ctrl_reg_EL1_3;
    PAD(0x83C, 0xD00);
    // end watchpoint group

    uint32_t mainID_reg_EL1;
    PAD(0xD04, 0xD20);
    uint64_t ext_dbg_processor_feat_reg0;
    uint64_t ext_DFR0_EL1;
    uint64_t aarch64_inst_set_attr_reg0_EL1;
    uint64_t aarch32_mem_model_feat_reg0_EL1;
    PAD(0xD40, 0xF00);
    uint32_t ext_dbg_int_mode_ctrl_reg;
    PAD(0xF04, 0xFA0);
    uint32_t claim_tag_set_reg;
    uint32_t claim_tag_clear_reg;
    uint32_t ext_dbg_dev_aff_reg0;
    uint32_t ext_dbg_dev_aff_reg1;
    uint32_t ext_dbg_lock_access;
    uint32_t ext_dbg_lock_status;
    uint32_t ext_dbg_auth_status;
    uint32_t ext_dbg_dev_arch_reg;
    uint32_t ext_dbg_dev_ID_reg2;
    uint32_t ext_dbg_dev_ID_reg1;
    uint32_t ext_dbg_dev_ID_reg0;
    uint32_t ext_dbg_dev_type_reg;
    uint32_t peri_identification_reg4;
    uint32_t peri_identification_reg5;
    uint32_t peri_identification_reg6;
    uint32_t peri_identification_reg7;
    uint32_t peri_identification_reg0;
    uint32_t peri_identification_reg1;
    uint32_t peri_identification_reg2;
    uint32_t peri_identification_reg3;
    uint32_t component_identification_reg0;
    uint32_t component_identification_reg1;
    uint32_t component_identification_reg2;
    uint32_t component_identification_reg3;
} Debug_interface;

typedef struct __attribute__((__packed__)) funnel_interface {
    uint32_t ctrl;
    uint32_t priority_ctrl;
    PAD(0x8, 0xEEC);
    uint32_t integration_test_atb_data_0;
    uint32_t integration_test_atb_ctrl_2;
    uint32_t integration_test_atb_ctrl_1;
    uint32_t integration_test_atb_ctrl_0;
    PAD(0xefc, 0xf00);
    uint32_t integration_mode_ctrl;
    PAD(0xF04, 0xFA0);
    uint32_t claim_tag_set;
    uint32_t claim_tag_clear;
    PAD(0xFA8, 0xFB0);
    uint32_t lock_access;
    uint32_t lock_status;
    uint32_t auth_status;
    PAD(0xFBC, 0xFC8);
    uint32_t dev_config;
    uint32_t dev_type_identifier;
    uint32_t peri_id_4;
    PAD(0xFD4, 0xFE0);
    uint32_t peri_id_0;
    uint32_t peri_id_1;
    uint32_t peri_id_2;
    uint32_t peri_id_3;
    uint32_t comp_id_0;
    uint32_t comp_id_1;
    uint32_t comp_id_2;
    uint32_t comp_id_3;
} Funnel_interface ;

typedef struct __attribute__((__packed__)) replicator_interface {
    uint32_t id_filter_atb_master_p_0;
    uint32_t id_filter_atb_master_p_1;
    PAD(0x8, 0xEF8);
    uint32_t integration_mode_atb_ctrl_0;
    uint32_t integration_mode_atb_ctrl_1;
    uint32_t integration_mode_ctrl ;
    PAD(0xF04, 0xFA0);
    uint32_t claim_tag_set ;
    uint32_t claim_tag_clear ;
    PAD(0xFA8, 0xFB0);
    uint32_t lock_access ;
    uint32_t lock_status ;
    uint32_t auth_status ;
    PAD(0xFBC, 0xFC8);
    uint32_t dev_config ;
    uint32_t dev_type_identifier;
    uint32_t peri_id_4;
    PAD(0xFD4, 0xFE0);
    uint32_t peri_id_0 ;
    uint32_t peri_id_1 ;
    uint32_t peri_id_2 ;
    uint32_t peri_id_3 ;
    uint32_t comp_id_0 ;
    uint32_t comp_id_1 ;
    uint32_t comp_id_2 ;
    uint32_t comp_id_3 ;
} Replicator_interface ;

typedef struct __attribute__((__packed__)) tpiu_interface {
    uint32_t support_port_size;
    uint32_t cur_port_size ;
    PAD(0x8, 0x100);
    uint32_t support_trig_mode;
    uint32_t trig_counter_val ;
    uint32_t trig_multiplier ;
    PAD(0x10c, 0x200);
    uint32_t support_test_pattern_mode;
    uint32_t cur_test_pattern_mode;
    uint32_t tpiu_test_pattern_repeat_counter;
    PAD(0x20c, 0x300);
    uint32_t formatter_flush_status;
    uint32_t formatter_flush_ctrl ;
    uint32_t formatter_sync_counter;
    PAD(0x30c, 0x400);
    uint32_t tpiu_exctl_in_port ;
    uint32_t tpiu_exctl_out_port ;
    PAD(0x408, 0xee4);
    uint32_t integration_test_trig_in_flush_in_ack ;
    uint32_t integration_test_trig_in_flush_in ;
    uint32_t integration_test_atb_data_0 ;
    uint32_t integration_test_ctrl_2 ;
    uint32_t integration_test_ctrl_1 ;
    uint32_t integration_test_ctrl_0 ;
    PAD(0xefc, 0xf00);
    uint32_t integration_mode_ctrl ;
    PAD(0xf04, 0xfa0);
    uint32_t claim_tag_set ;
    uint32_t claim_tag_clear ;
    PAD(0xfa8, 0xfb0);
    uint32_t lock_access ;
    uint32_t lock_status ;
    uint32_t auth_status ;
    PAD(0xfbc, 0xfc8);
    uint32_t dev_config;
    uint32_t dev_type_identifier;
    uint32_t peri_id_4;
    PAD(0xfd4, 0xfe0);
    uint32_t peri_id_0;
    uint32_t peri_id_1;
    uint32_t peri_id_2;
    uint32_t peri_id_3;
    uint32_t comp_id_0;
    uint32_t comp_id_1;
    uint32_t comp_id_2;
    uint32_t comp_id_3;
} TPIU_interface ;


typedef struct __attribute__((__packed__)) cti_interface {
    uint32_t ctrl;
    PAD(0x4, 0x10);
    uint32_t interrupt_ack;
    uint32_t app_trig_set;
    uint32_t app_trig_clear;
    uint32_t app_pulse;
    uint32_t trig_to_channel_en [8];
    PAD(0x40, 0xa0);
    uint32_t channel_to_trig_en [8];
    PAD(0xc0, 0x130);
    uint32_t trig_in_status;
    uint32_t trig_out_status;
    uint32_t channel_in_status;
    uint32_t channel_out_status;
    uint32_t en_cti_channel_gate;
    uint32_t ext_multiplexer_ctrl ;
    PAD(0x148, 0xedc);
    uint32_t integration_test_channel_input_ack;
    uint32_t integration_test_trig_input_ack;
    uint32_t integration_test_channel_output;
    uint32_t integration_test_trig_output;
    uint32_t integration_test_channel_output_ack;
    uint32_t integration_test_trig_output_ack;
    uint32_t integration_test_channel_input ;
    uint32_t integration_test_trig_input;
    PAD(0xEFC, 0xF00);
    uint32_t integration_mode_ctrl;
    PAD(0xf04, 0xfa0);
    uint32_t claim_tag_set ;
    uint32_t claim_tag_clear ;
    PAD(0xfa8, 0xfb0);
    uint32_t lock_access ;
    uint32_t lock_status ;
    uint32_t auth_status ;
    PAD(0xfbc, 0xfc8);
    uint32_t dev_config;
    uint32_t dev_type_identifier;
    uint32_t peri_id_4;
    PAD(0xfd4, 0xfe0);
    uint32_t peri_id_0;
    uint32_t peri_id_1;
    uint32_t peri_id_2;
    uint32_t peri_id_3;
    uint32_t comp_id_0;
    uint32_t comp_id_1;
    uint32_t comp_id_2;
    uint32_t comp_id_3;
} CTI_interface ;


typedef struct __attribute__((__packed__)) tmc_interface {
    PAD(0x0, 0x4);
    uint32_t ram_size ;
    PAD(0x8, 0xc);
    uint32_t status ;
    uint32_t ram_read_data ;
    uint32_t ram_read_pt ;
    uint32_t ram_write_pt ;
    uint32_t trig_counter ;
    uint32_t ctrl ;
    uint32_t ram_write_data;
    uint32_t mode;
    uint32_t latched_buf_fill_level ;
    uint32_t cur_buf_fill_level ;
    uint32_t buf_level_water_mark ;
    uint32_t ram_read_pt_high;
    uint32_t ram_write_pt_high;
    PAD(0x40, 0x110);
    uint32_t axi_ctrl;
    PAD(0x114, 0x118);
    uint32_t data_buf_addr_low;
    uint32_t data_buf_addr_high;
    PAD(0x120, 0x300);
    uint32_t formatter_flush_status;
    uint32_t formatter_flush_ctrl;
    uint32_t periodic_sync_counter ;
    PAD(0x30c, 0xed0);
    uint32_t integration_test_atb_master_data_0;
    uint32_t integration_test_atb_master_interface_ctrl_2;
    uint32_t integration_test_atb_master_ctrl_1 ;
    uint32_t integration_test_atb_master_interface_ctrl_0 ;
    uint32_t integration_test_misc_output_0;
    PAD(0xee4, 0xee8);
    uint32_t integration_test_trig_in_flush_in ;
    uint32_t integration_test_atb_data_0;
    uint32_t integration_test_atb_ctrl_2;
    uint32_t integration_test_atb_ctrl_1;
    uint32_t integration_test_atb_ctrl_0;
    PAD(0xefc, 0xf00);
    uint32_t integration_mode_ctrl ;
    PAD(0xf04, 0xfa0);
    uint32_t claim_tag_set ;
    uint32_t claim_tag_clear ;
    PAD(0xfa8, 0xfb0);
    uint32_t lock_access ;
    uint32_t lock_status ;
    uint32_t auth_status ;
    PAD(0xfbc, 0xfc8);
    uint32_t dev_config;
    uint32_t dev_type_identifier;
    uint32_t peri_id_4;
    uint32_t peri_id_5;
    uint32_t peri_id_6;
    uint32_t peri_id_7;
    uint32_t peri_id_0;
    uint32_t peri_id_1;
    uint32_t peri_id_2;
    uint32_t peri_id_3;
    uint32_t comp_id_0;
    uint32_t comp_id_1;
    uint32_t comp_id_2;
    uint32_t comp_id_3;
} TMC_interface ;

/* return 1 when TMCReady pin is asserted */
int tmc_ready(volatile TMC_interface *tmc);

static inline void funnel_unlock(volatile Funnel_interface *funnel)
{
    funnel->lock_access = 0xc5acce55;
}

static inline void replicator_unlock(volatile Replicator_interface *replicator)
{
    replicator->lock_access = 0xc5acce55;
}

static inline void tmc_unlock(volatile TMC_interface *tmc)
{
    tmc->lock_access = 0xc5acce55;
}

static inline void tpiu_unlock(volatile TPIU_interface *tpiu)
{
    tpiu->lock_access = 0xc5acce55;
}

static inline void tmc_enable(volatile TMC_interface *tmc)
{
    tmc->ctrl = 0x1;
}



static inline void tmc_disable(volatile TMC_interface *tmc)
{
    tmc->ctrl = 0x0;
    while(tmc_ready(tmc) == 0);
}

static inline void tmc_man_flush(volatile TMC_interface *tmc)
{
    tmc->formatter_flush_ctrl |= 0x1 << 6;
}

static inline void cti_unlock(volatile CTI_interface *cti)
{
    cti->lock_access = 0xc5acce55;
}

static inline void debug_unlock(volatile Debug_interface *debug)
{
    debug->ext_dbg_lock_access = 0xc5acce55;
    __asm__ volatile("dsb SY" : : : "memory");

    // while(debug->ext_dbg_lock_status & 0b1 << 1) {;};
    while(!(debug->ext_dbg_lock_status == 0x1 || debug->ext_dbg_lock_status == 0x0)) {;};
}

static inline void debug_os_unlock(volatile Debug_interface *debug)
{
    debug->os_lock_access_reg = 0b0;
    __asm__ volatile("dsb SY" : : : "memory");
}


void tmc_set_mode(volatile TMC_interface *, enum tmc_mode);
void tmc_set_size(volatile TMC_interface *, uint32_t);
void tmc_set_data_buf(volatile TMC_interface *, uint64_t);
void tmc_set_axi(volatile TMC_interface *, int);
void tmc_set_read_pt(volatile TMC_interface *, uint64_t);
void tmc_set_write_pt(volatile TMC_interface *, uint64_t);



/*  Use tmc_drain_data when the trace session is done
    In the context of this project, the trace session is done when ETM is disabled
*/
void tmc_drain_data(volatile TMC_interface *tmc);

/*  The "correct" way to drain data. However, on some boards, the flush logic does not execute properly.
    Suspect some silicon bug.

    The function instructs the TMC to Stop upon completing a flush reqest. Then send a manual flush.
    When the TMC's formatter is stopped and TMCReady is asserted. It reads RAM Read Data register to drain the data.
    When all drained, it disables the TMC.
*/
void tmc_drain_data_canonical(volatile TMC_interface *tmc);

/* disable and wait until the TMC is ready */
void tmc_strong_disable(volatile TMC_interface *tmc);

void tmc_hardfifo_stop_sequence(volatile TMC_interface *tmc);

void funnel_config_port(volatile Funnel_interface *funnel, uint8_t mask, int hold_time);

void cti_config(volatile CTI_interface * cti, uint32_t gate_mask);



// Below are functions for debug purpose

void cti_report(volatile CTI_interface * cti);
void replicator_report(volatile Replicator_interface * repl);
void tmc_report(volatile TMC_interface* tmc, int tmc_index);

/*
    On some boards, calling this function in full will cause the execution to hange.
    The board is not killed though.
    It's very likely the TPIU is not powered.
    According to manul, we need to PHYSICALLY connect two jumps on board.

    If this is true, then TPIU is sliently exerting a upstream pressure to TMC2
    that explains why TMC2 is stunned.
*/
void tpiu_report(volatile TPIU_interface* tpiu);

#endif
