regmap:
-   name: reset
    description: Software reset register
    address: 0
    bitfields:
    -   name: RESET
        description: Reset the SPI
        reset: 0
        width: 1
        lsb: 0
        access: rw1s # Read and Write 1 to Clear. The field can be read, and when 1 is written field is cleared.
        hardware: o

-   name: control
    description: SPI Control register
    bitfields:
    -   name: CPOL
        description: Clock Polarity
        reset: 0
        width: 1
        lsb: 0
        access: rw
        hardware: o
    -   name: CPHA
        description: Clock Phase
        reset: 0
        width: 1
        lsb: 1
        access: rw
        hardware: o
    -   name: TRANS_INHIBIT
        description: Inhibit data transfer
        reset: 1
        width: 1
        lsb: 8
        access: rw
        hardware: o
    -   name: LSB_FIRST
        description: LSB First -> 0 = MSB first transfer format. 1 = LSB first transfer format.
        reset: 0
        width: 1
        lsb: 9
        access: rw
        hardware: o
    -   name: XFER_COUNT
        description: Transfer Count
        reset: 1
        width: 4
        lsb: 10
        access: rw
        hardware: o
    -   name: AUTOMATIC_MODE
        description: Automatic Mode
        reset: 0
        width: 1
        lsb: 14
        access: rw
        hardware: o 

-   name: status
    description: SPI Status register
    bitfields:
    -   name: TX_FULL
        description: Transmit FIFO Full
        reset: 0
        width: 1
        lsb: 0
        access: ro
        hardware: i
    -   name: TX_EMPTY
        description: Transmit FIFO Empty
        reset: 1
        width: 1
        lsb: 1
        access: ro
        hardware: i
    -   name: RX_FULL
        description: Receive FIFO Full
        reset: 0
        width: 1
        lsb: 2
        access: ro
        hardware: i
    -   name: RX_EMPTY
        description: Receive FIFO Empty
        reset: 1
        width: 1
        lsb: 3
        access: ro
        hardware: i
    -   name: AXIS_XFER_ERROR
        description: AXI Stream Transfer Error
        reset: 0
        width: 1
        lsb: 4
        access: rolh
        hardware: i

-   name: clk_div
    description: Clock Divider register
    bitfields:
    -   name: DIV
        description: Clock Divider
        reset: 0
        width: 16
        lsb: 0
        access: rw
        hardware: o

-   name: tx_data
    description: Data Transmit Register
    bitfields:
    -   name: DATA
        description: Data to be transmitted
        reset: 0
        width: 32
        lsb: 0
        access: rw
        hardware: o

-   name: slave_select
    description: Slave Select Register
    bitfields:
    -   name: SS
        description: Slave Select
        reset: 0
        width: 32
        lsb: 0
        access: rw
        hardware: o

-   name: wait_cycles
    description: Wait Cycles Register
    bitfields:
    -   name: CYCLES
        description: Number of cycles to wait
        reset: 0
        width: 32
        lsb: 0
        access: rw
        hardware: o
