
**Model:** Claude 3.5 Sonnet / Claude 3 Opus
**Task:** 3.1 Status Logic Assessment

**Context:**
The Status generation logic involves latches, synchronizers, and a "Write-1-To-Clear" mechanism.



**Prompt to copy-paste:**
```markdown
Please act as a Digital Verification Engineer.

**Files to Reference (Copy content of these into the model context):**
*   `source/Status_Monitor.v` (Look at how status instances are connected)
*   `source/Status_Clear_CDC.v` (If applicable/existent)

**Goal:**
Document the Status Generation and Clearing logic.

**Input Files:**
*   `source/Status_Monitor.v`
*   Any submodule handling the specific status bit synchronization (e.g. `Status_Clear_CDC.v`).

**Task:**
Create a file `docs/functional/status_logic.md`.

**Requirements:**
1.  **The Life of a Status Bit**:
    *   Describe the journey: Event (Pulse) -> Latch (Async Set) -> Sync to Bus Clock -> Register.
2.  **Clearing Mechanism**:
    *   Explain "Write-1-to-Clear" (W1C).
    *   Explain how the clear signal propagates back to the source domain.
3.  **Gating**:
    *   Explain how `ENSAMP` (Enable Sampling) affects status generation. Can status be set when sampling is disabled?
4.  **Diagram**:
    *   **Mermaid Flowchart**: Visualize the loop from Event -> Latch -> Sync -> Bus -> Clear -> Reset Latch.

**Output:**
A complete Markdown file.
```
