<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pl">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>mspRefleks: Plik źródłowy msp430x14x.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">mspRefleks<span id="projectnumber">&#160;1</span>
   </div>
   <div id="projectbrief">Projekt gry opierającej się na łapaniu w odpowiednim momencie spadających kafelków.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Wygenerowano przez Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Szukaj');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('msp430x14x_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Wczytywanie...</div>
<div class="SRStatus" id="Searching">Szukanie...</div>
<div class="SRStatus" id="NoMatches">Brak dopasowań</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">msp430x14x.h</div></div>
</div><!--header-->
<div class="contents">
<a href="msp430x14x_8h.html">Idź do dokumentacji tego pliku.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/* Legacy Header File                                                         */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/* Not recommended for use in new projects.                                   */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* Please use the msp430.h file or the device specific header file            */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/********************************************************************</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* MSP430 microcontroller.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">*</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* This file supports assembler and C development for</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* MSP430x14x devices.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">*</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">* Texas Instruments, Version 2.4</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">*</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">* Rev. 1.2, Additional Timer B bit definitions.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">*           Renamed XTOFF to XT2OFF.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">* Rev. 1.3, Removed leading 0 to aviod interpretation as octal</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">*            values under C</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">* Rev. 1.4, Corrected LPMx_EXIT to reference new intrinsic _BIC_SR_IRQ</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">*           Changed TAIV and TBIV to be read-only</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">* Rev. 1.5, Enclose all #define statements with parentheses</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">* Rev. 1.6, Defined vectors for USART (in addition to UART)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">* Rev. 1.7, Added USART special function labels (UxME, UxIE, UxIFG)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">* Rev. 2.1, Alignment of defintions in Users Guide and of version numbers</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">* Rev. 2.2, Fixed type in ADC12 bit definitions (replaced ADC10 with ADC12)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">* Rev. 2.3, Removed unused def of TASSEL2 / TBSSEL2</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">* Rev. 2.4, added definitions for Interrupt Vectors xxIV</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">*</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">********************************************************************/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">NIE WIEM CO TU SIE DZIEJE, ALE NIE POKAZUJE JUZ BLEDOW W INNYCH PLIKACH TAKZE KIJ Z TYM</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#ifndef __msp430x14x</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#define __msp430x14x</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a49734ae5fb6caf5ca73a0f22a1d7bd06">   42</a></span><span class="preprocessor">#define __MSP430_HEADER_VERSION__ 1059</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//#ifdef  __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//#ifndef _SYSTEM_BUILD</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#pragma system_include</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//#endif</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//#endif</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//#ifdef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#include &quot;<a class="code" href="in430_8h.html">in430.h</a>&quot;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#pragma language=extended</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define DEFC(name, address) __no_init volatile unsigned char name @ address;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define DEFW(name, address) __no_init volatile unsigned short name @ address;</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a937d73ed6e447be308294beb93d9ef6a">   56</a></span><span class="preprocessor">#define DEFXC  volatile unsigned char;</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0935cba304ddf6b36fbec79a91462537">   57</a></span><span class="preprocessor">#define DEFXW  volatile unsigned short;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//#endif  /* __IAR_SYSTEMS_ICC__  */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//#ifdef __IAR_SYSTEMS_ASM__</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">   63</a></span><span class="preprocessor">#define DEFC(name, address) sfrb name = address;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">   64</a></span><span class="preprocessor">#define DEFW(name, address) sfrw name = address;</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//#endif /* __IAR_SYSTEMS_ASM__*/</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define READ_ONLY</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">   71</a></span><span class="preprocessor">#define READ_ONLY const</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">* STANDARD BITS</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad4d43f8748b542bce39e18790f845ecc">   78</a></span><span class="preprocessor">#define BIT0                (0x0001u)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a601923eba46784638244c1ebf2622a2a">   79</a></span><span class="preprocessor">#define BIT1                (0x0002u)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9c9560bccccb00174801c728f1ed1399">   80</a></span><span class="preprocessor">#define BIT2                (0x0004u)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">   81</a></span><span class="preprocessor">#define BIT3                (0x0008u)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">   82</a></span><span class="preprocessor">#define BIT4                (0x0010u)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">   83</a></span><span class="preprocessor">#define BIT5                (0x0020u)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acc2d074401e2b6322ee8f03476c24677">   84</a></span><span class="preprocessor">#define BIT6                (0x0040u)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">   85</a></span><span class="preprocessor">#define BIT7                (0x0080u)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0e80e65237843fa1ff15c68cd78066f8">   86</a></span><span class="preprocessor">#define BIT8                (0x0100u)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">   87</a></span><span class="preprocessor">#define BIT9                (0x0200u)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afb13aa9f7ebc9baba968e346029972de">   88</a></span><span class="preprocessor">#define BITA                (0x0400u)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">   89</a></span><span class="preprocessor">#define BITB                (0x0800u)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">   90</a></span><span class="preprocessor">#define BITC                (0x1000u)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a661469a4e8ce6126c54a3b864516842c">   91</a></span><span class="preprocessor">#define BITD                (0x2000u)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2c52871d737790ece753991c6fcafebc">   92</a></span><span class="preprocessor">#define BITE                (0x4000u)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">   93</a></span><span class="preprocessor">#define BITF                (0x8000u)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">* STATUS REGISTER BITS</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">   99</a></span><span class="preprocessor">#define C                   (0x0001u)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a51591cf51bdd6c1f6015532422e7770e">  100</a></span><span class="preprocessor">#define Z                   (0x0002u)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0240ac851181b84ac374872dc5434ee4">  101</a></span><span class="preprocessor">#define N                   (0x0004u)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af40a326b23c68a27cebe60f16634a2cb">  102</a></span><span class="preprocessor">#define V                   (0x0100u)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  103</a></span><span class="preprocessor">#define GIE                 (0x0008u)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  104</a></span><span class="preprocessor">#define CPUOFF              (0x0010u)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  105</a></span><span class="preprocessor">#define OSCOFF              (0x0020u)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a196a05515c9476be96443ccb3aa6004d">  106</a></span><span class="preprocessor">#define SCG0                (0x0040u)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4c235c9d99c61027fc1db9624116a389">  107</a></span><span class="preprocessor">#define SCG1                (0x0080u)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/*#ifndef __IAR_SYSTEMS_ICC__ /* Begin #defines for assembler */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define LPM0                (CPUOFF)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define LPM1                (SCG0+CPUOFF)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define LPM2                (SCG1+CPUOFF)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define LPM3                (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define LPM4                (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* End #defines for assembler */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Begin #defines for C */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a44fde789b84d1b15c41e577d6a080eff">  120</a></span><span class="preprocessor">#define LPM0_bits           (CPUOFF)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1de78c710e50d6f742f5676dfbffdedf">  121</a></span><span class="preprocessor">#define LPM1_bits           (SCG0+CPUOFF)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8af1e5b3633693d9439d284100183004">  122</a></span><span class="preprocessor">#define LPM2_bits           (SCG1+CPUOFF)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae8217664a1729103e247c6984d1744cc">  123</a></span><span class="preprocessor">#define LPM3_bits           (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">  124</a></span><span class="preprocessor">#define LPM4_bits           (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#include &quot;<a class="code" href="in430_8h.html">in430.h</a>&quot;</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  128</a></span><span class="preprocessor">#define LPM0      _BIS_SR(LPM0_bits)     </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a47b9d72d05b876201917c04fc8919d0f">  129</a></span><span class="preprocessor">#define LPM0_EXIT _BIC_SR_IRQ(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3f98cfefe7b049599397267aa768646e">  130</a></span><span class="preprocessor">#define LPM1      _BIS_SR(LPM1_bits)     </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5ab6fb7e06a1126139f77a6806df8c45">  131</a></span><span class="preprocessor">#define LPM1_EXIT _BIC_SR_IRQ(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  132</a></span><span class="preprocessor">#define LPM2      _BIS_SR(LPM2_bits)     </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad7c3c13b50c4e5316a2da9625eb45b65">  133</a></span><span class="preprocessor">#define LPM2_EXIT _BIC_SR_IRQ(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  134</a></span><span class="preprocessor">#define LPM3      _BIS_SR(LPM3_bits)     </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af2fe963dc632d6091974c5c96121a502">  135</a></span><span class="preprocessor">#define LPM3_EXIT _BIC_SR_IRQ(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a470d55339b58ef63a94524ea045d187c">  136</a></span><span class="preprocessor">#define LPM4      _BIS_SR(LPM4_bits)     </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a207343940442d98bc40c43d2f428786b">  137</a></span><span class="preprocessor">#define LPM4_EXIT _BIC_SR_IRQ(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//#endif /* End #defines for C */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">* PERIPHERAL FILE MAP</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a6a88b3737d397c03d53931f5a23b0c34">  148</a></span><span class="preprocessor">#define IE1_                (0x0000u)  </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   IE1               , <a class="code hl_define" href="msp430x14x_8h.html#a6a88b3737d397c03d53931f5a23b0c34">IE1_</a>)</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab076d892115b3bbdf2eceb711a6afc88">  150</a></span><span class="preprocessor">#define U0IE                IE1       </span><span class="comment">/* UART0 Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab74209efcc9b0d273e44515c09ca9219">  151</a></span><span class="preprocessor">#define WDTIE               (0x01)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab066cf7af33154ecefe4d60258c88819">  152</a></span><span class="preprocessor">#define OFIE                (0x02)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a118048d5ce4a24dacaed04244c16a935">  153</a></span><span class="preprocessor">#define NMIIE               (0x10)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a364f7874e198c9a39e23c5ed8167a859">  154</a></span><span class="preprocessor">#define ACCVIE              (0x20)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab921fa09a7d1f0fc33f70935a745a671">  155</a></span><span class="preprocessor">#define URXIE0              (0x40)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a34300201bd5d6dc2d463eec82cf31bc7">  156</a></span><span class="preprocessor">#define UTXIE0              (0x80)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">  158</a></span><span class="preprocessor">#define IFG1_               (0x0002u)  </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3f6c0017ae3b835aedb1ff6ec0c0c176">  159</a></span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   IFG1              , <a class="code hl_define" href="msp430x14x_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">IFG1_</a>);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a6005e4259614e4aecf28d3c6151fa59e">  160</a></span><span class="preprocessor">#define U0IFG               IFG1      </span><span class="comment">/* UART0 Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af9ed659059eee81941b3ee453c84968c">  161</a></span><span class="preprocessor">#define WDTIFG              (0x01)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b">  162</a></span><span class="preprocessor">#define OFIFG               (0x02)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab030e9aac536543b4d68ffa923bf7a30">  163</a></span><span class="preprocessor">#define NMIIFG              (0x10)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a049e11fbb7fe4e31eb65ee2365737ef4">  164</a></span><span class="preprocessor">#define URXIFG0             (0x40)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afef1e31c8563296dc69ace7914578d00">  165</a></span><span class="preprocessor">#define UTXIFG0             (0x80)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7585f58fd35673fd51668b6930af8a3c">  167</a></span><span class="preprocessor">#define ME1_                (0x0004u)  </span><span class="comment">/* Module Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a511359359c177519c2b6d6f1c880a97c">  168</a></span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ME1               , <a class="code hl_define" href="msp430x14x_8h.html#a7585f58fd35673fd51668b6930af8a3c">ME1_</a>);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad5f8d8ec1d827c2321a4f56ce652e22b">  169</a></span><span class="preprocessor">#define U0ME                ME1      </span><span class="comment">/* UART0 Module Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa649e6ef94472a1d217c95b43bf8a6a8">  170</a></span><span class="preprocessor">#define URXE0               (0x40)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8749a02d5262c8c7e58334105d1eea03">  171</a></span><span class="preprocessor">#define UTXE0               (0x80)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9730a23f9eaba96d9327d2a6f1614ae6">  172</a></span><span class="preprocessor">#define USPIE0              (0x40)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a44e3dbd2a47eff89f7d7b5437ebdb0f6">  174</a></span><span class="preprocessor">#define IE2_                (0x0001u)  </span><span class="comment">/* Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   IE2               , <a class="code hl_define" href="msp430x14x_8h.html#a44e3dbd2a47eff89f7d7b5437ebdb0f6">IE2_</a>)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aace4cb7e8cac3428ed0ab0a624387681">  176</a></span><span class="preprocessor">#define U1IE                IE2       </span><span class="comment">/* UART1 Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad9a488f4644e8826fae2b081542abc05">  177</a></span><span class="preprocessor">#define URXIE1              (0x10)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0774bdfc528df6a523e1265bf1f0e0d0">  178</a></span><span class="preprocessor">#define UTXIE1              (0x20)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1949cae4cbe889f742c4262397ff80af">  180</a></span><span class="preprocessor">#define IFG2_               (0x0003u)  </span><span class="comment">/* Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   IFG2              , <a class="code hl_define" href="msp430x14x_8h.html#a1949cae4cbe889f742c4262397ff80af">IFG2_</a>)</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab2d39a80d268f012074fe424067bc6a6">  182</a></span><span class="preprocessor">#define U1IFG               IFG2      </span><span class="comment">/* UART1 Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa5ed4cc116652beb9da16a51d2fb780b">  183</a></span><span class="preprocessor">#define URXIFG1             (0x10)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adfda617b0c3591943dd4d1621a1d4005">  184</a></span><span class="preprocessor">#define UTXIFG1             (0x20)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a13d8c11cce6edbc50ac02a5449805564">  186</a></span><span class="preprocessor">#define ME2_                (0x0005u)  </span><span class="comment">/* Module Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ME2               , <a class="code hl_define" href="msp430x14x_8h.html#a13d8c11cce6edbc50ac02a5449805564">ME2_</a>)</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1d162c0fe32a4a1f7a4edd1d2feda9e4">  188</a></span><span class="preprocessor">#define U1ME                ME2       </span><span class="comment">/* UART1 Module Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a85dfa6e40104e57d5eb0e4bf52846013">  189</a></span><span class="preprocessor">#define URXE1               (0x10)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa79dab8b0657b9883bfe5f6dce0f65c7">  190</a></span><span class="preprocessor">#define UTXE1               (0x20)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae5c725a1f4c8ca000b944b2b6018ff2c">  191</a></span><span class="preprocessor">#define USPIE1              (0x10)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">* WATCHDOG TIMER</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2cd2db74442ccc73b36f0af6fe8effef">  196</a></span><span class="preprocessor">#define __MSP430_HAS_WDT__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad30d4a0ae6558eaa23098ec2cf79adaa">  198</a></span><span class="preprocessor">#define WDTCTL_             (0x0120u)  </span><span class="comment">/* Watchdog Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   WDTCTL            , <a class="code hl_define" href="msp430x14x_8h.html#ad30d4a0ae6558eaa23098ec2cf79adaa">WDTCTL_</a>)</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">  201</a></span><span class="preprocessor">#define WDTIS0              (0x0001u)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7267af954dbc64c6569376baf2624fcd">  202</a></span><span class="preprocessor">#define WDTIS1              (0x0002u)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">  203</a></span><span class="preprocessor">#define WDTSSEL             (0x0004u)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">  204</a></span><span class="preprocessor">#define WDTCNTCL            (0x0008u)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8515ee8943dee4b6402faffe8482266f">  205</a></span><span class="preprocessor">#define WDTTMSEL            (0x0010u)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac55f2a4fe9331fc6ec48dbe9a149f082">  206</a></span><span class="preprocessor">#define WDTNMI              (0x0020u)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae7c41ec9659519018ab8781f0df32c0b">  207</a></span><span class="preprocessor">#define WDTNMIES            (0x0040u)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a828ad95ff2264e83fff9d2442e11d0a4">  208</a></span><span class="preprocessor">#define WDTHOLD             (0x0080u)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">  210</a></span><span class="preprocessor">#define WDTPW               (0x5A00u)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8ad7fce92237f747de12fe7c4b39bc04">  214</a></span><span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4ec025dd4289bf1e2083e0563136268b">  215</a></span><span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ace11c301d6e1e3162b1239d645e97c5b">  216</a></span><span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab02c656e88af035996ea5917077426bc">  217</a></span><span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1344f6dc6d787174163e1b46473428b6">  219</a></span><span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL)                 </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e">  220</a></span><span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0)          </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a125e7b704eaea55d87677f75bdb29feb">  221</a></span><span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1)          </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a58991561855e4927b3ffb5c407765859">  222</a></span><span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)   </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8b86276617a1a7feebb81218ab4cd3b0">  225</a></span><span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a15214cc0e5d6c6834399c3a7c40386e3">  226</a></span><span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1e377d6605a1694ad61a723b8941b206">  227</a></span><span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef">  228</a></span><span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad8076d3f6c36282c3e866c910717b3ce">  230</a></span><span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL)                          </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa4545588dd3b5430f07b9b3397c70698">  231</a></span><span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS0)                   </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3dd4fb072594e97a48042f9716180c08">  232</a></span><span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1)                   </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac28cfe91830b1e7f71269bf39f307928">  233</a></span><span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)            </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/* INTERRUPT CONTROL */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/* These two bits are defined in the Special Function Registers */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* #define WDTIE               0x01 */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* #define WDTIFG              0x01 */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">* HARDWARE MULTIPLIER</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afbfcdca8757c2e5258e93909e00f653e">  243</a></span><span class="preprocessor">#define __MSP430_HAS_MPY__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a476791ca843f9065dd3f2781c92686e7">  245</a></span><span class="preprocessor">#define MPY_                (0x0130u)  </span><span class="comment">/* Multiply Unsigned/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3dc55d75e4a12eb4e00614bef9b2f0fc">  246</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   MPY               , <a class="code hl_define" href="msp430x14x_8h.html#a476791ca843f9065dd3f2781c92686e7">MPY_</a>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5e61faad3a1335d7349a31e00fb32518">  247</a></span><span class="preprocessor">#define MPYS_               (0x0132u)  </span><span class="comment">/* Multiply Signed/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a701d30ed6f215dd623ff13681075f584">  248</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   MPYS              , <a class="code hl_define" href="msp430x14x_8h.html#a5e61faad3a1335d7349a31e00fb32518">MPYS_</a>);</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3f667d50799c41c5b6858190b01d3fdb">  249</a></span><span class="preprocessor">#define MAC_                (0x0134u)  </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a60486cd5aa0b84cae4969c2ffa458ed5">  250</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   MAC               , <a class="code hl_define" href="msp430x14x_8h.html#a3f667d50799c41c5b6858190b01d3fdb">MAC_</a>);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aad930bfec72a127f9c60905447123fa5">  251</a></span><span class="preprocessor">#define MACS_               (0x0136u)  </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adf47b4267d89134d1e63bc32b679ae12">  252</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   MACS              , <a class="code hl_define" href="msp430x14x_8h.html#aad930bfec72a127f9c60905447123fa5">MACS_</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">  253</a></span><span class="preprocessor">#define OP2_                (0x0138u)  </span><span class="comment">/* Operand 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8843a2510ce1b706a66c96fae7d4b854">  254</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   OP2               , <a class="code hl_define" href="msp430x14x_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">OP2_</a>);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2d399c05b78578f52f50471576a33c6d">  255</a></span><span class="preprocessor">#define RESLO_              (0x013Au)  </span><span class="comment">/* Result Low Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae09980c6a3b03369950c605bf7619244">  256</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   RESLO             , <a class="code hl_define" href="msp430x14x_8h.html#a2d399c05b78578f52f50471576a33c6d">RESLO_</a>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae7fbce863941e596e6ce805e032eb296">  257</a></span><span class="preprocessor">#define RESHI_              (0x013Cu)  </span><span class="comment">/* Result High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a58f20a957a67190293db8f3ce437d027">  258</a></span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   RESHI             , <a class="code hl_define" href="msp430x14x_8h.html#ae7fbce863941e596e6ce805e032eb296">RESHI_</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">  259</a></span><span class="preprocessor">#define SUMEXT_             (0x013Eu)  </span><span class="comment">/* Sum Extend */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9aeb3433c17b67af0b02806409673c7a">  260</a></span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>( SUMEXT         , <a class="code hl_define" href="msp430x14x_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">SUMEXT_</a>)</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">* DIGITAL I/O Port1/2</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define __MSP430_HAS_PORT1__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define __MSP430_HAS_PORT2__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define P1IN_               (0x0020u)  </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P1IN           , <a class="code hl_define" href="msp430x14x_8h.html#ae95e04ec84a2a7ce95792b9c004b6651">P1IN_</a>)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa356eebbd323665545c0319838058a42">  270</a></span><span class="preprocessor">#define P1OUT_              (0x0021u)  </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1OUT             , <a class="code hl_define" href="msp430x14x_8h.html#aa356eebbd323665545c0319838058a42">P1OUT_</a>)</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0d89819bab12b3ee363787bb8465b51d">  272</a></span><span class="preprocessor">#define P1DIR_              (0x0022u)  </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1DIR             , <a class="code hl_define" href="msp430x14x_8h.html#a0d89819bab12b3ee363787bb8465b51d">P1DIR_</a>)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a6de9ab2256305f78a7958894c3bae8bf">  274</a></span><span class="preprocessor">#define P1IFG_              (0x0023u)  </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1IFG             , <a class="code hl_define" href="msp430x14x_8h.html#a6de9ab2256305f78a7958894c3bae8bf">P1IFG_</a>)</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af1d4095468e173e7784619daa746af3e">  276</a></span><span class="preprocessor">#define P1IES_              (0x0024u)  </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1IES             , <a class="code hl_define" href="msp430x14x_8h.html#af1d4095468e173e7784619daa746af3e">P1IES_</a>)</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7a6d56c908db2058ba08cdeed917c14e">  278</a></span><span class="preprocessor">#define P1IE_               (0x0025u)  </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1IE              , <a class="code hl_define" href="msp430x14x_8h.html#a7a6d56c908db2058ba08cdeed917c14e">P1IE_</a>)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a70d7f8bde226d4a6749c28ad6cc59b84">  280</a></span><span class="preprocessor">#define P1SEL_              (0x0026u)  </span><span class="comment">/* Port 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P1SEL             , <a class="code hl_define" href="msp430x14x_8h.html#a70d7f8bde226d4a6749c28ad6cc59b84">P1SEL_</a>)</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afd5f1be4b362457067b280ebb6b03afb">  283</a></span><span class="preprocessor">#define P2IN_               (0x0028u)  </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8a34633756edb6e24a1a10bdb3534259">  284</a></span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P2IN           , <a class="code hl_define" href="msp430x14x_8h.html#afd5f1be4b362457067b280ebb6b03afb">P2IN_</a>)</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define P2OUT_              (0x0029u)  </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2OUT             , <a class="code hl_define" href="msp430x14x_8h.html#ac3c9edd782b11e2a9ecf7fc51e657b51">P2OUT_</a>)</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define P2DIR_              (0x002Au)  </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2DIR             , <a class="code hl_define" href="msp430x14x_8h.html#a4cd162d3b077734e08c23868ee66c9be">P2DIR_</a>)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define P2IFG_              (0x002Bu)  </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2IFG             , <a class="code hl_define" href="msp430x14x_8h.html#a002a3c644d9eceadca68e9b0ad0bfb16">P2IFG_</a>)</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define P2IES_              (0x002Cu)  </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2IES             , <a class="code hl_define" href="msp430x14x_8h.html#a69fc229246d7706f307164c95fa9d395">P2IES_</a>)</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define P2IE_               (0x002Du)  </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2IE              , <a class="code hl_define" href="msp430x14x_8h.html#a31a1216ab21f4fab76e1d01fe01fb83f">P2IE_</a>)</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define P2SEL_              (0x002Eu)  </span><span class="comment">/* Port 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P2SEL             , <a class="code hl_define" href="msp430x14x_8h.html#a1b9173911b730e9071fb69b9e5902b5f">P2SEL_</a>)</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">* DIGITAL I/O Port3/4</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define __MSP430_HAS_PORT3__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define __MSP430_HAS_PORT4__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define P3IN_               (0x0018u)  </span><span class="comment">/* Port 3 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P3IN           , <a class="code hl_define" href="msp430x14x_8h.html#aec35a9481cbcb47e2f5b81ab91236fa0">P3IN_</a>)</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0ee4571e6691fe7e8fae4a457503c479">  306</a></span><span class="preprocessor">#define P3OUT_              (0x0019u)  </span><span class="comment">/* Port 3 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P3OUT             , <a class="code hl_define" href="msp430x14x_8h.html#a0ee4571e6691fe7e8fae4a457503c479">P3OUT_</a>)</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adb8a028f5bd03d45edd32aeee99f0537">  308</a></span><span class="preprocessor">#define P3DIR_              (0x001Au)  </span><span class="comment">/* Port 3 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P3DIR             , <a class="code hl_define" href="msp430x14x_8h.html#adb8a028f5bd03d45edd32aeee99f0537">P3DIR_</a>)</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1b761e86e6cbe02ec46f3d2ab2219cfb">  310</a></span><span class="preprocessor">#define P3SEL_              (0x001Bu)  </span><span class="comment">/* Port 3 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P3SEL             , <a class="code hl_define" href="msp430x14x_8h.html#a1b761e86e6cbe02ec46f3d2ab2219cfb">P3SEL_</a>)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7c168d0e2de8c40baca36ab496ab0c4b">  313</a></span><span class="preprocessor">#define P4IN_               (0x001Cu)  </span><span class="comment">/* Port 4 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5885de2f1d08e34d9ac0ffc5312afa11">  314</a></span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P4IN           , <a class="code hl_define" href="msp430x14x_8h.html#a7c168d0e2de8c40baca36ab496ab0c4b">P4IN_</a>)</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define P4OUT_              (0x001Du)  </span><span class="comment">/* Port 4 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P4OUT             , <a class="code hl_define" href="msp430x14x_8h.html#a4e234dd5bfb3d9fbabd170ed256d1eef">P4OUT_</a>)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define P4DIR_              (0x001Eu)  </span><span class="comment">/* Port 4 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P4DIR             , <a class="code hl_define" href="msp430x14x_8h.html#a61ae77ecd82d7279c162eff64ef4130b">P4DIR_</a>)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define P4SEL_              (0x001Fu)  </span><span class="comment">/* Port 4 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P4SEL             , <a class="code hl_define" href="msp430x14x_8h.html#a9c8d13d82e0dcd1dd434fe082b3fb617">P4SEL_</a>)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">* DIGITAL I/O Port5/6</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define __MSP430_HAS_PORT5__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define __MSP430_HAS_PORT6__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define P5IN_               (0x0030u)  </span><span class="comment">/* Port 5 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P5IN           , <a class="code hl_define" href="msp430x14x_8h.html#a4f8171691c3fec2ddd41db18d930a94c">P5IN_</a>)</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4b023912b604c402947b34f1d0b06967">  330</a></span><span class="preprocessor">#define P5OUT_              (0x0031u)  </span><span class="comment">/* Port 5 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P5OUT             , <a class="code hl_define" href="msp430x14x_8h.html#a4b023912b604c402947b34f1d0b06967">P5OUT_</a>)</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acee6688c833f52d97c89412b7e3f2c83">  332</a></span><span class="preprocessor">#define P5DIR_              (0x0032u)  </span><span class="comment">/* Port 5 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P5DIR             , <a class="code hl_define" href="msp430x14x_8h.html#acee6688c833f52d97c89412b7e3f2c83">P5DIR_</a>)</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aff1c83af85dd7f10d3a12a63ce4c39b3">  334</a></span><span class="preprocessor">#define P5SEL_              (0x0033u)  </span><span class="comment">/* Port 5 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P5SEL             , <a class="code hl_define" href="msp430x14x_8h.html#aff1c83af85dd7f10d3a12a63ce4c39b3">P5SEL_</a>)</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a44f41c29d68c3e84bafb6fd595fd3321">  337</a></span><span class="preprocessor">#define P6IN_               (0x0034u)  </span><span class="comment">/* Port 6 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa9777bc82685e0b8b99ad94d815672bf">  338</a></span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( P6IN           , <a class="code hl_define" href="msp430x14x_8h.html#a44f41c29d68c3e84bafb6fd595fd3321">P6IN_</a>)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define P6OUT_              (0x0035u)  </span><span class="comment">/* Port 6 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P6OUT             , <a class="code hl_define" href="msp430x14x_8h.html#a6a6e94b3089e4c11e1b3c3944ea8049f">P6OUT_</a>)</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define P6DIR_              (0x0036u)  </span><span class="comment">/* Port 6 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P6DIR             , <a class="code hl_define" href="msp430x14x_8h.html#adb745f27a1cfa687302a5ecd21017ad0">P6DIR_</a>)</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define P6SEL_              (0x0037u)  </span><span class="comment">/* Port 6 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   P6SEL             , <a class="code hl_define" href="msp430x14x_8h.html#a986c1727259478eb3141a0dbd8524db2">P6SEL_</a>)</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">* USART</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/* UxCTL */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define PENA                (0x80)        </span><span class="comment">/* Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define PEV                 (0x40)        </span><span class="comment">/* Parity 0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define SPB                 (0x20)        </span><span class="comment">/* Stop Bits 0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define CHAR                (0x10)        </span><span class="comment">/* Data 0:7-bits / 1:8-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define LISTEN              (0x08)        </span><span class="comment">/* Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define SYNC                (0x04)        </span><span class="comment">/* UART / SPI mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define MM                  (0x02)        </span><span class="comment">/* Master Mode off/on */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define SWRST               (0x01)        </span><span class="comment">/* USART Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/* UxTCTL */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define CKPH                (0x80)        </span><span class="comment">/* SPI: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define CKPL                (0x40)        </span><span class="comment">/* Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define SSEL1               (0x20)        </span><span class="comment">/* Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define SSEL0               (0x10)        </span><span class="comment">/* Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define URXSE               (0x08)        </span><span class="comment">/* Receive Start edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define TXWAKE              (0x04)        </span><span class="comment">/* TX Wake up mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define STC                 (0x02)        </span><span class="comment">/* SPI: STC enable 0:on / 1:off */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define TXEPT               (0x01)        </span><span class="comment">/* TX Buffer empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* UxRCTL */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define FE                  (0x80)        </span><span class="comment">/* Frame Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define PE                  (0x40)        </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define OE                  (0x20)        </span><span class="comment">/* Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define BRK                 (0x10)        </span><span class="comment">/* Break detected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define URXEIE              (0x08)        </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define URXWIE              (0x04)        </span><span class="comment">/* RX Wake up interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define RXWAKE              (0x02)        </span><span class="comment">/* RX Wake up detect */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define RXERR               (0x01)        </span><span class="comment">/* RX Error Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">* USART 0</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define __MSP430_HAS_UART0__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define U0CTL_              (0x0070u)  </span><span class="comment">/* USART 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0CTL             , <a class="code hl_define" href="msp430x14x_8h.html#a1135d6b8740d216d25ceb2adcf257d69">U0CTL_</a>)</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define U0TCTL_             (0x0071u)  </span><span class="comment">/* USART 0 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0TCTL            , <a class="code hl_define" href="msp430x14x_8h.html#af30dfb1b666949f92b0b1ff02b8b8653">U0TCTL_</a>)</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define U0RCTL_             (0x0072u)  </span><span class="comment">/* USART 0 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0RCTL            , <a class="code hl_define" href="msp430x14x_8h.html#ae90dc8872e22b4795d3063ca68dff3d6">U0RCTL_</a>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define U0MCTL_             (0x0073u)  </span><span class="comment">/* USART 0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0MCTL            , <a class="code hl_define" href="msp430x14x_8h.html#acdc77809be3023b366cef3cc91381769">U0MCTL_</a>)</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define U0BR0_              (0x0074u)  </span><span class="comment">/* USART 0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0BR0             , <a class="code hl_define" href="msp430x14x_8h.html#a1785f16d793a3d782836e9c46a2d3824">U0BR0_</a>)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define U0BR1_              (0x0075u)  </span><span class="comment">/* USART 0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0BR1             , <a class="code hl_define" href="msp430x14x_8h.html#ac505343913bc3b66e3d65f58d391fc4e">U0BR1_</a>)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define U0RXBUF_            (0x0076u)  </span><span class="comment">/* USART 0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( U0RXBUF        , <a class="code hl_define" href="msp430x14x_8h.html#ae28361766e9e3116e4b12d0f4b8c9766">U0RXBUF_</a>)</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad5bf347e97913c82ca1987d870bb4d95">  399</a></span><span class="preprocessor">#define U0TXBUF_            (0x0077u)  </span><span class="comment">/* USART 0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U0TXBUF           , <a class="code hl_define" href="msp430x14x_8h.html#ad5bf347e97913c82ca1987d870bb4d95">U0TXBUF_</a>)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/* Alternate register names */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac94430fea3e68c2bb7062bbac696337e">  404</a></span><span class="preprocessor">#define UCTL0               U0CTL     </span><span class="comment">/* USART 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae08e00ab42813d7e38b9436991e801c0">  405</a></span><span class="preprocessor">#define UTCTL0              U0TCTL    </span><span class="comment">/* USART 0 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a00427ce52adac6c4dd1439f2e9fde2ce">  406</a></span><span class="preprocessor">#define URCTL0              U0RCTL    </span><span class="comment">/* USART 0 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a88d20f9a37cf3ec63c7aa67678dcdd7b">  407</a></span><span class="preprocessor">#define UMCTL0              U0MCTL    </span><span class="comment">/* USART 0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8fd94a162bdb3ddacccbbaa5a1321730">  408</a></span><span class="preprocessor">#define UBR00               U0BR0     </span><span class="comment">/* USART 0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae8b959f08dc93cada5c13306a218e035">  409</a></span><span class="preprocessor">#define UBR10               U0BR1     </span><span class="comment">/* USART 0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4ab454af5528617c891377c0aed0de67">  410</a></span><span class="preprocessor">#define RXBUF0              U0RXBUF   </span><span class="comment">/* USART 0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aca3093642c55420c0c5770ede612a5b9">  411</a></span><span class="preprocessor">#define TXBUF0              U0TXBUF   </span><span class="comment">/* USART 0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4c97faa7e19525dfb96e6cd8459b51f0">  412</a></span><span class="preprocessor">#define UCTL0_              U0CTL_    </span><span class="comment">/* USART 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8d60ed565cf3e59ee977350174422ff8">  413</a></span><span class="preprocessor">#define UTCTL0_             U0TCTL_   </span><span class="comment">/* USART 0 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad77713070eb9dcc261f2afb204efd6a7">  414</a></span><span class="preprocessor">#define URCTL0_             U0RCTL_   </span><span class="comment">/* USART 0 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aea0f09e633e6b84f075c8e87f2b47fe8">  415</a></span><span class="preprocessor">#define UMCTL0_             U0MCTL_   </span><span class="comment">/* USART 0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a99eb8f8b99f9173cc52003fd5bd72d13">  416</a></span><span class="preprocessor">#define UBR00_              U0BR0_    </span><span class="comment">/* USART 0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1d47d5f1af50e1808a865e5928624e58">  417</a></span><span class="preprocessor">#define UBR10_              U0BR1_    </span><span class="comment">/* USART 0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a099dfc0fb4a36535dee3e0053ebb5d68">  418</a></span><span class="preprocessor">#define RXBUF0_             U0RXBUF_  </span><span class="comment">/* USART 0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4e12564ce555e9d17f7c005e5e479e95">  419</a></span><span class="preprocessor">#define TXBUF0_             U0TXBUF_  </span><span class="comment">/* USART 0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa0b745611420f28804cdc9d5bf8b79b8">  420</a></span><span class="preprocessor">#define UCTL_0              U0CTL     </span><span class="comment">/* USART 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae3d4a3ec89cab36b3426a833eb588acc">  421</a></span><span class="preprocessor">#define UTCTL_0             U0TCTL    </span><span class="comment">/* USART 0 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5e465ce4bb10e65549f2186a5fd86acf">  422</a></span><span class="preprocessor">#define URCTL_0             U0RCTL    </span><span class="comment">/* USART 0 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3f0cd0de802f3b2efefdd0ec028ce3c4">  423</a></span><span class="preprocessor">#define UMCTL_0             U0MCTL    </span><span class="comment">/* USART 0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4f0d1659fb19252302afb143cffe747a">  424</a></span><span class="preprocessor">#define UBR0_0              U0BR0     </span><span class="comment">/* USART 0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4bb59fc40c8803669cfdcc03f1aec0ca">  425</a></span><span class="preprocessor">#define UBR1_0              U0BR1     </span><span class="comment">/* USART 0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a04308cc54f19e2b8dd46c5e1f583b7bb">  426</a></span><span class="preprocessor">#define RXBUF_0             U0RXBUF   </span><span class="comment">/* USART 0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acb4fca3b97f4ed2cd8990df80be95ad1">  427</a></span><span class="preprocessor">#define TXBUF_0             U0TXBUF   </span><span class="comment">/* USART 0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a847f7ffd19aebfe18dfc4c10430f6373">  428</a></span><span class="preprocessor">#define UCTL_0_             U0CTL_    </span><span class="comment">/* USART 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acd1038b63e30872cb5f1af286d110818">  429</a></span><span class="preprocessor">#define UTCTL_0_            U0TCTL_   </span><span class="comment">/* USART 0 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a19720f573fe019130d2302238862a752">  430</a></span><span class="preprocessor">#define URCTL_0_            U0RCTL_   </span><span class="comment">/* USART 0 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a60aa6c371b8dce998c0a67316d49d96e">  431</a></span><span class="preprocessor">#define UMCTL_0_            U0MCTL_   </span><span class="comment">/* USART 0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad8b6296a01a592a8e873ce2dc42d7a4c">  432</a></span><span class="preprocessor">#define UBR0_0_             U0BR0_    </span><span class="comment">/* USART 0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3cab27615f34f8ef77fb86ba3471d402">  433</a></span><span class="preprocessor">#define UBR1_0_             U0BR1_    </span><span class="comment">/* USART 0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aada9fb99a4c3400c6ff7b1b0d5bcb07d">  434</a></span><span class="preprocessor">#define RXBUF_0_            U0RXBUF_  </span><span class="comment">/* USART 0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a8f7992b92e77048b30180911eb7eb79b">  435</a></span><span class="preprocessor">#define TXBUF_0_            U0TXBUF_  </span><span class="comment">/* USART 0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">* USART 1</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac442eed9ccc54e6550515542899d359b">  440</a></span><span class="preprocessor">#define __MSP430_HAS_UART1__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4dfcecdce893cafbca89f0e1f996db77">  442</a></span><span class="preprocessor">#define U1CTL_              (0x0078u)  </span><span class="comment">/* USART 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1CTL             , <a class="code hl_define" href="msp430x14x_8h.html#a4dfcecdce893cafbca89f0e1f996db77">U1CTL_</a>)</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae311ad93905fdf2e5c92b12175da6a01">  444</a></span><span class="preprocessor">#define U1TCTL_             (0x0079u)  </span><span class="comment">/* USART 1 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1TCTL            , <a class="code hl_define" href="msp430x14x_8h.html#ae311ad93905fdf2e5c92b12175da6a01">U1TCTL_</a>)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a451cb7f23028c1e99de02b36b2251793">  446</a></span><span class="preprocessor">#define U1RCTL_             (0x007Au)  </span><span class="comment">/* USART 1 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1RCTL            , <a class="code hl_define" href="msp430x14x_8h.html#a451cb7f23028c1e99de02b36b2251793">U1RCTL_</a>)</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a563f87b7c61a10845d149b5222170816">  448</a></span><span class="preprocessor">#define U1MCTL_             (0x007Bu)  </span><span class="comment">/* USART 1 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1MCTL            , <a class="code hl_define" href="msp430x14x_8h.html#a563f87b7c61a10845d149b5222170816">U1MCTL_</a>)</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0eb407e3ba9d79b396646489c143fdd8">  450</a></span><span class="preprocessor">#define U1BR0_              (0x007Cu)  </span><span class="comment">/* USART 1 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1BR0             , <a class="code hl_define" href="msp430x14x_8h.html#a0eb407e3ba9d79b396646489c143fdd8">U1BR0_</a>)</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa29460f2ae3e062a0aafdf28e6a5350b">  452</a></span><span class="preprocessor">#define U1BR1_              (0x007Du)  </span><span class="comment">/* USART 1 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1BR1             , <a class="code hl_define" href="msp430x14x_8h.html#aa29460f2ae3e062a0aafdf28e6a5350b">U1BR1_</a>)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adf83484eb3ceff7950dc7ddeb770d930">  454</a></span><span class="preprocessor">#define U1RXBUF_            (0x007Eu)  </span><span class="comment">/* USART 1 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adac964ac5ac2cdc656887f21a0aaac01">  455</a></span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>( U1RXBUF        , <a class="code hl_define" href="msp430x14x_8h.html#adf83484eb3ceff7950dc7ddeb770d930">U1RXBUF_</a>)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define U1TXBUF_            (0x007Fu)  </span><span class="comment">/* USART 1 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   U1TXBUF           , <a class="code hl_define" href="msp430x14x_8h.html#af580df1c3b0dc2108ee61866ca0f7d1e">U1TXBUF_</a>)</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/* Alternate register names */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define UCTL1               U1CTL     </span><span class="comment">/* USART 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define UTCTL1              U1TCTL    </span><span class="comment">/* USART 1 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define URCTL1              U1RCTL    </span><span class="comment">/* USART 1 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define UMCTL1              U1MCTL    </span><span class="comment">/* USART 1 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define UBR01               U1BR0     </span><span class="comment">/* USART 1 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define UBR11               U1BR1     </span><span class="comment">/* USART 1 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define RXBUF1              U1RXBUF   </span><span class="comment">/* USART 1 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define TXBUF1              U1TXBUF   </span><span class="comment">/* USART 1 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define UCTL1_              U1CTL_    </span><span class="comment">/* USART 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define UTCTL1_             U1TCTL_   </span><span class="comment">/* USART 1 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define URCTL1_             U1RCTL_   </span><span class="comment">/* USART 1 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define UMCTL1_             U1MCTL_   </span><span class="comment">/* USART 1 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define UBR01_              U1BR0_    </span><span class="comment">/* USART 1 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define UBR11_              U1BR1_    </span><span class="comment">/* USART 1 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define RXBUF1_             U1RXBUF_  </span><span class="comment">/* USART 1 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define TXBUF1_             U1TXBUF_  </span><span class="comment">/* USART 1 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define UCTL_1              U1CTL     </span><span class="comment">/* USART 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define UTCTL_1             U1TCTL    </span><span class="comment">/* USART 1 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define URCTL_1             U1RCTL    </span><span class="comment">/* USART 1 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define UMCTL_1             U1MCTL    </span><span class="comment">/* USART 1 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define UBR0_1              U1BR0     </span><span class="comment">/* USART 1 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define UBR1_1              U1BR1     </span><span class="comment">/* USART 1 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define RXBUF_1             U1RXBUF   </span><span class="comment">/* USART 1 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define TXBUF_1             U1TXBUF   </span><span class="comment">/* USART 1 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define UCTL_1_             U1CTL_    </span><span class="comment">/* USART 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define UTCTL_1_            U1TCTL_   </span><span class="comment">/* USART 1 Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define URCTL_1_            U1RCTL_   </span><span class="comment">/* USART 1 Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define UMCTL_1_            U1MCTL_   </span><span class="comment">/* USART 1 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define UBR0_1_             U1BR0_    </span><span class="comment">/* USART 1 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define UBR1_1_             U1BR1_    </span><span class="comment">/* USART 1 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define RXBUF_1_            U1RXBUF_  </span><span class="comment">/* USART 1 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define TXBUF_1_            U1TXBUF_  </span><span class="comment">/* USART 1 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">* Timer A3</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define __MSP430_HAS_TA3__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define TAIV_               (0x012Eu)  </span><span class="comment">/* Timer A Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>( TAIV           , <a class="code hl_define" href="msp430x14x_8h.html#aac81124889049469bb6585652fec99c8">TAIV_</a>)</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae55bfa2ba4fc54aa54f0eac6a03afe16">  501</a></span><span class="preprocessor">#define TACTL_              (0x0160u)  </span><span class="comment">/* Timer A Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACTL             , <a class="code hl_define" href="msp430x14x_8h.html#ae55bfa2ba4fc54aa54f0eac6a03afe16">TACTL_</a>)</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad5cf328c98e415551c46a0cd53fcda1e">  503</a></span><span class="preprocessor">#define TACCTL0_            (0x0162u)  </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCTL0           , <a class="code hl_define" href="msp430x14x_8h.html#ad5cf328c98e415551c46a0cd53fcda1e">TACCTL0_</a>)</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a56ab44b312ef605281b77d7f40f27add">  505</a></span><span class="preprocessor">#define TACCTL1_            (0x0164u)  </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCTL1           , <a class="code hl_define" href="msp430x14x_8h.html#a56ab44b312ef605281b77d7f40f27add">TACCTL1_</a>)</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af05d8141a8d13c2c3ca6b32f2189963e">  507</a></span><span class="preprocessor">#define TACCTL2_            (0x0166u)  </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCTL2           , <a class="code hl_define" href="msp430x14x_8h.html#af05d8141a8d13c2c3ca6b32f2189963e">TACCTL2_</a>)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a65cc6bd409e0d4654d9160f36f196cba">  509</a></span><span class="preprocessor">#define TAR_                (0x0170u)  </span><span class="comment">/* Timer A Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TAR               , <a class="code hl_define" href="msp430x14x_8h.html#a65cc6bd409e0d4654d9160f36f196cba">TAR_</a>)</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4cb42000e9de23ea91399adcaa14ccdc">  511</a></span><span class="preprocessor">#define TACCR0_             (0x0172u)  </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCR0            , <a class="code hl_define" href="msp430x14x_8h.html#a4cb42000e9de23ea91399adcaa14ccdc">TACCR0_</a>)</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2ed3c006433a7886cf5f00bd6a179f80">  513</a></span><span class="preprocessor">#define TACCR1_             (0x0174u)  </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCR1            , <a class="code hl_define" href="msp430x14x_8h.html#a2ed3c006433a7886cf5f00bd6a179f80">TACCR1_</a>)</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0ab266fa76a6ca373c10daae03615249">  515</a></span><span class="preprocessor">#define TACCR2_             (0x0176u)  </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TACCR2            , <a class="code hl_define" href="msp430x14x_8h.html#a0ab266fa76a6ca373c10daae03615249">TACCR2_</a>)</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* Alternate register names */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aba5020a6265861913aa6ffeae6e2d687">  519</a></span><span class="preprocessor">#define CCTL0               TACCTL0   </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af942c42a3f9525a1d05c5ff7d055a48f">  520</a></span><span class="preprocessor">#define CCTL1               TACCTL1   </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5f9b6f21fbbbe1b62a80656b60a5be0a">  521</a></span><span class="preprocessor">#define CCTL2               TACCTL2   </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a6b014be638c841069a68860f4d40cb17">  522</a></span><span class="preprocessor">#define CCR0                TACCR0    </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aaf38599179828a417375e992402698cb">  523</a></span><span class="preprocessor">#define CCR1                TACCR1    </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac51470f09f461cc08fa094d812bbfcc3">  524</a></span><span class="preprocessor">#define CCR2                TACCR2    </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acde97470dfb66b46002ab7b852948114">  525</a></span><span class="preprocessor">#define CCTL0_              TACCTL0_  </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7bdb324790561d17b23778f829115c84">  526</a></span><span class="preprocessor">#define CCTL1_              TACCTL1_  </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a58fc45bff0a6d8f63c5ec823c9528cc7">  527</a></span><span class="preprocessor">#define CCTL2_              TACCTL2_  </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4ca7f0565649e21380787b5144430af5">  528</a></span><span class="preprocessor">#define CCR0_               TACCR0_   </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afcd8523acf077c9b92ebb51b891043ba">  529</a></span><span class="preprocessor">#define CCR1_               TACCR1_   </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2a46356bc647844fdd39eb484656fb48">  530</a></span><span class="preprocessor">#define CCR2_               TACCR2_   </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/* Alternate register names - 5xx style */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a594fff592b664bd521bdce831473b177">  532</a></span><span class="preprocessor">#define TA0IV               TAIV      </span><span class="comment">/* Timer A Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac084d10f24169217ce324df67df36c22">  533</a></span><span class="preprocessor">#define TA0CTL              TACTL     </span><span class="comment">/* Timer A Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a53abb68c121b4d2e751b63078ee91aae">  534</a></span><span class="preprocessor">#define TA0CCTL0            TACCTL0   </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a824b97cfbc77c8c448c64ef4e1a7a02b">  535</a></span><span class="preprocessor">#define TA0CCTL1            TACCTL1   </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a188511def144e74d011e1a05467ea6bd">  536</a></span><span class="preprocessor">#define TA0CCTL2            TACCTL2   </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab50d5f77690200df0c02a398a2dccdb1">  537</a></span><span class="preprocessor">#define TA0R                TAR       </span><span class="comment">/* Timer A Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1671ddd2276d7bfa8bae8b385c6830ed">  538</a></span><span class="preprocessor">#define TA0CCR0             TACCR0    </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac4df0ea40fed549568dce5110f845b39">  539</a></span><span class="preprocessor">#define TA0CCR1             TACCR1    </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adfa34c3793bf58e191ef06cb1a877c4a">  540</a></span><span class="preprocessor">#define TA0CCR2             TACCR2    </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1d8b46acb68ec97d33dcca913b92afd5">  541</a></span><span class="preprocessor">#define TA0IV_              TAIV_     </span><span class="comment">/* Timer A Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a984b2496a9ec04d4ab8f8ea0f8764cad">  542</a></span><span class="preprocessor">#define TA0CTL_             TACTL_    </span><span class="comment">/* Timer A Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afdc7c325e379dddd1f1622231f7241fd">  543</a></span><span class="preprocessor">#define TA0CCTL0_           TACCTL0_  </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aed3f27537a83fe30f1e2e91b259b716b">  544</a></span><span class="preprocessor">#define TA0CCTL1_           TACCTL1_  </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a29c6bbbc37a825f1615deb6b5d137c26">  545</a></span><span class="preprocessor">#define TA0CCTL2_           TACCTL2_  </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aabab8c6f3c0e0ee43db0da81ea2e21fe">  546</a></span><span class="preprocessor">#define TA0R_               TAR_      </span><span class="comment">/* Timer A Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a87bb9e1a44d19c41201911a4c0cbed98">  547</a></span><span class="preprocessor">#define TA0CCR0_            TACCR0_   </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a913be2e675e0453e264dd6d9d3488437">  548</a></span><span class="preprocessor">#define TA0CCR1_            TACCR1_   </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acf0e59b436aa3e4e80e36181ac23a6b5">  549</a></span><span class="preprocessor">#define TA0CCR2_            TACCR2_   </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0b0e68d18ef37d739c0e227c52628d08">  551</a></span><span class="preprocessor">#define TASSEL1             (0x0200u)  </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9">  552</a></span><span class="preprocessor">#define TASSEL0             (0x0100u)  </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">  553</a></span><span class="preprocessor">#define ID1                 (0x0080u)  </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a021046fa13e45fe71b336b6bb4d00853">  554</a></span><span class="preprocessor">#define ID0                 (0x0040u)  </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">  555</a></span><span class="preprocessor">#define MC1                 (0x0020u)  </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adbabe68524253053e23c4335c4c23006">  556</a></span><span class="preprocessor">#define MC0                 (0x0010u)  </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7607a8cc10f5baee93b1238d067d6660">  557</a></span><span class="preprocessor">#define TACLR               (0x0004u)  </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a02ea12e4823f3e8d6d432b3b14a88014">  558</a></span><span class="preprocessor">#define TAIE                (0x0002u)  </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85">  559</a></span><span class="preprocessor">#define TAIFG               (0x0001u)  </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">  561</a></span><span class="preprocessor">#define MC_0                (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">  562</a></span><span class="preprocessor">#define MC_1                (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad367be228fa82c3f35290c9141138710">  563</a></span><span class="preprocessor">#define MC_2                (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continous up */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5870c8117eb8e885036a6cb254f07716">  564</a></span><span class="preprocessor">#define MC_3                (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af427c62226a83d08842f752d7a478394">  565</a></span><span class="preprocessor">#define ID_0                (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a340ae0fcd839f336e6174c275bfca131">  566</a></span><span class="preprocessor">#define ID_1                (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">  567</a></span><span class="preprocessor">#define ID_2                (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a598923d302dfb7410d59cd349a022c16">  568</a></span><span class="preprocessor">#define ID_3                (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b">  569</a></span><span class="preprocessor">#define TASSEL_0            (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a49bfbda859edc7236f16819ab9144039">  570</a></span><span class="preprocessor">#define TASSEL_1            (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a486e5a5ea3e899fff65c28faf305c8c1">  571</a></span><span class="preprocessor">#define TASSEL_2            (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7">  572</a></span><span class="preprocessor">#define TASSEL_3            (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab007bdb892562f6c5f7c4198b99caa57">  574</a></span><span class="preprocessor">#define CM1                 (0x8000u)  </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#abb028d575f70b61a80d0e87a9f8200cf">  575</a></span><span class="preprocessor">#define CM0                 (0x4000u)  </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa9c8f17f2a87ad2845779b4923eaa935">  576</a></span><span class="preprocessor">#define CCIS1               (0x2000u)  </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4e8056d10a025188ff958a69f6917e1b">  577</a></span><span class="preprocessor">#define CCIS0               (0x1000u)  </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a57d06a9e6a8f5abc296f987d4552894c">  578</a></span><span class="preprocessor">#define SCS                 (0x0800u)  </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">  579</a></span><span class="preprocessor">#define SCCI                (0x0400u)  </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a3aa216f6d9b942391fc15090d23256e5">  580</a></span><span class="preprocessor">#define CAP                 (0x0100u)  </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a">  581</a></span><span class="preprocessor">#define OUTMOD2             (0x0080u)  </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a08afb72e7571d1c9380175eca0a5349c">  582</a></span><span class="preprocessor">#define OUTMOD1             (0x0040u)  </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a489b35c385ecc427fe8ed149779ff8d2">  583</a></span><span class="preprocessor">#define OUTMOD0             (0x0020u)  </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#add8c598d5197e4a93d162b92886a4ebb">  584</a></span><span class="preprocessor">#define CCIE                (0x0010u)  </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">  585</a></span><span class="preprocessor">#define CCI                 (0x0008u)  </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aec78e7a9e90a406a56f859ee456e8eae">  586</a></span><span class="preprocessor">#define OUT                 (0x0004u)  </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1b0fda8ba947077492614595b1371c99">  587</a></span><span class="preprocessor">#define COV                 (0x0002u)  </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">  588</a></span><span class="preprocessor">#define CCIFG               (0x0001u)  </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">  590</a></span><span class="preprocessor">#define OUTMOD_0            (0*0x20u)  </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">  591</a></span><span class="preprocessor">#define OUTMOD_1            (1*0x20u)  </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a0826d934613ae687a76908aef84a1e07">  592</a></span><span class="preprocessor">#define OUTMOD_2            (2*0x20u)  </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">  593</a></span><span class="preprocessor">#define OUTMOD_3            (3*0x20u)  </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">  594</a></span><span class="preprocessor">#define OUTMOD_4            (4*0x20u)  </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">  595</a></span><span class="preprocessor">#define OUTMOD_5            (5*0x20u)  </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad1452bc24eed82a51a5d2c08563454d5">  596</a></span><span class="preprocessor">#define OUTMOD_6            (6*0x20u)  </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a04e3415b67621a5ec3077e821a4767c4">  597</a></span><span class="preprocessor">#define OUTMOD_7            (7*0x20u)  </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">  598</a></span><span class="preprocessor">#define CCIS_0              (0*0x1000u) </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#acaab9ff42b856835386744831ae42aa7">  599</a></span><span class="preprocessor">#define CCIS_1              (1*0x1000u) </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">  600</a></span><span class="preprocessor">#define CCIS_2              (2*0x1000u) </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#adf7be74196631e38799cdff9b8699115">  601</a></span><span class="preprocessor">#define CCIS_3              (3*0x1000u) </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">  602</a></span><span class="preprocessor">#define CM_0                (0*0x4000u) </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a87b9b380895c28ba129dcb85d222f13c">  603</a></span><span class="preprocessor">#define CM_1                (1*0x4000u) </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a2b1b82d027be49a47ecead06bf6e8750">  604</a></span><span class="preprocessor">#define CM_2                (2*0x4000u) </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">  605</a></span><span class="preprocessor">#define CM_3                (3*0x4000u) </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/* TA3IV Definitions */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a893f8110b47f7409fbbe4dbfea3787de">  608</a></span><span class="preprocessor">#define TAIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a137e68762f6fafafb136803adc0fbe80">  609</a></span><span class="preprocessor">#define TAIV_TACCR1         (0x0002u)    </span><span class="comment">/* TACCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ac9ad7a401e984e7296df1463f1429e8b">  610</a></span><span class="preprocessor">#define TAIV_TACCR2         (0x0004u)    </span><span class="comment">/* TACCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a5b1c2e1ef6f27c36fb23583e0db76518">  611</a></span><span class="preprocessor">#define TAIV_6              (0x0006u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a197f1e7f9fa102311d0c5b9787b839bb">  612</a></span><span class="preprocessor">#define TAIV_8              (0x0008u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a1c08c561d9d46b96da87f3e2c25dc559">  613</a></span><span class="preprocessor">#define TAIV_TAIFG          (0x000Au)    </span><span class="comment">/* TAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">* Timer B7</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#ad27a560a082b781f7a18f6ef2b2e452e">  618</a></span><span class="preprocessor">#define __MSP430_HAS_TB7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="msp430x14x_8h.html#a9deffad0cbbda41f5bb4c85ed9468e10">  620</a></span><span class="preprocessor">#define TBIV_               (0x011Eu)  </span><span class="comment">/* Timer B Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><a class="code hl_define" href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>( TBIV           , <a class="code hl_define" href="msp430x14x_8h.html#a9deffad0cbbda41f5bb4c85ed9468e10">TBIV_</a>)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define TBCTL_              (0x0180u)  </span><span class="comment">/* Timer B Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCTL             , <a class="code hl_define" href="msp430x14x_8h.html#a2ca00d2077bd13e11ada6fc4db9e88d4">TBCTL_</a>)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define TBCCTL0_            (0x0182u)  </span><span class="comment">/* Timer B Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL0           , <a class="code hl_define" href="msp430x14x_8h.html#a2330667cf0ff4e681563611c0a113b81">TBCCTL0_</a>)</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define TBCCTL1_            (0x0184u)  </span><span class="comment">/* Timer B Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL1           , <a class="code hl_define" href="msp430x14x_8h.html#a72d84776ee69c3f75d074901c2aeb14b">TBCCTL1_</a>)</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define TBCCTL2_            (0x0186u)  </span><span class="comment">/* Timer B Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL2           , <a class="code hl_define" href="msp430x14x_8h.html#aeb7a44c4cc48c940e283eecd8adba334">TBCCTL2_</a>)</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define TBCCTL3_            (0x0188u)  </span><span class="comment">/* Timer B Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL3           , <a class="code hl_define" href="msp430x14x_8h.html#a4ed6ef342539834693635551a622674e">TBCCTL3_</a>)</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define TBCCTL4_            (0x018Au)  </span><span class="comment">/* Timer B Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL4           , <a class="code hl_define" href="msp430x14x_8h.html#a63a875464dcf60e8addfb3c9efb3bed9">TBCCTL4_</a>)</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define TBCCTL5_            (0x018Cu)  </span><span class="comment">/* Timer B Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL5           , <a class="code hl_define" href="msp430x14x_8h.html#a949a70433d143f1ad6d9ea4143e24aec">TBCCTL5_</a>)</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define TBCCTL6_            (0x018Eu)  </span><span class="comment">/* Timer B Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCTL6           , <a class="code hl_define" href="msp430x14x_8h.html#adc09f7c89a9541c0651077edba4f5ba3">TBCCTL6_</a>)</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define TBR_                (0x0190u)  </span><span class="comment">/* Timer B Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBR               , <a class="code hl_define" href="msp430x14x_8h.html#a0d8348c62e635b7127d71af9bbdf1eb4">TBR_</a>)</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define TBCCR0_             (0x0192u)  </span><span class="comment">/* Timer B Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR0            , <a class="code hl_define" href="msp430x14x_8h.html#a3ab54d9344d4fd11ffd3920352fd2c51">TBCCR0_</a>)</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define TBCCR1_             (0x0194u)  </span><span class="comment">/* Timer B Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR1            , <a class="code hl_define" href="msp430x14x_8h.html#a82a9a42f5824f6eb780efde910904f64">TBCCR1_</a>)</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define TBCCR2_             (0x0196u)  </span><span class="comment">/* Timer B Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR2            , <a class="code hl_define" href="msp430x14x_8h.html#abf5945c3861e9e21fabe3dc9b7aa75cb">TBCCR2_</a>)</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define TBCCR3_             (0x0198u)  </span><span class="comment">/* Timer B Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR3            , <a class="code hl_define" href="msp430x14x_8h.html#aac763f14f30fd09ac80fdca40b916ebf">TBCCR3_</a>)</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define TBCCR4_             (0x019Au)  </span><span class="comment">/* Timer B Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR4            , <a class="code hl_define" href="msp430x14x_8h.html#a80474cef33a3d7637dd08fa9b3bed61f">TBCCR4_</a>)</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define TBCCR5_             (0x019Cu)  </span><span class="comment">/* Timer B Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR5            , <a class="code hl_define" href="msp430x14x_8h.html#a7964ab3e2cd102d0c7013ab77f625265">TBCCR5_</a>)</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define TBCCR6_             (0x019Eu)  </span><span class="comment">/* Timer B Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   TBCCR6            , <a class="code hl_define" href="msp430x14x_8h.html#a182a2e48cbb40ca6407bc3c441bc6b74">TBCCR6_</a>)</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/* Alternate register names - 5xx style */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define TB0IV               TBIV      </span><span class="comment">/* Timer B Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define TB0CTL              TBCTL     </span><span class="comment">/* Timer B Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define TB0CCTL0            TBCCTL0   </span><span class="comment">/* Timer B Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define TB0CCTL1            TBCCTL1   </span><span class="comment">/* Timer B Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define TB0CCTL2            TBCCTL2   </span><span class="comment">/* Timer B Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define TB0CCTL3            TBCCTL3   </span><span class="comment">/* Timer B Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define TB0CCTL4            TBCCTL4   </span><span class="comment">/* Timer B Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define TB0CCTL5            TBCCTL5   </span><span class="comment">/* Timer B Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define TB0CCTL6            TBCCTL6   </span><span class="comment">/* Timer B Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define TB0R                TBR       </span><span class="comment">/* Timer B Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define TB0CCR0             TBCCR0    </span><span class="comment">/* Timer B Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define TB0CCR1             TBCCR1    </span><span class="comment">/* Timer B Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define TB0CCR2             TBCCR2    </span><span class="comment">/* Timer B Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define TB0CCR3             TBCCR3    </span><span class="comment">/* Timer B Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define TB0CCR4             TBCCR4    </span><span class="comment">/* Timer B Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define TB0CCR5             TBCCR5    </span><span class="comment">/* Timer B Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define TB0CCR6             TBCCR6    </span><span class="comment">/* Timer B Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define TB0IV_              TBIV_     </span><span class="comment">/* Timer B Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define TB0CTL_             TBCTL_    </span><span class="comment">/* Timer B Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define TB0CCTL0_           TBCCTL0_  </span><span class="comment">/* Timer B Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define TB0CCTL1_           TBCCTL1_  </span><span class="comment">/* Timer B Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define TB0CCTL2_           TBCCTL2_  </span><span class="comment">/* Timer B Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define TB0CCTL3_           TBCCTL3_  </span><span class="comment">/* Timer B Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define TB0CCTL4_           TBCCTL4_  </span><span class="comment">/* Timer B Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define TB0CCTL5_           TBCCTL5_  </span><span class="comment">/* Timer B Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define TB0CCTL6_           TBCCTL6_  </span><span class="comment">/* Timer B Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">#define TB0R_               TBR_      </span><span class="comment">/* Timer B Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define TB0CCR0_            TBCCR0_   </span><span class="comment">/* Timer B Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define TB0CCR1_            TBCCR1_   </span><span class="comment">/* Timer B Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define TB0CCR2_            TBCCR2_   </span><span class="comment">/* Timer B Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define TB0CCR3_            TBCCR3_   </span><span class="comment">/* Timer B Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define TB0CCR4_            TBCCR4_   </span><span class="comment">/* Timer B Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define TB0CCR5_            TBCCR5_   </span><span class="comment">/* Timer B Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define TB0CCR6_            TBCCR6_   </span><span class="comment">/* Timer B Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define TBCLGRP1            (0x4000u)  </span><span class="comment">/* Timer B Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define TBCLGRP0            (0x2000u)  </span><span class="comment">/* Timer B Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define CNTL1               (0x1000u)  </span><span class="comment">/* Counter lenght 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define CNTL0               (0x0800u)  </span><span class="comment">/* Counter lenght 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define TBSSEL1             (0x0200u)  </span><span class="comment">/* Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define TBSSEL0             (0x0100u)  </span><span class="comment">/* Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define TBCLR               (0x0004u)  </span><span class="comment">/* Timer B counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define TBIE                (0x0002u)  </span><span class="comment">/* Timer B interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define TBIFG               (0x0001u)  </span><span class="comment">/* Timer B interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define SHR1                (0x4000u)  </span><span class="comment">/* Timer B Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define SHR0                (0x2000u)  </span><span class="comment">/* Timer B Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define TBSSEL_0            (0*0x0100u)  </span><span class="comment">/* Clock Source: TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define TBSSEL_1            (1*0x0100u)  </span><span class="comment">/* Clock Source: ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define TBSSEL_2            (2*0x0100u)  </span><span class="comment">/* Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define TBSSEL_3            (3*0x0100u)  </span><span class="comment">/* Clock Source: INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define CNTL_0              (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define CNTL_1              (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define CNTL_2              (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define CNTL_3              (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define SHR_0               (0*0x2000u)  </span><span class="comment">/* Timer B Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define SHR_1               (1*0x2000u)  </span><span class="comment">/* Timer B Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define SHR_2               (2*0x2000u)  </span><span class="comment">/* Timer B Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define SHR_3               (3*0x2000u)  </span><span class="comment">/* Timer B Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define TBCLGRP_0           (0*0x2000u)  </span><span class="comment">/* Timer B Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define TBCLGRP_1           (1*0x2000u)  </span><span class="comment">/* Timer B Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define TBCLGRP_2           (2*0x2000u)  </span><span class="comment">/* Timer B Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define TBCLGRP_3           (3*0x2000u)  </span><span class="comment">/* Timer B Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/* Additional Timer B Control Register bits are defined in Timer A */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define CLLD1               (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define CLLD0               (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define SLSHR1              (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define SLSHR0              (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define SLSHR_0             (0*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define SLSHR_1             (1*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define SLSHR_2             (2*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define SLSHR_3             (3*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define CLLD_0              (0*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define CLLD_1              (1*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define CLLD_2              (2*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define CLLD_3              (3*0x0200u)  </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* TB7IV Definitions */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define TBIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define TBIV_TBCCR1         (0x0002u)    </span><span class="comment">/* TBCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define TBIV_TBCCR2         (0x0004u)    </span><span class="comment">/* TBCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define TBIV_TBCCR3         (0x0006u)    </span><span class="comment">/* TBCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define TBIV_TBCCR4         (0x0008u)    </span><span class="comment">/* TBCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define TBIV_TBCCR5         (0x000Au)    </span><span class="comment">/* TBCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define TBIV_TBCCR6         (0x000Cu)    </span><span class="comment">/* TBCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define TBIV_TBIFG          (0x000Eu)    </span><span class="comment">/* TBIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">* Basic Clock Module</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define __MSP430_HAS_BASIC_CLOCK__    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define DCOCTL_             (0x0056u)  </span><span class="comment">/* DCO Clock Frequency Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   DCOCTL            , <a class="code hl_define" href="msp430x14x_8h.html#a026eae0e12fe585c2aeda57eeda62434">DCOCTL_</a>)</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define BCSCTL1_            (0x0057u)  </span><span class="comment">/* Basic Clock System Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   BCSCTL1           , <a class="code hl_define" href="msp430x14x_8h.html#a912527ac6006b30964fde41b51696dbd">BCSCTL1_</a>)</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define BCSCTL2_            (0x0058u)  </span><span class="comment">/* Basic Clock System Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   BCSCTL2           , <a class="code hl_define" href="msp430x14x_8h.html#a0b73d842f12753773309867a9f5b9564">BCSCTL2_</a>)</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define MOD0                (0x01)   </span><span class="comment">/* Modulation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define MOD1                (0x02)   </span><span class="comment">/* Modulation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define MOD2                (0x04)   </span><span class="comment">/* Modulation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define MOD3                (0x08)   </span><span class="comment">/* Modulation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define MOD4                (0x10)   </span><span class="comment">/* Modulation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define DCO0                (0x20)   </span><span class="comment">/* DCO Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define DCO1                (0x40)   </span><span class="comment">/* DCO Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define DCO2                (0x80)   </span><span class="comment">/* DCO Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define RSEL0               (0x01)   </span><span class="comment">/* Range Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define RSEL1               (0x02)   </span><span class="comment">/* Range Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define RSEL2               (0x04)   </span><span class="comment">/* Range Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define XT5V                (0x08)   </span><span class="comment">/* XT5V should always be reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define DIVA0               (0x10)   </span><span class="comment">/* ACLK Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define DIVA1               (0x20)   </span><span class="comment">/* ACLK Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define XTS                 (0x40)   </span><span class="comment">/* LFXTCLK 0:Low Freq. / 1: High Freq. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define XT2OFF              (0x80)   </span><span class="comment">/* Enable XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define DIVA_0              (0x00)   </span><span class="comment">/* ACLK Divider 0: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define DIVA_1              (0x10)   </span><span class="comment">/* ACLK Divider 1: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define DIVA_2              (0x20)   </span><span class="comment">/* ACLK Divider 2: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define DIVA_3              (0x30)   </span><span class="comment">/* ACLK Divider 3: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define DCOR                (0x01)   </span><span class="comment">/* Enable External Resistor : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define DIVS0               (0x02)   </span><span class="comment">/* SMCLK Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define DIVS1               (0x04)   </span><span class="comment">/* SMCLK Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define SELS                (0x08)   </span><span class="comment">/* SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define DIVM0               (0x10)   </span><span class="comment">/* MCLK Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define DIVM1               (0x20)   </span><span class="comment">/* MCLK Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define SELM0               (0x40)   </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define SELM1               (0x80)   </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define DIVS_0              (0x00)   </span><span class="comment">/* SMCLK Divider 0: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define DIVS_1              (0x02)   </span><span class="comment">/* SMCLK Divider 1: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define DIVS_2              (0x04)   </span><span class="comment">/* SMCLK Divider 2: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define DIVS_3              (0x06)   </span><span class="comment">/* SMCLK Divider 3: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define DIVM_0              (0x00)   </span><span class="comment">/* MCLK Divider 0: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define DIVM_1              (0x10)   </span><span class="comment">/* MCLK Divider 1: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define DIVM_2              (0x20)   </span><span class="comment">/* MCLK Divider 2: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define DIVM_3              (0x30)   </span><span class="comment">/* MCLK Divider 3: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define SELM_0              (0x00)   </span><span class="comment">/* MCLK Source Select 0: DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define SELM_1              (0x40)   </span><span class="comment">/* MCLK Source Select 1: DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define SELM_2              (0x80)   </span><span class="comment">/* MCLK Source Select 2: XT2CLK/LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define SELM_3              (0xC0)   </span><span class="comment">/* MCLK Source Select 3: LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/*************************************************************</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">* Flash Memory</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">*************************************************************/</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define __MSP430_HAS_FLASH__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define FCTL1_              (0x0128u)  </span><span class="comment">/* FLASH Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   FCTL1             , <a class="code hl_define" href="msp430x14x_8h.html#ab2f399c85c56ef0ca7dad388cead989d">FCTL1_</a>)</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define FCTL2_              (0x012Au)  </span><span class="comment">/* FLASH Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   FCTL2             , <a class="code hl_define" href="msp430x14x_8h.html#a3d7c09df9f29216c65f47e005a32200b">FCTL2_</a>)</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define FCTL3_              (0x012Cu)  </span><span class="comment">/* FLASH Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   FCTL3             , <a class="code hl_define" href="msp430x14x_8h.html#a919f4ae0fa82849dc7a97bb80534976f">FCTL3_</a>)</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define FRKEY               (0x9600u)  </span><span class="comment">/* Flash key returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define FWKEY               (0xA500u)  </span><span class="comment">/* Flash key for write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define FXKEY               (0x3300u)  </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define ERASE               (0x0002u)  </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define MERAS               (0x0004u)  </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define WRT                 (0x0040u)  </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define BLKWRT              (0x0080u)  </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define SEGWRT              (0x0080u)  </span><span class="comment">/* old definition */</span><span class="preprocessor"> </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define FN0                 (0x0001u)  </span><span class="comment">/* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define FN1                 (0x0002u)  </span><span class="comment">/*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#ifndef FN2</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define FN2                 (0x0004u)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#ifndef FN3</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define FN3                 (0x0008u)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#ifndef FN4</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define FN4                 (0x0010u)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define FN5                 (0x0020u)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define FSSEL0              (0x0040u)  </span><span class="comment">/* Flash clock select 0 */</span><span class="preprocessor">        </span><span class="comment">/* to distinguish from USART SSELx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define FSSEL1              (0x0080u)  </span><span class="comment">/* Flash clock select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define FSSEL_0             (0x0000u)  </span><span class="comment">/* Flash clock select: 0 - ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define FSSEL_1             (0x0040u)  </span><span class="comment">/* Flash clock select: 1 - MCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define FSSEL_2             (0x0080u)  </span><span class="comment">/* Flash clock select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define FSSEL_3             (0x00C0u)  </span><span class="comment">/* Flash clock select: 3 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define BUSY                (0x0001u)  </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define KEYV                (0x0002u)  </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define ACCVIFG             (0x0004u)  </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define WAIT                (0x0008u)  </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#define LOCK                (0x0010u)  </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">#define EMEX                (0x0020u)  </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">* Comparator A</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define __MSP430_HAS_COMPA__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define CACTL1_             (0x0059u)  </span><span class="comment">/* Comparator A Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   CACTL1            , <a class="code hl_define" href="msp430x14x_8h.html#aff5f78761a5ca499403a2305926721ee">CACTL1_</a>)</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">#define CACTL2_             (0x005Au)  </span><span class="comment">/* Comparator A Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   CACTL2            , <a class="code hl_define" href="msp430x14x_8h.html#aa766f0c20e7690e64f94cb27aa95b6f1">CACTL2_</a>)</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">#define CAPD_               (0x005Bu)  </span><span class="comment">/* Comparator A Port Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   CAPD              , <a class="code hl_define" href="msp430x14x_8h.html#a59924333a45e52f57b6e3c53fc5621a0">CAPD_</a>)</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define CAIFG               (0x01)    </span><span class="comment">/* Comp. A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define CAIE                (0x02)    </span><span class="comment">/* Comp. A Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define CAIES               (0x04)    </span><span class="comment">/* Comp. A Int. Edge Select: 0:rising / 1:falling */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define CAON                (0x08)    </span><span class="comment">/* Comp. A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#define CAREF0              (0x10)    </span><span class="comment">/* Comp. A Internal Reference Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define CAREF1              (0x20)    </span><span class="comment">/* Comp. A Internal Reference Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define CARSEL              (0x40)    </span><span class="comment">/* Comp. A Internal Reference Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define CAEX                (0x80)    </span><span class="comment">/* Comp. A Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define CAREF_0             (0x00)    </span><span class="comment">/* Comp. A Int. Ref. Select 0 : Off */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define CAREF_1             (0x10)    </span><span class="comment">/* Comp. A Int. Ref. Select 1 : 0.25*Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define CAREF_2             (0x20)    </span><span class="comment">/* Comp. A Int. Ref. Select 2 : 0.5*Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define CAREF_3             (0x30)    </span><span class="comment">/* Comp. A Int. Ref. Select 3 : Vt*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define CAOUT               (0x01)    </span><span class="comment">/* Comp. A Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define CAF                 (0x02)    </span><span class="comment">/* Comp. A Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define P2CA0               (0x04)    </span><span class="comment">/* Comp. A Connect External Signal to CA0 : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define P2CA1               (0x08)    </span><span class="comment">/* Comp. A Connect External Signal to CA1 : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define CACTL24             (0x10)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define CACTL25             (0x20)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define CACTL26             (0x40)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define CACTL27             (0x80)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define CAPD0               (0x01)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define CAPD1               (0x02)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define CAPD2               (0x04)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define CAPD3               (0x08)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define CAPD4               (0x10)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define CAPD5               (0x20)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define CAPD6               (0x40)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define CAPD7               (0x80)    </span><span class="comment">/* Comp. A Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">* ADC12</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define __MSP430_HAS_ADC12__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define ADC12CTL0_          (0x01A0u)  </span><span class="comment">/* ADC12 Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12CTL0         , <a class="code hl_define" href="msp430x14x_8h.html#a68b5317739d8b06b7674e0c41c69690b">ADC12CTL0_</a>)</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define ADC12CTL1_          (0x01A2u)  </span><span class="comment">/* ADC12 Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12CTL1         , <a class="code hl_define" href="msp430x14x_8h.html#ac4743f7a663d8d9aa396fe0ba101eb8b">ADC12CTL1_</a>)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define ADC12IFG_           (0x01A4u)  </span><span class="comment">/* ADC12 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12IFG          , <a class="code hl_define" href="msp430x14x_8h.html#ae0114df5ddb1125023dca0765fbee43c">ADC12IFG_</a>)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define ADC12IE_            (0x01A6u)  </span><span class="comment">/* ADC12 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12IE           , <a class="code hl_define" href="msp430x14x_8h.html#a0f78b54ee449352904b16e67c31e3ce2">ADC12IE_</a>)</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">#define ADC12IV_            (0x01A8u)  </span><span class="comment">/* ADC12 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12IV           , <a class="code hl_define" href="msp430x14x_8h.html#ab8af3a696427cd63477255db6f822200">ADC12IV_</a>)</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define ADC12MEM_           (0x0140u)  </span><span class="comment">/* ADC12 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define ADC12MEM            (ADC12MEM_) </span><span class="comment">/* ADC12 Conversion Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define ADC12MEM            ((int*) ADC12MEM_) </span><span class="comment">/* ADC12 Conversion Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define ADC12MEM0_          (0x0140u)  </span><span class="comment">/* ADC12 Conversion Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM0         , <a class="code hl_define" href="msp430x14x_8h.html#a5cf0ac341cc48a2d451618ba3ef0dc1e">ADC12MEM0_</a>)</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define ADC12MEM1_          (0x0142u)  </span><span class="comment">/* ADC12 Conversion Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM1         , <a class="code hl_define" href="msp430x14x_8h.html#a876cdcfd590310376560c0bf508b784f">ADC12MEM1_</a>)</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define ADC12MEM2_          (0x0144u)  </span><span class="comment">/* ADC12 Conversion Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM2         , <a class="code hl_define" href="msp430x14x_8h.html#a887f7bb626c46affcac4e176ac2f76d1">ADC12MEM2_</a>)</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define ADC12MEM3_          (0x0146u)  </span><span class="comment">/* ADC12 Conversion Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM3         , <a class="code hl_define" href="msp430x14x_8h.html#a5de7da79c5dd1da08d802ffe00ac3009">ADC12MEM3_</a>)</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define ADC12MEM4_          (0x0148u)  </span><span class="comment">/* ADC12 Conversion Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM4         , <a class="code hl_define" href="msp430x14x_8h.html#aff1e4ba6490608ea7c153273a34b60eb">ADC12MEM4_</a>)</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define ADC12MEM5_          (0x014Au)  </span><span class="comment">/* ADC12 Conversion Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM5         , <a class="code hl_define" href="msp430x14x_8h.html#a7de1e8e6ea7a3c4936f7af6def044ef9">ADC12MEM5_</a>)</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define ADC12MEM6_          (0x014Cu)  </span><span class="comment">/* ADC12 Conversion Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM6         , <a class="code hl_define" href="msp430x14x_8h.html#ab4537514fb7cf04970b61edaf81ff0d4">ADC12MEM6_</a>)</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define ADC12MEM7_          (0x014Eu)  </span><span class="comment">/* ADC12 Conversion Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM7         , <a class="code hl_define" href="msp430x14x_8h.html#a4c9e9f64bb116a8892963cbbdd5f4259">ADC12MEM7_</a>)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define ADC12MEM8_          (0x0150u)  </span><span class="comment">/* ADC12 Conversion Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM8         , <a class="code hl_define" href="msp430x14x_8h.html#a0382beac47e88dc6305f852f43fd1c54">ADC12MEM8_</a>)</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define ADC12MEM9_          (0x0152u)  </span><span class="comment">/* ADC12 Conversion Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM9         , <a class="code hl_define" href="msp430x14x_8h.html#ad3ba0d9d773e4272e1c1913ec339136a">ADC12MEM9_</a>)</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define ADC12MEM10_         (0x0154u)  </span><span class="comment">/* ADC12 Conversion Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM10        , <a class="code hl_define" href="msp430x14x_8h.html#a0594c323288d8497ee1f271e4cc289fa">ADC12MEM10_</a>)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define ADC12MEM11_         (0x0156u)  </span><span class="comment">/* ADC12 Conversion Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM11        , <a class="code hl_define" href="msp430x14x_8h.html#a75981481670fb09fb682c7e18bf97108">ADC12MEM11_</a>)</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define ADC12MEM12_         (0x0158u)  </span><span class="comment">/* ADC12 Conversion Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM12        , <a class="code hl_define" href="msp430x14x_8h.html#af1158bec7587cf370e66b7e1646d5012">ADC12MEM12_</a>)</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define ADC12MEM13_         (0x015Au)  </span><span class="comment">/* ADC12 Conversion Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM13        , <a class="code hl_define" href="msp430x14x_8h.html#ae2b20719cdcd23e059796aaf4d580bef">ADC12MEM13_</a>)</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define ADC12MEM14_         (0x015Cu)  </span><span class="comment">/* ADC12 Conversion Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM14        , <a class="code hl_define" href="msp430x14x_8h.html#a6f8c8281cacdd18b3e2facdabc5596a7">ADC12MEM14_</a>)</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define ADC12MEM15_         (0x015Eu)  </span><span class="comment">/* ADC12 Conversion Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><a class="code hl_define" href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a>(   ADC12MEM15        , <a class="code hl_define" href="msp430x14x_8h.html#a3f885bbe93dabbdbd20e59c9a87e1af7">ADC12MEM15_</a>)</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define ADC12MCTL_          (0x0080u)  </span><span class="comment">/* ADC12 Memory Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define ADC12MCTL           (ADC12MCTL_) </span><span class="comment">/* ADC12 Memory Control (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define ADC12MCTL           ((char*) ADC12MCTL_) </span><span class="comment">/* ADC12 Memory Control (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define ADC12MCTL0_         (0x0080u)  </span><span class="comment">/* ADC12 Memory Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL0        , <a class="code hl_define" href="msp430x14x_8h.html#a2a3c001a579a1dfb403b64906243d3f5">ADC12MCTL0_</a>)</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define ADC12MCTL1_         (0x0081u)  </span><span class="comment">/* ADC12 Memory Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL1        , <a class="code hl_define" href="msp430x14x_8h.html#a8c29ed26a60f93d0524a0eccd8ca8f5f">ADC12MCTL1_</a>)</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define ADC12MCTL2_         (0x0082u)  </span><span class="comment">/* ADC12 Memory Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL2        , <a class="code hl_define" href="msp430x14x_8h.html#a827cab758600593ac7d949b0e091fc5e">ADC12MCTL2_</a>)</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define ADC12MCTL3_         (0x0083u)  </span><span class="comment">/* ADC12 Memory Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL3        , <a class="code hl_define" href="msp430x14x_8h.html#ac0f97488acb2d0a0547dd1cfa595e1df">ADC12MCTL3_</a>)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define ADC12MCTL4_         (0x0084u)  </span><span class="comment">/* ADC12 Memory Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL4        , <a class="code hl_define" href="msp430x14x_8h.html#a339492433ef71fafcae30c7f54ffd37a">ADC12MCTL4_</a>)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define ADC12MCTL5_         (0x0085u)  </span><span class="comment">/* ADC12 Memory Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL5        , <a class="code hl_define" href="msp430x14x_8h.html#a2b815ce302dc067aae7286420a66293f">ADC12MCTL5_</a>)</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define ADC12MCTL6_         (0x0086u)  </span><span class="comment">/* ADC12 Memory Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL6        , <a class="code hl_define" href="msp430x14x_8h.html#aec37e937f6234ecf100740c45a5b0581">ADC12MCTL6_</a>)</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define ADC12MCTL7_         (0x0087u)  </span><span class="comment">/* ADC12 Memory Control 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL7        , <a class="code hl_define" href="msp430x14x_8h.html#a7d70eade0e7af91cc1fc05a465bbc80f">ADC12MCTL7_</a>)</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define ADC12MCTL8_         (0x0088u)  </span><span class="comment">/* ADC12 Memory Control 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL8        , <a class="code hl_define" href="msp430x14x_8h.html#a732fbc65e7d3cddae0891bd3bf47a29b">ADC12MCTL8_</a>)</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define ADC12MCTL9_         (0x0089u)  </span><span class="comment">/* ADC12 Memory Control 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL9        , <a class="code hl_define" href="msp430x14x_8h.html#a4757eb9be29cfc74a0f4f90100c33d80">ADC12MCTL9_</a>)</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define ADC12MCTL10_        (0x008Au)  </span><span class="comment">/* ADC12 Memory Control 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL10       , <a class="code hl_define" href="msp430x14x_8h.html#a8fe7aeb9b91616287c5c141e23020e99">ADC12MCTL10_</a>)</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define ADC12MCTL11_        (0x008Bu)  </span><span class="comment">/* ADC12 Memory Control 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL11       , <a class="code hl_define" href="msp430x14x_8h.html#ad0a3f5ab567cdbd1a75301637b163cd5">ADC12MCTL11_</a>)</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define ADC12MCTL12_        (0x008Cu)  </span><span class="comment">/* ADC12 Memory Control 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL12       , <a class="code hl_define" href="msp430x14x_8h.html#a90d9d3e08ed52c12526a11d22ae956e1">ADC12MCTL12_</a>)</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define ADC12MCTL13_        (0x008Du)  </span><span class="comment">/* ADC12 Memory Control 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL13       , <a class="code hl_define" href="msp430x14x_8h.html#a1bf0ab226bdbc31d8c1f925240b90aa4">ADC12MCTL13_</a>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define ADC12MCTL14_        (0x008Eu)  </span><span class="comment">/* ADC12 Memory Control 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL14       , <a class="code hl_define" href="msp430x14x_8h.html#a305099722f88e77d4d67a6ae7b173b4a">ADC12MCTL14_</a>)</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define ADC12MCTL15_        (0x008Fu)  </span><span class="comment">/* ADC12 Memory Control 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><a class="code hl_define" href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a>(   ADC12MCTL15       , <a class="code hl_define" href="msp430x14x_8h.html#a11672fa874f1f66bb15d5fbd252892f6">ADC12MCTL15_</a>)</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">/* ADC12CTL0 */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define ADC12SC             (0x001)   </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define ENC                 (0x002)   </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define ADC12TOVIE          (0x004)   </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define ADC12OVIE           (0x008)   </span><span class="comment">/* ADC12 Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define ADC12ON             (0x010)   </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define REFON               (0x020)   </span><span class="comment">/* ADC12 Reference on */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#define REF2_5V             (0x040)   </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define MSC                 (0x080)   </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define SHT00               (0x0100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define SHT01               (0x0200u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define SHT02               (0x0400u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define SHT03               (0x0800u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define SHT10               (0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define SHT11               (0x2000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define SHT12               (0x4000u)  </span><span class="comment">/* ADC12 Sample Hold 2 Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define SHT13               (0x8000u)  </span><span class="comment">/* ADC12 Sample Hold 3 Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define MSH                 (0x080)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define SHT0_0               (0*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define SHT0_1               (1*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define SHT0_2               (2*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define SHT0_3               (3*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define SHT0_4               (4*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define SHT0_5               (5*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define SHT0_6               (6*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define SHT0_7               (7*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define SHT0_8               (8*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define SHT0_9               (9*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define SHT0_10             (10*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define SHT0_11             (11*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define SHT0_12             (12*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define SHT0_13             (13*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define SHT0_14             (14*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define SHT0_15             (15*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define SHT1_0               (0*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define SHT1_1               (1*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define SHT1_2               (2*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define SHT1_3               (3*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define SHT1_4               (4*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define SHT1_5               (5*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define SHT1_6               (6*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define SHT1_7               (7*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define SHT1_8               (8*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define SHT1_9               (9*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define SHT1_10             (10*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define SHT1_11             (11*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define SHT1_12             (12*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define SHT1_13             (13*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define SHT1_14             (14*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define SHT1_15             (15*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">/* ADC12CTL1 */</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define ADC12BUSY           (0x0001u)    </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define CONSEQ0             (0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define CONSEQ1             (0x0004u)    </span><span class="comment">/* ADC12 Conversion Sequence Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define ADC12SSEL0          (0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define ADC12SSEL1          (0x0010u)    </span><span class="comment">/* ADC12 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define ADC12DIV0           (0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define ADC12DIV1           (0x0040u)    </span><span class="comment">/* ADC12 Clock Divider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define ADC12DIV2           (0x0080u)    </span><span class="comment">/* ADC12 Clock Divider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define ISSH                (0x0100u)    </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define SHP                 (0x0200u)    </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#define SHS0                (0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define SHS1                (0x0800u)    </span><span class="comment">/* ADC12 Sample/Hold Source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define CSTARTADD0          (0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#define CSTARTADD1          (0x2000u)    </span><span class="comment">/* ADC12 Conversion Start Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define CSTARTADD2          (0x4000u)    </span><span class="comment">/* ADC12 Conversion Start Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define CSTARTADD3          (0x8000u)    </span><span class="comment">/* ADC12 Conversion Start Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define CONSEQ_0             (0*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define CONSEQ_1             (1*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define CONSEQ_2             (2*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define CONSEQ_3             (3*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define ADC12SSEL_0          (0*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define ADC12SSEL_1          (1*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define ADC12SSEL_2          (2*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define ADC12SSEL_3          (3*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#define ADC12DIV_0           (0*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define ADC12DIV_1           (1*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define ADC12DIV_2           (2*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define ADC12DIV_3           (3*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define ADC12DIV_4           (4*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define ADC12DIV_5           (5*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define ADC12DIV_6           (6*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define ADC12DIV_7           (7*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define SHS_0                (0*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define SHS_1                (1*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define SHS_2                (2*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define SHS_3                (3*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define CSTARTADD_0          (0*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define CSTARTADD_1          (1*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define CSTARTADD_2          (2*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define CSTARTADD_3          (3*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define CSTARTADD_4          (4*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define CSTARTADD_5          (5*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define CSTARTADD_6          (6*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define CSTARTADD_7          (7*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define CSTARTADD_8          (8*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define CSTARTADD_9          (9*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define CSTARTADD_10        (10*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define CSTARTADD_11        (11*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define CSTARTADD_12        (12*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#define CSTARTADD_13        (13*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define CSTARTADD_14        (14*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define CSTARTADD_15        (15*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">/* ADC12MCTLx */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define INCH0               (0x0001u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define INCH1               (0x0002u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define INCH2               (0x0004u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define INCH3               (0x0008u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define SREF0               (0x0010u)    </span><span class="comment">/* ADC12 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define SREF1               (0x0020u)    </span><span class="comment">/* ADC12 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define SREF2               (0x0040u)    </span><span class="comment">/* ADC12 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define EOS                 (0x0080u)    </span><span class="comment">/* ADC12 End of Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define INCH_0               (0)        </span><span class="comment">/* ADC12 Input Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define INCH_1               (1)        </span><span class="comment">/* ADC12 Input Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define INCH_2               (2)        </span><span class="comment">/* ADC12 Input Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define INCH_3               (3)        </span><span class="comment">/* ADC12 Input Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define INCH_4               (4)        </span><span class="comment">/* ADC12 Input Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define INCH_5               (5)        </span><span class="comment">/* ADC12 Input Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define INCH_6               (6)        </span><span class="comment">/* ADC12 Input Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define INCH_7               (7)        </span><span class="comment">/* ADC12 Input Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define INCH_8               (8)        </span><span class="comment">/* ADC12 Input Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#define INCH_9               (9)        </span><span class="comment">/* ADC12 Input Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define INCH_10             (10)        </span><span class="comment">/* ADC12 Input Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define INCH_11             (11)        </span><span class="comment">/* ADC12 Input Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#define INCH_12             (12)        </span><span class="comment">/* ADC12 Input Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#define INCH_13             (13)        </span><span class="comment">/* ADC12 Input Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define INCH_14             (14)        </span><span class="comment">/* ADC12 Input Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define INCH_15             (15)        </span><span class="comment">/* ADC12 Input Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define SREF_0               (0*0x10u)   </span><span class="comment">/* ADC12 Select Reference 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define SREF_1               (1*0x10u)   </span><span class="comment">/* ADC12 Select Reference 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define SREF_2               (2*0x10u)   </span><span class="comment">/* ADC12 Select Reference 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define SREF_3               (3*0x10u)   </span><span class="comment">/* ADC12 Select Reference 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define SREF_4               (4*0x10u)   </span><span class="comment">/* ADC12 Select Reference 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define SREF_5               (5*0x10u)   </span><span class="comment">/* ADC12 Select Reference 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define SREF_6               (6*0x10u)   </span><span class="comment">/* ADC12 Select Reference 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define SREF_7               (7*0x10u)   </span><span class="comment">/* ADC12 Select Reference 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/* ADC12IV Definitions */</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define ADC12IV_NONE        (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define ADC12IV_ADC12OVIFG  (0x0002u)    </span><span class="comment">/* ADC12OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define ADC12IV_ADC12TOVIFG (0x0004u)    </span><span class="comment">/* ADC12TOVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define ADC12IV_ADC12IFG0   (0x0006u)    </span><span class="comment">/* ADC12IFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define ADC12IV_ADC12IFG1   (0x0008u)    </span><span class="comment">/* ADC12IFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define ADC12IV_ADC12IFG2   (0x000Au)    </span><span class="comment">/* ADC12IFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define ADC12IV_ADC12IFG3   (0x000Cu)    </span><span class="comment">/* ADC12IFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define ADC12IV_ADC12IFG4   (0x000Eu)    </span><span class="comment">/* ADC12IFG4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define ADC12IV_ADC12IFG5   (0x0010u)    </span><span class="comment">/* ADC12IFG5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define ADC12IV_ADC12IFG6   (0x0012u)    </span><span class="comment">/* ADC12IFG6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define ADC12IV_ADC12IFG7   (0x0014u)    </span><span class="comment">/* ADC12IFG7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define ADC12IV_ADC12IFG8   (0x0016u)    </span><span class="comment">/* ADC12IFG8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define ADC12IV_ADC12IFG9   (0x0018u)    </span><span class="comment">/* ADC12IFG9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define ADC12IV_ADC12IFG10  (0x001Au)    </span><span class="comment">/* ADC12IFG10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define ADC12IV_ADC12IFG11  (0x001Cu)    </span><span class="comment">/* ADC12IFG11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define ADC12IV_ADC12IFG12  (0x001Eu)    </span><span class="comment">/* ADC12IFG12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define ADC12IV_ADC12IFG13  (0x0020u)    </span><span class="comment">/* ADC12IFG13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define ADC12IV_ADC12IFG14  (0x0022u)    </span><span class="comment">/* ADC12IFG14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define ADC12IV_ADC12IFG15  (0x0024u)    </span><span class="comment">/* ADC12IFG15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">* Interrupt Vectors (offset from 0xFFE0)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define PORT2_VECTOR        (1 * 2u)  </span><span class="comment">/* 0xFFE2 Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define USART1TX_VECTOR     (2 * 2u)  </span><span class="comment">/* 0xFFE4 USART 1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define USART1RX_VECTOR     (3 * 2u)  </span><span class="comment">/* 0xFFE6 USART 1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define PORT1_VECTOR        (4 * 2u)  </span><span class="comment">/* 0xFFE8 Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define TIMERA1_VECTOR      (5 * 2u)  </span><span class="comment">/* 0xFFEA Timer A CC1-2, TA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define TIMERA0_VECTOR      (6 * 2u)  </span><span class="comment">/* 0xFFEC Timer A CC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define ADC12_VECTOR          (7 * 2u)  </span><span class="comment">/* 0xFFEE ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define USART0TX_VECTOR     (8 * 2u)  </span><span class="comment">/* 0xFFF0 USART 0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define USART0RX_VECTOR     (9 * 2u)  </span><span class="comment">/* 0xFFF2 USART 0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define WDT_VECTOR          (10 * 2u) </span><span class="comment">/* 0xFFF4 Watchdog Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define COMPARATORA_VECTOR  (11 * 2u) </span><span class="comment">/* 0xFFF6 Comparator A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define TIMERB1_VECTOR      (12 * 2u) </span><span class="comment">/* 0xFFF8 Timer B CC1-6, TB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define TIMERB0_VECTOR      (13 * 2u) </span><span class="comment">/* 0xFFFA Timer B CC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define NMI_VECTOR          (14 * 2u) </span><span class="comment">/* 0xFFFC Non-maskable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define RESET_VECTOR        (15 * 2u) </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define UART1TX_VECTOR      USART1TX_VECTOR</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define UART1RX_VECTOR      USART1RX_VECTOR</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define UART0TX_VECTOR      USART0TX_VECTOR</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define UART0RX_VECTOR      USART0RX_VECTOR</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define ADC_VECTOR          ADC12_VECTOR</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">/************************************************************</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">* End of Modules</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">************************************************************/</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#pragma language=default</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#endif </span><span class="comment">/* #ifndef __msp430x14x */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ain430_8h_html"><div class="ttname"><a href="in430_8h.html">in430.h</a></div></div>
<div class="ttc" id="amsp430x14x_8h_html_a002a3c644d9eceadca68e9b0ad0bfb16"><div class="ttname"><a href="msp430x14x_8h.html#a002a3c644d9eceadca68e9b0ad0bfb16">P2IFG_</a></div><div class="ttdeci">#define P2IFG_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a026eae0e12fe585c2aeda57eeda62434"><div class="ttname"><a href="msp430x14x_8h.html#a026eae0e12fe585c2aeda57eeda62434">DCOCTL_</a></div><div class="ttdeci">#define DCOCTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0382beac47e88dc6305f852f43fd1c54"><div class="ttname"><a href="msp430x14x_8h.html#a0382beac47e88dc6305f852f43fd1c54">ADC12MEM8_</a></div><div class="ttdeci">#define ADC12MEM8_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0594c323288d8497ee1f271e4cc289fa"><div class="ttname"><a href="msp430x14x_8h.html#a0594c323288d8497ee1f271e4cc289fa">ADC12MEM10_</a></div><div class="ttdeci">#define ADC12MEM10_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0ab266fa76a6ca373c10daae03615249"><div class="ttname"><a href="msp430x14x_8h.html#a0ab266fa76a6ca373c10daae03615249">TACCR2_</a></div><div class="ttdeci">#define TACCR2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:515</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0b73d842f12753773309867a9f5b9564"><div class="ttname"><a href="msp430x14x_8h.html#a0b73d842f12753773309867a9f5b9564">BCSCTL2_</a></div><div class="ttdeci">#define BCSCTL2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0d80442b1d9a686f76970f3ba67d7a82"><div class="ttname"><a href="msp430x14x_8h.html#a0d80442b1d9a686f76970f3ba67d7a82">DEFW</a></div><div class="ttdeci">#define DEFW(name, address)</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:64</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0d8348c62e635b7127d71af9bbdf1eb4"><div class="ttname"><a href="msp430x14x_8h.html#a0d8348c62e635b7127d71af9bbdf1eb4">TBR_</a></div><div class="ttdeci">#define TBR_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0d89819bab12b3ee363787bb8465b51d"><div class="ttname"><a href="msp430x14x_8h.html#a0d89819bab12b3ee363787bb8465b51d">P1DIR_</a></div><div class="ttdeci">#define P1DIR_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:272</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0eb407e3ba9d79b396646489c143fdd8"><div class="ttname"><a href="msp430x14x_8h.html#a0eb407e3ba9d79b396646489c143fdd8">U1BR0_</a></div><div class="ttdeci">#define U1BR0_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:450</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0ee4571e6691fe7e8fae4a457503c479"><div class="ttname"><a href="msp430x14x_8h.html#a0ee4571e6691fe7e8fae4a457503c479">P3OUT_</a></div><div class="ttdeci">#define P3OUT_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:306</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a0f78b54ee449352904b16e67c31e3ce2"><div class="ttname"><a href="msp430x14x_8h.html#a0f78b54ee449352904b16e67c31e3ce2">ADC12IE_</a></div><div class="ttdeci">#define ADC12IE_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1135d6b8740d216d25ceb2adcf257d69"><div class="ttname"><a href="msp430x14x_8h.html#a1135d6b8740d216d25ceb2adcf257d69">U0CTL_</a></div><div class="ttdeci">#define U0CTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a11672fa874f1f66bb15d5fbd252892f6"><div class="ttname"><a href="msp430x14x_8h.html#a11672fa874f1f66bb15d5fbd252892f6">ADC12MCTL15_</a></div><div class="ttdeci">#define ADC12MCTL15_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a13d8c11cce6edbc50ac02a5449805564"><div class="ttname"><a href="msp430x14x_8h.html#a13d8c11cce6edbc50ac02a5449805564">ME2_</a></div><div class="ttdeci">#define ME2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:186</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1785f16d793a3d782836e9c46a2d3824"><div class="ttname"><a href="msp430x14x_8h.html#a1785f16d793a3d782836e9c46a2d3824">U0BR0_</a></div><div class="ttdeci">#define U0BR0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a182a2e48cbb40ca6407bc3c441bc6b74"><div class="ttname"><a href="msp430x14x_8h.html#a182a2e48cbb40ca6407bc3c441bc6b74">TBCCR6_</a></div><div class="ttdeci">#define TBCCR6_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1949cae4cbe889f742c4262397ff80af"><div class="ttname"><a href="msp430x14x_8h.html#a1949cae4cbe889f742c4262397ff80af">IFG2_</a></div><div class="ttdeci">#define IFG2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:180</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1b761e86e6cbe02ec46f3d2ab2219cfb"><div class="ttname"><a href="msp430x14x_8h.html#a1b761e86e6cbe02ec46f3d2ab2219cfb">P3SEL_</a></div><div class="ttdeci">#define P3SEL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:310</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1b9173911b730e9071fb69b9e5902b5f"><div class="ttname"><a href="msp430x14x_8h.html#a1b9173911b730e9071fb69b9e5902b5f">P2SEL_</a></div><div class="ttdeci">#define P2SEL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a1bf0ab226bdbc31d8c1f925240b90aa4"><div class="ttname"><a href="msp430x14x_8h.html#a1bf0ab226bdbc31d8c1f925240b90aa4">ADC12MCTL13_</a></div><div class="ttdeci">#define ADC12MCTL13_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2330667cf0ff4e681563611c0a113b81"><div class="ttname"><a href="msp430x14x_8h.html#a2330667cf0ff4e681563611c0a113b81">TBCCTL0_</a></div><div class="ttdeci">#define TBCCTL0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2a3c001a579a1dfb403b64906243d3f5"><div class="ttname"><a href="msp430x14x_8h.html#a2a3c001a579a1dfb403b64906243d3f5">ADC12MCTL0_</a></div><div class="ttdeci">#define ADC12MCTL0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2b815ce302dc067aae7286420a66293f"><div class="ttname"><a href="msp430x14x_8h.html#a2b815ce302dc067aae7286420a66293f">ADC12MCTL5_</a></div><div class="ttdeci">#define ADC12MCTL5_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2ca00d2077bd13e11ada6fc4db9e88d4"><div class="ttname"><a href="msp430x14x_8h.html#a2ca00d2077bd13e11ada6fc4db9e88d4">TBCTL_</a></div><div class="ttdeci">#define TBCTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2d399c05b78578f52f50471576a33c6d"><div class="ttname"><a href="msp430x14x_8h.html#a2d399c05b78578f52f50471576a33c6d">RESLO_</a></div><div class="ttdeci">#define RESLO_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:255</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a2ed3c006433a7886cf5f00bd6a179f80"><div class="ttname"><a href="msp430x14x_8h.html#a2ed3c006433a7886cf5f00bd6a179f80">TACCR1_</a></div><div class="ttdeci">#define TACCR1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:513</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a305099722f88e77d4d67a6ae7b173b4a"><div class="ttname"><a href="msp430x14x_8h.html#a305099722f88e77d4d67a6ae7b173b4a">ADC12MCTL14_</a></div><div class="ttdeci">#define ADC12MCTL14_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a31a1216ab21f4fab76e1d01fe01fb83f"><div class="ttname"><a href="msp430x14x_8h.html#a31a1216ab21f4fab76e1d01fe01fb83f">P2IE_</a></div><div class="ttdeci">#define P2IE_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a339492433ef71fafcae30c7f54ffd37a"><div class="ttname"><a href="msp430x14x_8h.html#a339492433ef71fafcae30c7f54ffd37a">ADC12MCTL4_</a></div><div class="ttdeci">#define ADC12MCTL4_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a3ab54d9344d4fd11ffd3920352fd2c51"><div class="ttname"><a href="msp430x14x_8h.html#a3ab54d9344d4fd11ffd3920352fd2c51">TBCCR0_</a></div><div class="ttdeci">#define TBCCR0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a3d7c09df9f29216c65f47e005a32200b"><div class="ttname"><a href="msp430x14x_8h.html#a3d7c09df9f29216c65f47e005a32200b">FCTL2_</a></div><div class="ttdeci">#define FCTL2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a3f667d50799c41c5b6858190b01d3fdb"><div class="ttname"><a href="msp430x14x_8h.html#a3f667d50799c41c5b6858190b01d3fdb">MAC_</a></div><div class="ttdeci">#define MAC_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:249</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a3f885bbe93dabbdbd20e59c9a87e1af7"><div class="ttname"><a href="msp430x14x_8h.html#a3f885bbe93dabbdbd20e59c9a87e1af7">ADC12MEM15_</a></div><div class="ttdeci">#define ADC12MEM15_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a44e3dbd2a47eff89f7d7b5437ebdb0f6"><div class="ttname"><a href="msp430x14x_8h.html#a44e3dbd2a47eff89f7d7b5437ebdb0f6">IE2_</a></div><div class="ttdeci">#define IE2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:174</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a44f41c29d68c3e84bafb6fd595fd3321"><div class="ttname"><a href="msp430x14x_8h.html#a44f41c29d68c3e84bafb6fd595fd3321">P6IN_</a></div><div class="ttdeci">#define P6IN_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:337</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a451cb7f23028c1e99de02b36b2251793"><div class="ttname"><a href="msp430x14x_8h.html#a451cb7f23028c1e99de02b36b2251793">U1RCTL_</a></div><div class="ttdeci">#define U1RCTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:446</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4757eb9be29cfc74a0f4f90100c33d80"><div class="ttname"><a href="msp430x14x_8h.html#a4757eb9be29cfc74a0f4f90100c33d80">ADC12MCTL9_</a></div><div class="ttdeci">#define ADC12MCTL9_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a476791ca843f9065dd3f2781c92686e7"><div class="ttname"><a href="msp430x14x_8h.html#a476791ca843f9065dd3f2781c92686e7">MPY_</a></div><div class="ttdeci">#define MPY_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:245</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4b023912b604c402947b34f1d0b06967"><div class="ttname"><a href="msp430x14x_8h.html#a4b023912b604c402947b34f1d0b06967">P5OUT_</a></div><div class="ttdeci">#define P5OUT_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:330</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4c9e9f64bb116a8892963cbbdd5f4259"><div class="ttname"><a href="msp430x14x_8h.html#a4c9e9f64bb116a8892963cbbdd5f4259">ADC12MEM7_</a></div><div class="ttdeci">#define ADC12MEM7_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4cb42000e9de23ea91399adcaa14ccdc"><div class="ttname"><a href="msp430x14x_8h.html#a4cb42000e9de23ea91399adcaa14ccdc">TACCR0_</a></div><div class="ttdeci">#define TACCR0_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:511</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4cd162d3b077734e08c23868ee66c9be"><div class="ttname"><a href="msp430x14x_8h.html#a4cd162d3b077734e08c23868ee66c9be">P2DIR_</a></div><div class="ttdeci">#define P2DIR_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4dfcecdce893cafbca89f0e1f996db77"><div class="ttname"><a href="msp430x14x_8h.html#a4dfcecdce893cafbca89f0e1f996db77">U1CTL_</a></div><div class="ttdeci">#define U1CTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:442</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4e234dd5bfb3d9fbabd170ed256d1eef"><div class="ttname"><a href="msp430x14x_8h.html#a4e234dd5bfb3d9fbabd170ed256d1eef">P4OUT_</a></div><div class="ttdeci">#define P4OUT_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4ed6ef342539834693635551a622674e"><div class="ttname"><a href="msp430x14x_8h.html#a4ed6ef342539834693635551a622674e">TBCCTL3_</a></div><div class="ttdeci">#define TBCCTL3_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a4f8171691c3fec2ddd41db18d930a94c"><div class="ttname"><a href="msp430x14x_8h.html#a4f8171691c3fec2ddd41db18d930a94c">P5IN_</a></div><div class="ttdeci">#define P5IN_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a535b8bd7f3a0c182b059cf8f275cfce6"><div class="ttname"><a href="msp430x14x_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">SUMEXT_</a></div><div class="ttdeci">#define SUMEXT_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:259</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a563f87b7c61a10845d149b5222170816"><div class="ttname"><a href="msp430x14x_8h.html#a563f87b7c61a10845d149b5222170816">U1MCTL_</a></div><div class="ttdeci">#define U1MCTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:448</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a56ab44b312ef605281b77d7f40f27add"><div class="ttname"><a href="msp430x14x_8h.html#a56ab44b312ef605281b77d7f40f27add">TACCTL1_</a></div><div class="ttdeci">#define TACCTL1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:505</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a59924333a45e52f57b6e3c53fc5621a0"><div class="ttname"><a href="msp430x14x_8h.html#a59924333a45e52f57b6e3c53fc5621a0">CAPD_</a></div><div class="ttdeci">#define CAPD_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a5cf0ac341cc48a2d451618ba3ef0dc1e"><div class="ttname"><a href="msp430x14x_8h.html#a5cf0ac341cc48a2d451618ba3ef0dc1e">ADC12MEM0_</a></div><div class="ttdeci">#define ADC12MEM0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a5de7da79c5dd1da08d802ffe00ac3009"><div class="ttname"><a href="msp430x14x_8h.html#a5de7da79c5dd1da08d802ffe00ac3009">ADC12MEM3_</a></div><div class="ttdeci">#define ADC12MEM3_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a5e61faad3a1335d7349a31e00fb32518"><div class="ttname"><a href="msp430x14x_8h.html#a5e61faad3a1335d7349a31e00fb32518">MPYS_</a></div><div class="ttdeci">#define MPYS_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:247</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a61ae77ecd82d7279c162eff64ef4130b"><div class="ttname"><a href="msp430x14x_8h.html#a61ae77ecd82d7279c162eff64ef4130b">P4DIR_</a></div><div class="ttdeci">#define P4DIR_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a63a875464dcf60e8addfb3c9efb3bed9"><div class="ttname"><a href="msp430x14x_8h.html#a63a875464dcf60e8addfb3c9efb3bed9">TBCCTL4_</a></div><div class="ttdeci">#define TBCCTL4_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a65cc6bd409e0d4654d9160f36f196cba"><div class="ttname"><a href="msp430x14x_8h.html#a65cc6bd409e0d4654d9160f36f196cba">TAR_</a></div><div class="ttdeci">#define TAR_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:509</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a68b5317739d8b06b7674e0c41c69690b"><div class="ttname"><a href="msp430x14x_8h.html#a68b5317739d8b06b7674e0c41c69690b">ADC12CTL0_</a></div><div class="ttdeci">#define ADC12CTL0_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a69fc229246d7706f307164c95fa9d395"><div class="ttname"><a href="msp430x14x_8h.html#a69fc229246d7706f307164c95fa9d395">P2IES_</a></div><div class="ttdeci">#define P2IES_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a6a6e94b3089e4c11e1b3c3944ea8049f"><div class="ttname"><a href="msp430x14x_8h.html#a6a6e94b3089e4c11e1b3c3944ea8049f">P6OUT_</a></div><div class="ttdeci">#define P6OUT_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a6a88b3737d397c03d53931f5a23b0c34"><div class="ttname"><a href="msp430x14x_8h.html#a6a88b3737d397c03d53931f5a23b0c34">IE1_</a></div><div class="ttdeci">#define IE1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:148</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a6de9ab2256305f78a7958894c3bae8bf"><div class="ttname"><a href="msp430x14x_8h.html#a6de9ab2256305f78a7958894c3bae8bf">P1IFG_</a></div><div class="ttdeci">#define P1IFG_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:274</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a6f8c8281cacdd18b3e2facdabc5596a7"><div class="ttname"><a href="msp430x14x_8h.html#a6f8c8281cacdd18b3e2facdabc5596a7">ADC12MEM14_</a></div><div class="ttdeci">#define ADC12MEM14_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a70d7f8bde226d4a6749c28ad6cc59b84"><div class="ttname"><a href="msp430x14x_8h.html#a70d7f8bde226d4a6749c28ad6cc59b84">P1SEL_</a></div><div class="ttdeci">#define P1SEL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:280</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a72d84776ee69c3f75d074901c2aeb14b"><div class="ttname"><a href="msp430x14x_8h.html#a72d84776ee69c3f75d074901c2aeb14b">TBCCTL1_</a></div><div class="ttdeci">#define TBCCTL1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a732fbc65e7d3cddae0891bd3bf47a29b"><div class="ttname"><a href="msp430x14x_8h.html#a732fbc65e7d3cddae0891bd3bf47a29b">ADC12MCTL8_</a></div><div class="ttdeci">#define ADC12MCTL8_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7585f58fd35673fd51668b6930af8a3c"><div class="ttname"><a href="msp430x14x_8h.html#a7585f58fd35673fd51668b6930af8a3c">ME1_</a></div><div class="ttdeci">#define ME1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:167</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a75981481670fb09fb682c7e18bf97108"><div class="ttname"><a href="msp430x14x_8h.html#a75981481670fb09fb682c7e18bf97108">ADC12MEM11_</a></div><div class="ttdeci">#define ADC12MEM11_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7964ab3e2cd102d0c7013ab77f625265"><div class="ttname"><a href="msp430x14x_8h.html#a7964ab3e2cd102d0c7013ab77f625265">TBCCR5_</a></div><div class="ttdeci">#define TBCCR5_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7a6d56c908db2058ba08cdeed917c14e"><div class="ttname"><a href="msp430x14x_8h.html#a7a6d56c908db2058ba08cdeed917c14e">P1IE_</a></div><div class="ttdeci">#define P1IE_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:278</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7c168d0e2de8c40baca36ab496ab0c4b"><div class="ttname"><a href="msp430x14x_8h.html#a7c168d0e2de8c40baca36ab496ab0c4b">P4IN_</a></div><div class="ttdeci">#define P4IN_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:313</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7d70eade0e7af91cc1fc05a465bbc80f"><div class="ttname"><a href="msp430x14x_8h.html#a7d70eade0e7af91cc1fc05a465bbc80f">ADC12MCTL7_</a></div><div class="ttdeci">#define ADC12MCTL7_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a7de1e8e6ea7a3c4936f7af6def044ef9"><div class="ttname"><a href="msp430x14x_8h.html#a7de1e8e6ea7a3c4936f7af6def044ef9">ADC12MEM5_</a></div><div class="ttdeci">#define ADC12MEM5_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a80474cef33a3d7637dd08fa9b3bed61f"><div class="ttname"><a href="msp430x14x_8h.html#a80474cef33a3d7637dd08fa9b3bed61f">TBCCR4_</a></div><div class="ttdeci">#define TBCCR4_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a827cab758600593ac7d949b0e091fc5e"><div class="ttname"><a href="msp430x14x_8h.html#a827cab758600593ac7d949b0e091fc5e">ADC12MCTL2_</a></div><div class="ttdeci">#define ADC12MCTL2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a82a9a42f5824f6eb780efde910904f64"><div class="ttname"><a href="msp430x14x_8h.html#a82a9a42f5824f6eb780efde910904f64">TBCCR1_</a></div><div class="ttdeci">#define TBCCR1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a85b53db8d877c0ef9497053156d4d52d"><div class="ttname"><a href="msp430x14x_8h.html#a85b53db8d877c0ef9497053156d4d52d">DEFC</a></div><div class="ttdeci">#define DEFC(name, address)</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:63</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a876cdcfd590310376560c0bf508b784f"><div class="ttname"><a href="msp430x14x_8h.html#a876cdcfd590310376560c0bf508b784f">ADC12MEM1_</a></div><div class="ttdeci">#define ADC12MEM1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a887f7bb626c46affcac4e176ac2f76d1"><div class="ttname"><a href="msp430x14x_8h.html#a887f7bb626c46affcac4e176ac2f76d1">ADC12MEM2_</a></div><div class="ttdeci">#define ADC12MEM2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a8c29ed26a60f93d0524a0eccd8ca8f5f"><div class="ttname"><a href="msp430x14x_8h.html#a8c29ed26a60f93d0524a0eccd8ca8f5f">ADC12MCTL1_</a></div><div class="ttdeci">#define ADC12MCTL1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a8fe7aeb9b91616287c5c141e23020e99"><div class="ttname"><a href="msp430x14x_8h.html#a8fe7aeb9b91616287c5c141e23020e99">ADC12MCTL10_</a></div><div class="ttdeci">#define ADC12MCTL10_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a90d9d3e08ed52c12526a11d22ae956e1"><div class="ttname"><a href="msp430x14x_8h.html#a90d9d3e08ed52c12526a11d22ae956e1">ADC12MCTL12_</a></div><div class="ttdeci">#define ADC12MCTL12_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a912527ac6006b30964fde41b51696dbd"><div class="ttname"><a href="msp430x14x_8h.html#a912527ac6006b30964fde41b51696dbd">BCSCTL1_</a></div><div class="ttdeci">#define BCSCTL1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a919f4ae0fa82849dc7a97bb80534976f"><div class="ttname"><a href="msp430x14x_8h.html#a919f4ae0fa82849dc7a97bb80534976f">FCTL3_</a></div><div class="ttdeci">#define FCTL3_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a949a70433d143f1ad6d9ea4143e24aec"><div class="ttname"><a href="msp430x14x_8h.html#a949a70433d143f1ad6d9ea4143e24aec">TBCCTL5_</a></div><div class="ttdeci">#define TBCCTL5_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a986c1727259478eb3141a0dbd8524db2"><div class="ttname"><a href="msp430x14x_8h.html#a986c1727259478eb3141a0dbd8524db2">P6SEL_</a></div><div class="ttdeci">#define P6SEL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a9c8d13d82e0dcd1dd434fe082b3fb617"><div class="ttname"><a href="msp430x14x_8h.html#a9c8d13d82e0dcd1dd434fe082b3fb617">P4SEL_</a></div><div class="ttdeci">#define P4SEL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_a9deffad0cbbda41f5bb4c85ed9468e10"><div class="ttname"><a href="msp430x14x_8h.html#a9deffad0cbbda41f5bb4c85ed9468e10">TBIV_</a></div><div class="ttdeci">#define TBIV_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:620</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aa29460f2ae3e062a0aafdf28e6a5350b"><div class="ttname"><a href="msp430x14x_8h.html#aa29460f2ae3e062a0aafdf28e6a5350b">U1BR1_</a></div><div class="ttdeci">#define U1BR1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:452</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aa356eebbd323665545c0319838058a42"><div class="ttname"><a href="msp430x14x_8h.html#aa356eebbd323665545c0319838058a42">P1OUT_</a></div><div class="ttdeci">#define P1OUT_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:270</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aa766f0c20e7690e64f94cb27aa95b6f1"><div class="ttname"><a href="msp430x14x_8h.html#aa766f0c20e7690e64f94cb27aa95b6f1">CACTL2_</a></div><div class="ttdeci">#define CACTL2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aac763f14f30fd09ac80fdca40b916ebf"><div class="ttname"><a href="msp430x14x_8h.html#aac763f14f30fd09ac80fdca40b916ebf">TBCCR3_</a></div><div class="ttdeci">#define TBCCR3_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aac81124889049469bb6585652fec99c8"><div class="ttname"><a href="msp430x14x_8h.html#aac81124889049469bb6585652fec99c8">TAIV_</a></div><div class="ttdeci">#define TAIV_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aad930bfec72a127f9c60905447123fa5"><div class="ttname"><a href="msp430x14x_8h.html#aad930bfec72a127f9c60905447123fa5">MACS_</a></div><div class="ttdeci">#define MACS_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:251</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ab2f399c85c56ef0ca7dad388cead989d"><div class="ttname"><a href="msp430x14x_8h.html#ab2f399c85c56ef0ca7dad388cead989d">FCTL1_</a></div><div class="ttdeci">#define FCTL1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ab4537514fb7cf04970b61edaf81ff0d4"><div class="ttname"><a href="msp430x14x_8h.html#ab4537514fb7cf04970b61edaf81ff0d4">ADC12MEM6_</a></div><div class="ttdeci">#define ADC12MEM6_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ab8af3a696427cd63477255db6f822200"><div class="ttname"><a href="msp430x14x_8h.html#ab8af3a696427cd63477255db6f822200">ADC12IV_</a></div><div class="ttdeci">#define ADC12IV_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_abf5945c3861e9e21fabe3dc9b7aa75cb"><div class="ttname"><a href="msp430x14x_8h.html#abf5945c3861e9e21fabe3dc9b7aa75cb">TBCCR2_</a></div><div class="ttdeci">#define TBCCR2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ac0f97488acb2d0a0547dd1cfa595e1df"><div class="ttname"><a href="msp430x14x_8h.html#ac0f97488acb2d0a0547dd1cfa595e1df">ADC12MCTL3_</a></div><div class="ttdeci">#define ADC12MCTL3_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ac3c9edd782b11e2a9ecf7fc51e657b51"><div class="ttname"><a href="msp430x14x_8h.html#ac3c9edd782b11e2a9ecf7fc51e657b51">P2OUT_</a></div><div class="ttdeci">#define P2OUT_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ac4743f7a663d8d9aa396fe0ba101eb8b"><div class="ttname"><a href="msp430x14x_8h.html#ac4743f7a663d8d9aa396fe0ba101eb8b">ADC12CTL1_</a></div><div class="ttdeci">#define ADC12CTL1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ac505343913bc3b66e3d65f58d391fc4e"><div class="ttname"><a href="msp430x14x_8h.html#ac505343913bc3b66e3d65f58d391fc4e">U0BR1_</a></div><div class="ttdeci">#define U0BR1_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_acdc77809be3023b366cef3cc91381769"><div class="ttname"><a href="msp430x14x_8h.html#acdc77809be3023b366cef3cc91381769">U0MCTL_</a></div><div class="ttdeci">#define U0MCTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_acee6688c833f52d97c89412b7e3f2c83"><div class="ttname"><a href="msp430x14x_8h.html#acee6688c833f52d97c89412b7e3f2c83">P5DIR_</a></div><div class="ttdeci">#define P5DIR_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:332</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ad0a3f5ab567cdbd1a75301637b163cd5"><div class="ttname"><a href="msp430x14x_8h.html#ad0a3f5ab567cdbd1a75301637b163cd5">ADC12MCTL11_</a></div><div class="ttdeci">#define ADC12MCTL11_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ad30d4a0ae6558eaa23098ec2cf79adaa"><div class="ttname"><a href="msp430x14x_8h.html#ad30d4a0ae6558eaa23098ec2cf79adaa">WDTCTL_</a></div><div class="ttdeci">#define WDTCTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:198</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ad3ba0d9d773e4272e1c1913ec339136a"><div class="ttname"><a href="msp430x14x_8h.html#ad3ba0d9d773e4272e1c1913ec339136a">ADC12MEM9_</a></div><div class="ttdeci">#define ADC12MEM9_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ad5bf347e97913c82ca1987d870bb4d95"><div class="ttname"><a href="msp430x14x_8h.html#ad5bf347e97913c82ca1987d870bb4d95">U0TXBUF_</a></div><div class="ttdeci">#define U0TXBUF_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:399</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ad5cf328c98e415551c46a0cd53fcda1e"><div class="ttname"><a href="msp430x14x_8h.html#ad5cf328c98e415551c46a0cd53fcda1e">TACCTL0_</a></div><div class="ttdeci">#define TACCTL0_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:503</div></div>
<div class="ttc" id="amsp430x14x_8h_html_adb745f27a1cfa687302a5ecd21017ad0"><div class="ttname"><a href="msp430x14x_8h.html#adb745f27a1cfa687302a5ecd21017ad0">P6DIR_</a></div><div class="ttdeci">#define P6DIR_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_adb8a028f5bd03d45edd32aeee99f0537"><div class="ttname"><a href="msp430x14x_8h.html#adb8a028f5bd03d45edd32aeee99f0537">P3DIR_</a></div><div class="ttdeci">#define P3DIR_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:308</div></div>
<div class="ttc" id="amsp430x14x_8h_html_adc09f7c89a9541c0651077edba4f5ba3"><div class="ttname"><a href="msp430x14x_8h.html#adc09f7c89a9541c0651077edba4f5ba3">TBCCTL6_</a></div><div class="ttdeci">#define TBCCTL6_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_adf83484eb3ceff7950dc7ddeb770d930"><div class="ttname"><a href="msp430x14x_8h.html#adf83484eb3ceff7950dc7ddeb770d930">U1RXBUF_</a></div><div class="ttdeci">#define U1RXBUF_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:454</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae0114df5ddb1125023dca0765fbee43c"><div class="ttname"><a href="msp430x14x_8h.html#ae0114df5ddb1125023dca0765fbee43c">ADC12IFG_</a></div><div class="ttdeci">#define ADC12IFG_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae28361766e9e3116e4b12d0f4b8c9766"><div class="ttname"><a href="msp430x14x_8h.html#ae28361766e9e3116e4b12d0f4b8c9766">U0RXBUF_</a></div><div class="ttdeci">#define U0RXBUF_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae2b20719cdcd23e059796aaf4d580bef"><div class="ttname"><a href="msp430x14x_8h.html#ae2b20719cdcd23e059796aaf4d580bef">ADC12MEM13_</a></div><div class="ttdeci">#define ADC12MEM13_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae311ad93905fdf2e5c92b12175da6a01"><div class="ttname"><a href="msp430x14x_8h.html#ae311ad93905fdf2e5c92b12175da6a01">U1TCTL_</a></div><div class="ttdeci">#define U1TCTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:444</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae55bfa2ba4fc54aa54f0eac6a03afe16"><div class="ttname"><a href="msp430x14x_8h.html#ae55bfa2ba4fc54aa54f0eac6a03afe16">TACTL_</a></div><div class="ttdeci">#define TACTL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:501</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae58f3bc8e85f79b0f8b44502d4a49970"><div class="ttname"><a href="msp430x14x_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">OP2_</a></div><div class="ttdeci">#define OP2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:253</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae7fbce863941e596e6ce805e032eb296"><div class="ttname"><a href="msp430x14x_8h.html#ae7fbce863941e596e6ce805e032eb296">RESHI_</a></div><div class="ttdeci">#define RESHI_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:257</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae90dc8872e22b4795d3063ca68dff3d6"><div class="ttname"><a href="msp430x14x_8h.html#ae90dc8872e22b4795d3063ca68dff3d6">U0RCTL_</a></div><div class="ttdeci">#define U0RCTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_ae95e04ec84a2a7ce95792b9c004b6651"><div class="ttname"><a href="msp430x14x_8h.html#ae95e04ec84a2a7ce95792b9c004b6651">P1IN_</a></div><div class="ttdeci">#define P1IN_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aeb7a44c4cc48c940e283eecd8adba334"><div class="ttname"><a href="msp430x14x_8h.html#aeb7a44c4cc48c940e283eecd8adba334">TBCCTL2_</a></div><div class="ttdeci">#define TBCCTL2_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aec35a9481cbcb47e2f5b81ab91236fa0"><div class="ttname"><a href="msp430x14x_8h.html#aec35a9481cbcb47e2f5b81ab91236fa0">P3IN_</a></div><div class="ttdeci">#define P3IN_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aec37e937f6234ecf100740c45a5b0581"><div class="ttname"><a href="msp430x14x_8h.html#aec37e937f6234ecf100740c45a5b0581">ADC12MCTL6_</a></div><div class="ttdeci">#define ADC12MCTL6_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af035426824dc95b1a1ceb1b591e82a57"><div class="ttname"><a href="msp430x14x_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a></div><div class="ttdeci">#define READ_ONLY</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:71</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af05d8141a8d13c2c3ca6b32f2189963e"><div class="ttname"><a href="msp430x14x_8h.html#af05d8141a8d13c2c3ca6b32f2189963e">TACCTL2_</a></div><div class="ttdeci">#define TACCTL2_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:507</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af1158bec7587cf370e66b7e1646d5012"><div class="ttname"><a href="msp430x14x_8h.html#af1158bec7587cf370e66b7e1646d5012">ADC12MEM12_</a></div><div class="ttdeci">#define ADC12MEM12_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af1d4095468e173e7784619daa746af3e"><div class="ttname"><a href="msp430x14x_8h.html#af1d4095468e173e7784619daa746af3e">P1IES_</a></div><div class="ttdeci">#define P1IES_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:276</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af30dfb1b666949f92b0b1ff02b8b8653"><div class="ttname"><a href="msp430x14x_8h.html#af30dfb1b666949f92b0b1ff02b8b8653">U0TCTL_</a></div><div class="ttdeci">#define U0TCTL_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_af580df1c3b0dc2108ee61866ca0f7d1e"><div class="ttname"><a href="msp430x14x_8h.html#af580df1c3b0dc2108ee61866ca0f7d1e">U1TXBUF_</a></div><div class="ttdeci">#define U1TXBUF_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_afd5f1be4b362457067b280ebb6b03afb"><div class="ttname"><a href="msp430x14x_8h.html#afd5f1be4b362457067b280ebb6b03afb">P2IN_</a></div><div class="ttdeci">#define P2IN_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:283</div></div>
<div class="ttc" id="amsp430x14x_8h_html_afe30b70fbb550e90318ddd74b8fe76c2"><div class="ttname"><a href="msp430x14x_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">IFG1_</a></div><div class="ttdeci">#define IFG1_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:158</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aff1c83af85dd7f10d3a12a63ce4c39b3"><div class="ttname"><a href="msp430x14x_8h.html#aff1c83af85dd7f10d3a12a63ce4c39b3">P5SEL_</a></div><div class="ttdeci">#define P5SEL_</div><div class="ttdef"><b>Definition:</b> msp430x14x.h:334</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aff1e4ba6490608ea7c153273a34b60eb"><div class="ttname"><a href="msp430x14x_8h.html#aff1e4ba6490608ea7c153273a34b60eb">ADC12MEM4_</a></div><div class="ttdeci">#define ADC12MEM4_</div></div>
<div class="ttc" id="amsp430x14x_8h_html_aff5f78761a5ca499403a2305926721ee"><div class="ttname"><a href="msp430x14x_8h.html#aff5f78761a5ca499403a2305926721ee">CACTL1_</a></div><div class="ttdeci">#define CACTL1_</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="msp430x14x_8h.html">msp430x14x.h</a></li>
    <li class="footer">Wygenerowano przez <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
