{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762302046695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762302046696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  4 19:20:46 2025 " "Processing started: Tue Nov  4 19:20:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762302046696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762302046696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762302046696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762302046972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762302046972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762302053444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762302053446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762302053465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.sv 1 1 " "Using design file program_counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:contador_prog " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:contador_prog\"" {  } { { "top_level.sv" "contador_prog" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.sv 1 1 " "Using design file instruction_memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:mem_instrucciones " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:mem_instrucciones\"" {  } { { "top_level.sv" "mem_instrucciones" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053482 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 255 instruction_memory.sv(13) " "Verilog HDL warning at instruction_memory.sv(13): number of words (36) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/instruction_memory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762302053482 "|top_level|instruction_memory:mem_instrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_inst.data_a 0 instruction_memory.sv(6) " "Net \"mem_inst.data_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762302053482 "|top_level|instruction_memory:mem_instrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_inst.waddr_a 0 instruction_memory.sv(6) " "Net \"mem_inst.waddr_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762302053483 "|top_level|instruction_memory:mem_instrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_inst.we_a 0 instruction_memory.sv(6) " "Net \"mem_inst.we_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762302053483 "|top_level|instruction_memory:mem_instrucciones"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.sv 1 1 " "Using design file control_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:unidad_control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:unidad_control\"" {  } { { "top_level.sv" "unidad_control" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.sv 1 1 " "Using design file register_file.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:banco_registros " "Elaborating entity \"register_file\" for hierarchy \"register_file:banco_registros\"" {  } { { "top_level.sv" "banco_registros" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053497 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.sv(16) " "Verilog HDL Always Construct warning at register_file.sv(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/register_file.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762302053503 "|top_level|register_file:banco_registros"}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_generator.sv 1 1 " "Using design file immediate_generator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/immediate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:gen_inmediato " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:gen_inmediato\"" {  } { { "top_level.sv" "gen_inmediato" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:unidad_alu " "Elaborating entity \"alu\" for hierarchy \"alu:unidad_alu\"" {  } { { "top_level.sv" "unidad_alu" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.sv 1 1 " "Using design file data_memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:mem_datos " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:mem_datos\"" {  } { { "top_level.sv" "mem_datos" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053526 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_memory.sv(38) " "Verilog HDL Case Statement warning at data_memory.sv(38): incomplete case statement has no default case item" {  } { { "data_memory.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/data_memory.sv" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762302053559 "|top_level|data_memory:mem_datos"}
{ "Warning" "WSGN_SEARCH_FILE" "display_mux.sv 1 1 " "Using design file display_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_mux " "Found entity 1: display_mux" {  } { { "display_mux.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/display_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762302053567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762302053567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mux display_mux:mux_display " "Elaborating entity \"display_mux\" for hierarchy \"display_mux:mux_display\"" {  } { { "top_level.sv" "mux_display" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:seg0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:seg0\"" {  } { { "top_level.sv" "seg0" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/top_level.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302053568 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex7seg.sv(18) " "Verilog HDL Case Statement warning at hex7seg.sv(18): case item expression covers a value already covered by a previous case item" {  } { { "hex7seg.sv" "" { Text "C:/Users/santi/is614-/single-cycles1/single-cycles/hex7seg.sv" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1762302053569 "|top_level|hex7seg:disp0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762302088986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762302098841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762302099295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762302099295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6507 " "Implemented 6507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762302099764 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762302099764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6451 " "Implemented 6451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762302099764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762302099764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762302099792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  4 19:21:39 2025 " "Processing ended: Tue Nov  4 19:21:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762302099792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762302099792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762302099792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762302099792 ""}
