INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Resources/FIFO_Buffer/Synchronous_fifo/Synchronous_fifo.srcs/sources_1/new/Sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Resources/FIFO_Buffer/Synchronous_fifo/Synchronous_fifo.srcs/sim_1/new/Tb_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_sync
