// Seed: 3615423733
module module_0;
  tri id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  assign module_1.type_12 = 0;
  assign id_8 = id_13;
  assign id_11 = 1'b0;
  wire id_18;
  wire id_19;
  supply0 id_20 = {1{id_3}};
  always @(posedge 1 | 1'b0 - 1'b0, 1 ** id_6 or id_10);
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wire id_8
);
  module_0 modCall_1 ();
  id_10 :
  assert property (@(1 == 1'b0) 1)
  else;
  assign id_4 = 1'b0 - 1'b0;
  wire id_11;
endmodule
