Analysis & Synthesis report for skeleton
Tue Dec 04 13:07:54 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 04 13:07:54 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 04 13:07:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file commands_printer_tracker.v
    Info (12023): Found entity 1: commands_printer_tracker File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_cleaner.v
    Info (12023): Found entity 1: ps2_cleaner File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_cleaner.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_to_ascii.v
    Info (12023): Found entity 1: ps2_to_ascii File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_to_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_brain.v
    Info (12023): Found entity 1: input_brain File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/input_brain.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file typer_logic.v
    Info (12023): Found entity 1: typer_logic File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/typer_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller_typer.v
    Info (12023): Found entity 1: vga_controller_typer File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller_typer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file character_data.v
    Info (12023): Found entity 1: character_data File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/character_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file screen_row_counter.v
    Info (12023): Found entity 1: screen_row_counter File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screen_row_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter2.v
    Info (12023): Found entity 1: counter2 File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/counter2.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at display_controller.v(176): ignored dangling comma in List of Port Connections File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v Line: 176
Info (12021): Found 1 design units, including 1 entities, in source file display_controller.v
    Info (12023): Found entity 1: display_controller File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file monitor_index.v
    Info (12023): Found entity 1: monitor_index File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file monitor_color.v
    Info (12023): Found entity 1: monitor_color File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_color.v Line: 39
Warning (10238): Verilog Module Declaration warning at index_mif_writer.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "index_mif_writer" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file index_mif_writer.v
    Info (12023): Found entity 1: index_mif_writer File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file screencharindex_to_pixeladdress.v
    Info (12023): Found entity 1: screencharindex_to_pixeladdress File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharindex_to_pixeladdress.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at screencharacter_mif_writer.v(114): ignored dangling comma in List of Port Connections File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file screencharacter_mif_writer.v
    Info (12023): Found entity 1: screencharacter_mif_writer File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file screenchar_mem.v
    Info (12023): Found entity 1: screenchar_mem File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screenchar_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file number_to_ascii.v
    Info (12023): Found entity 1: number_to_ascii File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file number_to_six_digit.v
    Info (12023): Found entity 1: number_to_six_digit File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_six_digit.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for "inclock" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(103): created implicit net for "DLY_RST" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for "VGA_CTRL_CLK" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for "AUD_CTRL_CLK" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/processor.v Line: 29
Error (10161): Verilog HDL error at commands_printer_tracker.v(13): object "char_idata" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 13
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(14): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 14
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(15): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 15
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(16): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 16
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(17): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 17
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(18): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 18
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(19): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 19
Error (10026): Verilog HDL Expression error at commands_printer_tracker.v(20): indexed name does not fully index unpacked array "ps2_lines" File: C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v Line: 20
Info (144001): Generated suppressed messages file C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 9 warnings
    Error: Peak virtual memory: 4730 megabytes
    Error: Processing ended: Tue Dec 04 13:07:54 2018
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg.


