{"Source Block": ["zipcpu/rtl/core/pipemem.v@104:115@HdlStmProcess", "\t\tdefault: misaligned = 1'b0;\n\t\tendcase\n\tend else\n\t\tmisaligned = 1'b0;\n\n\talways @(posedge i_clk)\n\t\tfifo_oreg[wraddr] <= { i_oreg, i_op[2:1], i_addr[1:0] };\n\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n\t\t\twraddr <= 0;\n\t\telse if (i_pipe_stb)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[110, "\tinitial\twraddr = 0;\n"]]}}