<?xml version="1.0" ?>
<RadiantModule architecture="LIFCL" date="2024 01 04 11:47:34" device="LIFCL-40" gen_platform="Radiant" generator="ipgen" library="module" module="adder" name="addct" package="CSFBGA121" source_format="Verilog" speed="7_High-Performance_1.0V" vendor="latticesemi.com" version="2.0.0">
 <Package>
  <File modified="2024 01 04 11:47:34" name="rtl/addct_bb.v" type="black_box_verilog"/>
  <File modified="2024 01 04 11:47:34" name="addct.cfg" type="cfg"/>
  <File modified="2024 01 04 11:47:34" name="misc/addct_tmpl.v" type="template_verilog"/>
  <File modified="2024 01 04 11:47:34" name="misc/addct_tmpl.vhd" type="template_vhdl"/>
  <File modified="2024 01 04 11:47:34" name="rtl/addct.v" type="top_level_verilog"/>
  <File modified="2024 01 04 11:47:34" name="constraints/addct.ldc" type="timing_constraints"/>
  <File modified="2024 01 04 11:47:34" name="testbench/dut_params.v" type="dependency_file"/>
  <File modified="2024 01 04 11:47:34" name="testbench/dut_inst.v" type="dependency_file"/>
  <File modified="2024 01 04 11:47:34" name="component.xml" type="IP-XACT_component"/>
  <File modified="2024 01 04 11:47:34" name="design.xml" type="IP-XACT_design"/>
  <File modified="2021 06 01 00:38:59" name="testbench/tb_top.v" type="testbench_verilog"/>
 </Package>
</RadiantModule>
