

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sun Jun 30 11:09:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_1
* Solution:       S5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.869|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80501|  80501|  80501|  80501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  80500|  80500|      1610|          -|          -|    50|    no    |
        | + FLAT_LOOP  |   1602|   1602|       203|        200|          1|     8|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     50|       -|      -|    -|
|Expression       |        -|      -|       0|    880|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|   1622|    -|
|Register         |        -|      -|    3131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|     55|    3552|   3464|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|     25|       3|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_1_fadd_32nsdEe_U1  |dense_1_fadd_32nsdEe  |        0|      2|  227|  403|    0|
    |dense_1_fcmp_32nsfYi_U3  |dense_1_fcmp_32nsfYi  |        0|      0|   66|  239|    0|
    |dense_1_fmul_32nseOg_U2  |dense_1_fmul_32nseOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dense_1_mac_muladg8j_U4   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U5   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U6   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U7   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U8   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U9   |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U10  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U11  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U12  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U13  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U14  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U15  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U16  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U17  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U18  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U19  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U20  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U21  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U22  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U23  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U24  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U25  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U26  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U27  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U28  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U29  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U30  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U31  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U32  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U33  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U34  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U35  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U36  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U37  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U38  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U39  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U40  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U41  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U42  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U43  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U44  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U45  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U46  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U47  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U48  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U49  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U50  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U51  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U52  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    |dense_1_mac_muladg8j_U53  |dense_1_mac_muladg8j  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_U     |dense_1_dense_1_bcud  |        1|  0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |dense_1_dense_1_wbkb  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln13_10_fu_1660_p2  |     +    |      0|  0|  15|           9|           4|
    |add_ln13_11_fu_1674_p2  |     +    |      0|  0|  15|           9|           4|
    |add_ln13_12_fu_1688_p2  |     +    |      0|  0|  15|           9|           4|
    |add_ln13_13_fu_1702_p2  |     +    |      0|  0|  15|           9|           4|
    |add_ln13_14_fu_1716_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_15_fu_1730_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_16_fu_1744_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_17_fu_1758_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_18_fu_1772_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_19_fu_1786_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_1_fu_1534_p2   |     +    |      0|  0|  15|           9|           2|
    |add_ln13_20_fu_1800_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_21_fu_1814_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_22_fu_1828_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_23_fu_1842_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_24_fu_1856_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_25_fu_1870_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_26_fu_1884_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_27_fu_1898_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_28_fu_1912_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_29_fu_1926_p2  |     +    |      0|  0|  15|           9|           5|
    |add_ln13_2_fu_1548_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_30_fu_1940_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_31_fu_1954_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_32_fu_1968_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_33_fu_1982_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_34_fu_1996_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_35_fu_2010_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_36_fu_2024_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_37_fu_2038_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_38_fu_2052_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_39_fu_2066_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_3_fu_1562_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_40_fu_2080_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_41_fu_2094_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_42_fu_2108_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_43_fu_2122_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_44_fu_2136_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_45_fu_2150_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_46_fu_2164_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_47_fu_2178_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_48_fu_2191_p2  |     +    |      0|  0|  15|           9|           6|
    |add_ln13_49_fu_2197_p2  |     +    |      0|  0|  15|           5|           2|
    |add_ln13_4_fu_1576_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_50_fu_2203_p2  |     +    |      0|  0|  15|           5|           2|
    |add_ln13_5_fu_1590_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_6_fu_1604_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_7_fu_1618_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_8_fu_1632_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_9_fu_1646_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_fu_1520_p2     |     +    |      0|  0|  15|           9|           2|
    |i_fu_1420_p2            |     +    |      0|  0|  15|           6|           1|
    |and_ln19_fu_2245_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_1434_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_2233_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_2227_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_1414_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln13_fu_1506_p2      |    or    |      0|  0|   9|           9|           1|
    |or_ln19_fu_2239_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 880|         516|         269|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  901|        209|    1|        209|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_phi_mux_indvars_iv47_phi_fu_1303_p4  |    9|          2|    5|         10|
    |ap_phi_mux_indvars_iv97_phi_fu_1291_p4  |    9|          2|    5|         10|
    |ap_phi_mux_j_0_0_phi_fu_1327_p4         |    9|          2|    9|         18|
    |dense_1_weights_address0                |  221|         51|   15|        765|
    |grp_fu_1335_p0                          |   21|          4|   32|        128|
    |grp_fu_1335_p1                          |  177|         40|   32|       1280|
    |grp_fu_1341_p0                          |  221|         51|   32|       1632|
    |i_0_reg_1276                            |    9|          2|    6|         12|
    |indvars_iv47_reg_1299                   |    9|          2|    5|         10|
    |indvars_iv97_reg_1287                   |    9|          2|    5|         10|
    |j_0_0_reg_1323                          |    9|          2|    9|         18|
    |sum_0_0_reg_1311                        |    9|          2|   32|         64|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 1622|        373|  189|       4168|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln13_47_reg_3608              |    9|   0|    9|          0|
    |add_ln13_48_reg_3628              |    9|   0|    9|          0|
    |add_ln13_49_reg_3633              |    5|   0|    5|          0|
    |add_ln13_50_reg_3638              |    5|   0|    5|          0|
    |ap_CS_fsm                         |  208|   0|  208|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |flat_array_0_load_1_reg_3118      |   32|   0|   32|          0|
    |flat_array_10_load_1_reg_3168     |   32|   0|   32|          0|
    |flat_array_10_load_reg_3043       |   32|   0|   32|          0|
    |flat_array_11_load_1_reg_3173     |   32|   0|   32|          0|
    |flat_array_11_load_reg_3048       |   32|   0|   32|          0|
    |flat_array_12_load_1_reg_3178     |   32|   0|   32|          0|
    |flat_array_12_load_reg_3053       |   32|   0|   32|          0|
    |flat_array_13_load_1_reg_3183     |   32|   0|   32|          0|
    |flat_array_13_load_reg_3058       |   32|   0|   32|          0|
    |flat_array_14_load_1_reg_3188     |   32|   0|   32|          0|
    |flat_array_14_load_reg_3063       |   32|   0|   32|          0|
    |flat_array_15_load_1_reg_3193     |   32|   0|   32|          0|
    |flat_array_15_load_reg_3068       |   32|   0|   32|          0|
    |flat_array_16_load_1_reg_3198     |   32|   0|   32|          0|
    |flat_array_16_load_reg_3073       |   32|   0|   32|          0|
    |flat_array_17_load_1_reg_3203     |   32|   0|   32|          0|
    |flat_array_17_load_reg_3078       |   32|   0|   32|          0|
    |flat_array_18_load_1_reg_3208     |   32|   0|   32|          0|
    |flat_array_18_load_reg_3083       |   32|   0|   32|          0|
    |flat_array_19_load_1_reg_3213     |   32|   0|   32|          0|
    |flat_array_19_load_reg_3088       |   32|   0|   32|          0|
    |flat_array_1_load_1_reg_3123      |   32|   0|   32|          0|
    |flat_array_1_load_reg_2998        |   32|   0|   32|          0|
    |flat_array_20_load_1_reg_3218     |   32|   0|   32|          0|
    |flat_array_20_load_reg_3093       |   32|   0|   32|          0|
    |flat_array_21_load_1_reg_3223     |   32|   0|   32|          0|
    |flat_array_21_load_reg_3098       |   32|   0|   32|          0|
    |flat_array_22_load_1_reg_3228     |   32|   0|   32|          0|
    |flat_array_22_load_reg_3103       |   32|   0|   32|          0|
    |flat_array_23_load_1_reg_3233     |   32|   0|   32|          0|
    |flat_array_23_load_reg_3108       |   32|   0|   32|          0|
    |flat_array_24_load_1_reg_3238     |   32|   0|   32|          0|
    |flat_array_24_load_reg_3113       |   32|   0|   32|          0|
    |flat_array_2_load_1_reg_3128      |   32|   0|   32|          0|
    |flat_array_2_load_reg_3003        |   32|   0|   32|          0|
    |flat_array_3_load_1_reg_3133      |   32|   0|   32|          0|
    |flat_array_3_load_reg_3008        |   32|   0|   32|          0|
    |flat_array_4_load_1_reg_3138      |   32|   0|   32|          0|
    |flat_array_4_load_reg_3013        |   32|   0|   32|          0|
    |flat_array_5_load_1_reg_3143      |   32|   0|   32|          0|
    |flat_array_5_load_reg_3018        |   32|   0|   32|          0|
    |flat_array_6_load_1_reg_3148      |   32|   0|   32|          0|
    |flat_array_6_load_reg_3023        |   32|   0|   32|          0|
    |flat_array_7_load_1_reg_3153      |   32|   0|   32|          0|
    |flat_array_7_load_reg_3028        |   32|   0|   32|          0|
    |flat_array_8_load_1_reg_3158      |   32|   0|   32|          0|
    |flat_array_8_load_reg_3033        |   32|   0|   32|          0|
    |flat_array_9_load_1_reg_3163      |   32|   0|   32|          0|
    |flat_array_9_load_reg_3038        |   32|   0|   32|          0|
    |i_0_reg_1276                      |    6|   0|    6|          0|
    |i_reg_2664                        |    6|   0|    6|          0|
    |icmp_ln13_reg_2729                |    1|   0|    1|          0|
    |icmp_ln13_reg_2729_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvars_iv47_reg_1299             |    5|   0|    5|          0|
    |indvars_iv97_reg_1287             |    5|   0|    5|          0|
    |j_0_0_reg_1323                    |    9|   0|    9|          0|
    |reg_1358                          |   32|   0|   32|          0|
    |reg_1363                          |   32|   0|   32|          0|
    |reg_1368                          |   32|   0|   32|          0|
    |reg_1373                          |   32|   0|   32|          0|
    |reg_1378                          |   32|   0|   32|          0|
    |reg_1384                          |   32|   0|   32|          0|
    |reg_1389                          |   32|   0|   32|          0|
    |reg_1394                          |   32|   0|   32|          0|
    |reg_1399                          |   32|   0|   32|          0|
    |reg_1404                          |   32|   0|   32|          0|
    |reg_1409                          |   32|   0|   32|          0|
    |sum_0_0_reg_1311                  |   32|   0|   32|          0|
    |tmp_2_12_reg_3308                 |   32|   0|   32|          0|
    |tmp_2_13_reg_3318                 |   32|   0|   32|          0|
    |tmp_2_14_reg_3328                 |   32|   0|   32|          0|
    |tmp_2_16_reg_3343                 |   32|   0|   32|          0|
    |tmp_2_17_reg_3353                 |   32|   0|   32|          0|
    |tmp_2_18_reg_3363                 |   32|   0|   32|          0|
    |tmp_2_20_reg_3378                 |   32|   0|   32|          0|
    |tmp_2_21_reg_3388                 |   32|   0|   32|          0|
    |tmp_2_22_reg_3398                 |   32|   0|   32|          0|
    |tmp_2_24_reg_3413                 |   32|   0|   32|          0|
    |tmp_2_25_reg_3423                 |   32|   0|   32|          0|
    |tmp_2_26_reg_3433                 |   32|   0|   32|          0|
    |tmp_2_28_reg_3448                 |   32|   0|   32|          0|
    |tmp_2_29_reg_3458                 |   32|   0|   32|          0|
    |tmp_2_30_reg_3468                 |   32|   0|   32|          0|
    |tmp_2_32_reg_3483                 |   32|   0|   32|          0|
    |tmp_2_33_reg_3493                 |   32|   0|   32|          0|
    |tmp_2_34_reg_3503                 |   32|   0|   32|          0|
    |tmp_2_36_reg_3518                 |   32|   0|   32|          0|
    |tmp_2_37_reg_3528                 |   32|   0|   32|          0|
    |tmp_2_38_reg_3538                 |   32|   0|   32|          0|
    |tmp_2_40_reg_3553                 |   32|   0|   32|          0|
    |tmp_2_41_reg_3563                 |   32|   0|   32|          0|
    |tmp_2_42_reg_3573                 |   32|   0|   32|          0|
    |tmp_2_44_reg_3588                 |   32|   0|   32|          0|
    |tmp_2_45_reg_3598                 |   32|   0|   32|          0|
    |tmp_2_46_reg_3613                 |   32|   0|   32|          0|
    |tmp_2_48_reg_3623                 |   32|   0|   32|          0|
    |zext_ln13_reg_2675                |    6|   0|   15|          9|
    |zext_ln14_reg_2669                |    6|   0|   64|         58|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3131|   0| 3198|         67|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_1    | return value |
|flat_array_0_address0   | out |    4|  ap_memory |  flat_array_0 |     array    |
|flat_array_0_ce0        | out |    1|  ap_memory |  flat_array_0 |     array    |
|flat_array_0_q0         |  in |   32|  ap_memory |  flat_array_0 |     array    |
|flat_array_0_address1   | out |    4|  ap_memory |  flat_array_0 |     array    |
|flat_array_0_ce1        | out |    1|  ap_memory |  flat_array_0 |     array    |
|flat_array_0_q1         |  in |   32|  ap_memory |  flat_array_0 |     array    |
|flat_array_1_address0   | out |    4|  ap_memory |  flat_array_1 |     array    |
|flat_array_1_ce0        | out |    1|  ap_memory |  flat_array_1 |     array    |
|flat_array_1_q0         |  in |   32|  ap_memory |  flat_array_1 |     array    |
|flat_array_1_address1   | out |    4|  ap_memory |  flat_array_1 |     array    |
|flat_array_1_ce1        | out |    1|  ap_memory |  flat_array_1 |     array    |
|flat_array_1_q1         |  in |   32|  ap_memory |  flat_array_1 |     array    |
|flat_array_2_address0   | out |    4|  ap_memory |  flat_array_2 |     array    |
|flat_array_2_ce0        | out |    1|  ap_memory |  flat_array_2 |     array    |
|flat_array_2_q0         |  in |   32|  ap_memory |  flat_array_2 |     array    |
|flat_array_2_address1   | out |    4|  ap_memory |  flat_array_2 |     array    |
|flat_array_2_ce1        | out |    1|  ap_memory |  flat_array_2 |     array    |
|flat_array_2_q1         |  in |   32|  ap_memory |  flat_array_2 |     array    |
|flat_array_3_address0   | out |    4|  ap_memory |  flat_array_3 |     array    |
|flat_array_3_ce0        | out |    1|  ap_memory |  flat_array_3 |     array    |
|flat_array_3_q0         |  in |   32|  ap_memory |  flat_array_3 |     array    |
|flat_array_3_address1   | out |    4|  ap_memory |  flat_array_3 |     array    |
|flat_array_3_ce1        | out |    1|  ap_memory |  flat_array_3 |     array    |
|flat_array_3_q1         |  in |   32|  ap_memory |  flat_array_3 |     array    |
|flat_array_4_address0   | out |    4|  ap_memory |  flat_array_4 |     array    |
|flat_array_4_ce0        | out |    1|  ap_memory |  flat_array_4 |     array    |
|flat_array_4_q0         |  in |   32|  ap_memory |  flat_array_4 |     array    |
|flat_array_4_address1   | out |    4|  ap_memory |  flat_array_4 |     array    |
|flat_array_4_ce1        | out |    1|  ap_memory |  flat_array_4 |     array    |
|flat_array_4_q1         |  in |   32|  ap_memory |  flat_array_4 |     array    |
|flat_array_5_address0   | out |    4|  ap_memory |  flat_array_5 |     array    |
|flat_array_5_ce0        | out |    1|  ap_memory |  flat_array_5 |     array    |
|flat_array_5_q0         |  in |   32|  ap_memory |  flat_array_5 |     array    |
|flat_array_5_address1   | out |    4|  ap_memory |  flat_array_5 |     array    |
|flat_array_5_ce1        | out |    1|  ap_memory |  flat_array_5 |     array    |
|flat_array_5_q1         |  in |   32|  ap_memory |  flat_array_5 |     array    |
|flat_array_6_address0   | out |    4|  ap_memory |  flat_array_6 |     array    |
|flat_array_6_ce0        | out |    1|  ap_memory |  flat_array_6 |     array    |
|flat_array_6_q0         |  in |   32|  ap_memory |  flat_array_6 |     array    |
|flat_array_6_address1   | out |    4|  ap_memory |  flat_array_6 |     array    |
|flat_array_6_ce1        | out |    1|  ap_memory |  flat_array_6 |     array    |
|flat_array_6_q1         |  in |   32|  ap_memory |  flat_array_6 |     array    |
|flat_array_7_address0   | out |    4|  ap_memory |  flat_array_7 |     array    |
|flat_array_7_ce0        | out |    1|  ap_memory |  flat_array_7 |     array    |
|flat_array_7_q0         |  in |   32|  ap_memory |  flat_array_7 |     array    |
|flat_array_7_address1   | out |    4|  ap_memory |  flat_array_7 |     array    |
|flat_array_7_ce1        | out |    1|  ap_memory |  flat_array_7 |     array    |
|flat_array_7_q1         |  in |   32|  ap_memory |  flat_array_7 |     array    |
|flat_array_8_address0   | out |    4|  ap_memory |  flat_array_8 |     array    |
|flat_array_8_ce0        | out |    1|  ap_memory |  flat_array_8 |     array    |
|flat_array_8_q0         |  in |   32|  ap_memory |  flat_array_8 |     array    |
|flat_array_8_address1   | out |    4|  ap_memory |  flat_array_8 |     array    |
|flat_array_8_ce1        | out |    1|  ap_memory |  flat_array_8 |     array    |
|flat_array_8_q1         |  in |   32|  ap_memory |  flat_array_8 |     array    |
|flat_array_9_address0   | out |    4|  ap_memory |  flat_array_9 |     array    |
|flat_array_9_ce0        | out |    1|  ap_memory |  flat_array_9 |     array    |
|flat_array_9_q0         |  in |   32|  ap_memory |  flat_array_9 |     array    |
|flat_array_9_address1   | out |    4|  ap_memory |  flat_array_9 |     array    |
|flat_array_9_ce1        | out |    1|  ap_memory |  flat_array_9 |     array    |
|flat_array_9_q1         |  in |   32|  ap_memory |  flat_array_9 |     array    |
|flat_array_10_address0  | out |    4|  ap_memory | flat_array_10 |     array    |
|flat_array_10_ce0       | out |    1|  ap_memory | flat_array_10 |     array    |
|flat_array_10_q0        |  in |   32|  ap_memory | flat_array_10 |     array    |
|flat_array_10_address1  | out |    4|  ap_memory | flat_array_10 |     array    |
|flat_array_10_ce1       | out |    1|  ap_memory | flat_array_10 |     array    |
|flat_array_10_q1        |  in |   32|  ap_memory | flat_array_10 |     array    |
|flat_array_11_address0  | out |    4|  ap_memory | flat_array_11 |     array    |
|flat_array_11_ce0       | out |    1|  ap_memory | flat_array_11 |     array    |
|flat_array_11_q0        |  in |   32|  ap_memory | flat_array_11 |     array    |
|flat_array_11_address1  | out |    4|  ap_memory | flat_array_11 |     array    |
|flat_array_11_ce1       | out |    1|  ap_memory | flat_array_11 |     array    |
|flat_array_11_q1        |  in |   32|  ap_memory | flat_array_11 |     array    |
|flat_array_12_address0  | out |    4|  ap_memory | flat_array_12 |     array    |
|flat_array_12_ce0       | out |    1|  ap_memory | flat_array_12 |     array    |
|flat_array_12_q0        |  in |   32|  ap_memory | flat_array_12 |     array    |
|flat_array_12_address1  | out |    4|  ap_memory | flat_array_12 |     array    |
|flat_array_12_ce1       | out |    1|  ap_memory | flat_array_12 |     array    |
|flat_array_12_q1        |  in |   32|  ap_memory | flat_array_12 |     array    |
|flat_array_13_address0  | out |    4|  ap_memory | flat_array_13 |     array    |
|flat_array_13_ce0       | out |    1|  ap_memory | flat_array_13 |     array    |
|flat_array_13_q0        |  in |   32|  ap_memory | flat_array_13 |     array    |
|flat_array_13_address1  | out |    4|  ap_memory | flat_array_13 |     array    |
|flat_array_13_ce1       | out |    1|  ap_memory | flat_array_13 |     array    |
|flat_array_13_q1        |  in |   32|  ap_memory | flat_array_13 |     array    |
|flat_array_14_address0  | out |    4|  ap_memory | flat_array_14 |     array    |
|flat_array_14_ce0       | out |    1|  ap_memory | flat_array_14 |     array    |
|flat_array_14_q0        |  in |   32|  ap_memory | flat_array_14 |     array    |
|flat_array_14_address1  | out |    4|  ap_memory | flat_array_14 |     array    |
|flat_array_14_ce1       | out |    1|  ap_memory | flat_array_14 |     array    |
|flat_array_14_q1        |  in |   32|  ap_memory | flat_array_14 |     array    |
|flat_array_15_address0  | out |    4|  ap_memory | flat_array_15 |     array    |
|flat_array_15_ce0       | out |    1|  ap_memory | flat_array_15 |     array    |
|flat_array_15_q0        |  in |   32|  ap_memory | flat_array_15 |     array    |
|flat_array_15_address1  | out |    4|  ap_memory | flat_array_15 |     array    |
|flat_array_15_ce1       | out |    1|  ap_memory | flat_array_15 |     array    |
|flat_array_15_q1        |  in |   32|  ap_memory | flat_array_15 |     array    |
|flat_array_16_address0  | out |    4|  ap_memory | flat_array_16 |     array    |
|flat_array_16_ce0       | out |    1|  ap_memory | flat_array_16 |     array    |
|flat_array_16_q0        |  in |   32|  ap_memory | flat_array_16 |     array    |
|flat_array_16_address1  | out |    4|  ap_memory | flat_array_16 |     array    |
|flat_array_16_ce1       | out |    1|  ap_memory | flat_array_16 |     array    |
|flat_array_16_q1        |  in |   32|  ap_memory | flat_array_16 |     array    |
|flat_array_17_address0  | out |    4|  ap_memory | flat_array_17 |     array    |
|flat_array_17_ce0       | out |    1|  ap_memory | flat_array_17 |     array    |
|flat_array_17_q0        |  in |   32|  ap_memory | flat_array_17 |     array    |
|flat_array_17_address1  | out |    4|  ap_memory | flat_array_17 |     array    |
|flat_array_17_ce1       | out |    1|  ap_memory | flat_array_17 |     array    |
|flat_array_17_q1        |  in |   32|  ap_memory | flat_array_17 |     array    |
|flat_array_18_address0  | out |    4|  ap_memory | flat_array_18 |     array    |
|flat_array_18_ce0       | out |    1|  ap_memory | flat_array_18 |     array    |
|flat_array_18_q0        |  in |   32|  ap_memory | flat_array_18 |     array    |
|flat_array_18_address1  | out |    4|  ap_memory | flat_array_18 |     array    |
|flat_array_18_ce1       | out |    1|  ap_memory | flat_array_18 |     array    |
|flat_array_18_q1        |  in |   32|  ap_memory | flat_array_18 |     array    |
|flat_array_19_address0  | out |    4|  ap_memory | flat_array_19 |     array    |
|flat_array_19_ce0       | out |    1|  ap_memory | flat_array_19 |     array    |
|flat_array_19_q0        |  in |   32|  ap_memory | flat_array_19 |     array    |
|flat_array_19_address1  | out |    4|  ap_memory | flat_array_19 |     array    |
|flat_array_19_ce1       | out |    1|  ap_memory | flat_array_19 |     array    |
|flat_array_19_q1        |  in |   32|  ap_memory | flat_array_19 |     array    |
|flat_array_20_address0  | out |    4|  ap_memory | flat_array_20 |     array    |
|flat_array_20_ce0       | out |    1|  ap_memory | flat_array_20 |     array    |
|flat_array_20_q0        |  in |   32|  ap_memory | flat_array_20 |     array    |
|flat_array_20_address1  | out |    4|  ap_memory | flat_array_20 |     array    |
|flat_array_20_ce1       | out |    1|  ap_memory | flat_array_20 |     array    |
|flat_array_20_q1        |  in |   32|  ap_memory | flat_array_20 |     array    |
|flat_array_21_address0  | out |    4|  ap_memory | flat_array_21 |     array    |
|flat_array_21_ce0       | out |    1|  ap_memory | flat_array_21 |     array    |
|flat_array_21_q0        |  in |   32|  ap_memory | flat_array_21 |     array    |
|flat_array_21_address1  | out |    4|  ap_memory | flat_array_21 |     array    |
|flat_array_21_ce1       | out |    1|  ap_memory | flat_array_21 |     array    |
|flat_array_21_q1        |  in |   32|  ap_memory | flat_array_21 |     array    |
|flat_array_22_address0  | out |    4|  ap_memory | flat_array_22 |     array    |
|flat_array_22_ce0       | out |    1|  ap_memory | flat_array_22 |     array    |
|flat_array_22_q0        |  in |   32|  ap_memory | flat_array_22 |     array    |
|flat_array_22_address1  | out |    4|  ap_memory | flat_array_22 |     array    |
|flat_array_22_ce1       | out |    1|  ap_memory | flat_array_22 |     array    |
|flat_array_22_q1        |  in |   32|  ap_memory | flat_array_22 |     array    |
|flat_array_23_address0  | out |    4|  ap_memory | flat_array_23 |     array    |
|flat_array_23_ce0       | out |    1|  ap_memory | flat_array_23 |     array    |
|flat_array_23_q0        |  in |   32|  ap_memory | flat_array_23 |     array    |
|flat_array_23_address1  | out |    4|  ap_memory | flat_array_23 |     array    |
|flat_array_23_ce1       | out |    1|  ap_memory | flat_array_23 |     array    |
|flat_array_23_q1        |  in |   32|  ap_memory | flat_array_23 |     array    |
|flat_array_24_address0  | out |    4|  ap_memory | flat_array_24 |     array    |
|flat_array_24_ce0       | out |    1|  ap_memory | flat_array_24 |     array    |
|flat_array_24_q0        |  in |   32|  ap_memory | flat_array_24 |     array    |
|flat_array_24_address1  | out |    4|  ap_memory | flat_array_24 |     array    |
|flat_array_24_ce1       | out |    1|  ap_memory | flat_array_24 |     array    |
|flat_array_24_q1        |  in |   32|  ap_memory | flat_array_24 |     array    |
|dense_1_out_address0    | out |    6|  ap_memory |  dense_1_out  |     array    |
|dense_1_out_ce0         | out |    1|  ap_memory |  dense_1_out  |     array    |
|dense_1_out_we0         | out |    1|  ap_memory |  dense_1_out  |     array    |
|dense_1_out_d0          | out |   32|  ap_memory |  dense_1_out  |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

