{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656628970319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656628970329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:42:50 2022 " "Processing started: Thu Jun 30 17:42:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656628970329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628970329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628970329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656628970831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656628970831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Synchronizers.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982870 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Synchronizers.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982870 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Synchronizers.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "Router.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Router.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x_unit " "Found entity 1: x_unit" {  } { { "Register_unit.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Register_unit.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982876 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_unit " "Found entity 2: register_unit" {  } { { "Register_unit.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Register_unit.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "Reg_4.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Reg_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982883 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656628982885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/compute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench_8.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982902 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ripple_adder.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/ripple_adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982902 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_four " "Found entity 3: adder_four" {  } { { "ripple_adder.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/ripple_adder.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656628982902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628982902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656628983307 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clear_RegA Processor.sv(45) " "Verilog HDL warning at Processor.sv(45): assignments to clear_RegA create a combinational loop" {  } { { "Processor.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Processor.sv" 45 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1656628983423 "|Processor"}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "d 3 1 4 Processor.sv(150) " "Verilog HDL Module Instantiation error at Processor.sv(150): illegal connection to port \"d\" in array of instances - the actual bit length (3) does not equal either the formal port width (1) or the product of the formal port width and the number of instances (4)" {  } { { "Processor.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Processor.sv" 150 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656628983432 ""}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "q 3 1 4 Processor.sv(150) " "Verilog HDL Module Instantiation error at Processor.sv(150): illegal connection to port \"q\" in array of instances - the actual bit length (3) does not equal either the formal port width (1) or the product of the formal port width and the number of instances (4)" {  } { { "Processor.sv" "" { Text "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/Processor.sv" 150 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656628983433 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656628983434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/output_files/lab2.map.smsg " "Generated suppressed messages file E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628983520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656628983600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 30 17:43:03 2022 " "Processing ended: Thu Jun 30 17:43:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656628983600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656628983600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656628983600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628983600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656628984312 ""}
