<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_181/sim/fifo_bias_gen_fifo_181_nhpl7uy.v"
   type="VERILOG"
   library="fifo_181" />
 <file
   path="fifo_181/sim/fifo_bias_gen_fifo_181_nhpl7uy.sdc"
   type="SDC_ENTITY"
   library="fifo_181" />
 <file
   path="sim/fifo_bias_gen.v"
   type="VERILOG"
   library="fifo_bias_gen"
   hasInlineConfiguration="true" />
 <topLevel name="fifo_bias_gen.fifo_bias_gen" />
 <deviceFamily name="arria10" />
</simPackage>
