
PERIPHERAL_DRIVERS_AND_API_DEVELOPMENTS_MCU-F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a70  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000c18  08000c18  00010c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c28  08000c28  00010c30  2**0
                  CONTENTS
  4 .ARM          00000000  08000c28  08000c28  00010c30  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c28  08000c30  00010c30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c28  08000c28  00010c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c2c  08000c2c  00010c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010c30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010c30  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010c30  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00010c5a  2**0
                  CONTENTS, READONLY
 14 .debug_info   00001218  00000000  00000000  00010c9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000004d3  00000000  00000000  00011eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000150  00000000  00000000  00012388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000f0  00000000  00000000  000124d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000022b8  00000000  00000000  000125c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001881  00000000  00000000  00014880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00009e3b  00000000  00000000  00016101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000004a0  00000000  00000000  0001ff3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  000203dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000c00 	.word	0x08000c00

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000c00 	.word	0x08000c00

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <main>:
 * PB15---->SPI2_MOSI
 *
 *Alternate Function Mode---->AF5
 * */

int main(void){
 80001f8:	b590      	push	{r4, r7, lr}
 80001fa:	b087      	sub	sp, #28
 80001fc:	af00      	add	r7, sp, #0
	// Data to send
	char data[] = "Ayuba Tahiru";
 80001fe:	4b20      	ldr	r3, [pc, #128]	; (8000280 <main+0x88>)
 8000200:	f107 0408 	add.w	r4, r7, #8
 8000204:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000206:	c407      	stmia	r4!, {r0, r1, r2}
 8000208:	7023      	strb	r3, [r4, #0]

	// Function to Initialize GPIO as SPI2
	InitGPIO_toSPI2_Pins();
 800020a:	f000 f83f 	bl	800028c <InitGPIO_toSPI2_Pins>



	// Function to Initialize SPI2
	Init_SPI2();
 800020e:	f000 f873 	bl	80002f8 <Init_SPI2>

	// Initialize Button
	ButtenPush();
 8000212:	f000 f88f 	bl	8000334 <ButtenPush>


	while(1){
		// Enable SSOE
		SSOE_Config(SPI2, ENABLE);
 8000216:	2101      	movs	r1, #1
 8000218:	481a      	ldr	r0, [pc, #104]	; (8000284 <main+0x8c>)
 800021a:	f000 fc02 	bl	8000a22 <SSOE_Config>

		while(GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0) == FLAG_RESET);
 800021e:	bf00      	nop
 8000220:	2100      	movs	r1, #0
 8000222:	4819      	ldr	r0, [pc, #100]	; (8000288 <main+0x90>)
 8000224:	f000 fb6e 	bl	8000904 <GPIO_ReadFromInputPin>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d0f8      	beq.n	8000220 <main+0x28>
		delay();
 800022e:	f000 f899 	bl	8000364 <delay>

		// Enable SPI Protocol
		SPI_ProtocolEnable(SPI2, ENABLE);
 8000232:	2101      	movs	r1, #1
 8000234:	4813      	ldr	r0, [pc, #76]	; (8000284 <main+0x8c>)
 8000236:	f000 fbd9 	bl	80009ec <SPI_ProtocolEnable>

		// Send Byte Info to Slave
		uint8_t data_Len = strlen(data);
 800023a:	f107 0308 	add.w	r3, r7, #8
 800023e:	4618      	mov	r0, r3
 8000240:	f7ff ffd2 	bl	80001e8 <strlen>
 8000244:	4603      	mov	r3, r0
 8000246:	b2db      	uxtb	r3, r3
 8000248:	71fb      	strb	r3, [r7, #7]
		SPI_DataSend(SPI2, &data_Len, 1);
 800024a:	1dfb      	adds	r3, r7, #7
 800024c:	2201      	movs	r2, #1
 800024e:	4619      	mov	r1, r3
 8000250:	480c      	ldr	r0, [pc, #48]	; (8000284 <main+0x8c>)
 8000252:	f000 fc79 	bl	8000b48 <SPI_DataSend>

		// Send Data
		SPI_DataSend(SPI2, (uint8_t*)data, data_Len);
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	461a      	mov	r2, r3
 800025a:	f107 0308 	add.w	r3, r7, #8
 800025e:	4619      	mov	r1, r3
 8000260:	4808      	ldr	r0, [pc, #32]	; (8000284 <main+0x8c>)
 8000262:	f000 fc71 	bl	8000b48 <SPI_DataSend>

		// Tx Finished
		while(Check_FlagStatus(SPI2, SPI_BUSY_FLAG));
 8000266:	bf00      	nop
 8000268:	2180      	movs	r1, #128	; 0x80
 800026a:	4806      	ldr	r0, [pc, #24]	; (8000284 <main+0x8c>)
 800026c:	f000 fc59 	bl	8000b22 <Check_FlagStatus>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d1f8      	bne.n	8000268 <main+0x70>
		SPI_ProtocolEnable(SPI2, DISABLE);
 8000276:	2100      	movs	r1, #0
 8000278:	4802      	ldr	r0, [pc, #8]	; (8000284 <main+0x8c>)
 800027a:	f000 fbb7 	bl	80009ec <SPI_ProtocolEnable>
	while(1){
 800027e:	e7ca      	b.n	8000216 <main+0x1e>
 8000280:	08000c18 	.word	0x08000c18
 8000284:	40003800 	.word	0x40003800
 8000288:	40020000 	.word	0x40020000

0800028c <InitGPIO_toSPI2_Pins>:


	return 0;
}

void InitGPIO_toSPI2_Pins(void){
 800028c:	b580      	push	{r7, lr}
 800028e:	b086      	sub	sp, #24
 8000290:	af00      	add	r7, sp, #0
	// Call My API GPIO Handle typedef struct
	GPIO_Handle_t SPI_Pins, BTN_A0;

	// Select GPIO Port base address where SPI2 is connected
	SPI_Pins.pGPIOx = GPIOB;
 8000292:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <InitGPIO_toSPI2_Pins+0x68>)
 8000294:	60fb      	str	r3, [r7, #12]

/*
************** Configure GPIOB to become SPI *****************
* */
	// 1. Pin Mode set to Alternate function
	SPI_Pins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFUNC;
 8000296:	2302      	movs	r3, #2
 8000298:	747b      	strb	r3, [r7, #17]
	// 2. Select Alternate Function Number to be 5
	SPI_Pins.GPIO_PinConfig.GPIO_PinAltFuncMode = 5;
 800029a:	2305      	movs	r3, #5
 800029c:	757b      	strb	r3, [r7, #21]
	// 3. Using Push Pull Output type for SPI
	SPI_Pins.GPIO_PinConfig.GPIO_PinOType = GPIO_OTYPE_PP;
 800029e:	2300      	movs	r3, #0
 80002a0:	74bb      	strb	r3, [r7, #18]
	// 4. Pin Control
	SPI_Pins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002a2:	2300      	movs	r3, #0
 80002a4:	753b      	strb	r3, [r7, #20]
	// 5. Speed
	SPI_Pins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_MEDIUM;
 80002a6:	2301      	movs	r3, #1
 80002a8:	74fb      	strb	r3, [r7, #19]

	/************** Pin Number Initialization *******************/
	// 1. SCK
	SPI_Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80002aa:	230d      	movs	r3, #13
 80002ac:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&SPI_Pins);
 80002ae:	f107 030c 	add.w	r3, r7, #12
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 f97e 	bl	80005b4 <GPIO_Init>
	// 2. NSS
	SPI_Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002b8:	230c      	movs	r3, #12
 80002ba:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&SPI_Pins);
 80002bc:	f107 030c 	add.w	r3, r7, #12
 80002c0:	4618      	mov	r0, r3
 80002c2:	f000 f977 	bl	80005b4 <GPIO_Init>
	// 3. MISO
	SPI_Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 80002c6:	230e      	movs	r3, #14
 80002c8:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&SPI_Pins);
 80002ca:	f107 030c 	add.w	r3, r7, #12
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 f970 	bl	80005b4 <GPIO_Init>
	// 4. MOSI
	SPI_Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 80002d4:	230f      	movs	r3, #15
 80002d6:	743b      	strb	r3, [r7, #16]

	GPIO_Init(&SPI_Pins);
 80002d8:	f107 030c 	add.w	r3, r7, #12
 80002dc:	4618      	mov	r0, r3
 80002de:	f000 f969 	bl	80005b4 <GPIO_Init>
	GPIO_Init(&BTN_A0);						// Initialize the GPIOA
 80002e2:	463b      	mov	r3, r7
 80002e4:	4618      	mov	r0, r3
 80002e6:	f000 f965 	bl	80005b4 <GPIO_Init>
}
 80002ea:	bf00      	nop
 80002ec:	3718      	adds	r7, #24
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40020400 	.word	0x40020400

080002f8 <Init_SPI2>:

void Init_SPI2(void){
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0
	// Call My API SPI2 Handle typedef struct
	SPI_Handle_t SPI2_Pins;

	// Select SPI2
	SPI2_Pins.pSPIx = SPI2;
 80002fe:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <Init_SPI2+0x38>)
 8000300:	607b      	str	r3, [r7, #4]

/*
	************** Configure SPI2 *****************
* */
	// 1. SPI Bus as Full Duplex
	SPI2_Pins.SPI_PinConfig.SPI_BusConfig = SPI_BUS_CONFIG_FULL_DUPLEX;
 8000302:	2301      	movs	r3, #1
 8000304:	727b      	strb	r3, [r7, #9]
	// 2. SPI Mode as Master
	SPI2_Pins.SPI_PinConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000306:	2301      	movs	r3, #1
 8000308:	723b      	strb	r3, [r7, #8]
	// 3. SPI Speed as Maximum (2MHz)
	SPI2_Pins.SPI_PinConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;
 800030a:	2302      	movs	r3, #2
 800030c:	72bb      	strb	r3, [r7, #10]
	// 4. SPI DFF  as 8 Bits
	SPI2_Pins.SPI_PinConfig.SPI_DFF = SPI_DFF_8BITS;
 800030e:	2300      	movs	r3, #0
 8000310:	72fb      	strb	r3, [r7, #11]
	// 5. Clock Polarity
	SPI2_Pins.SPI_PinConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000312:	2300      	movs	r3, #0
 8000314:	733b      	strb	r3, [r7, #12]
	// 6. Clock Phase
	SPI2_Pins.SPI_PinConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000316:	2300      	movs	r3, #0
 8000318:	737b      	strb	r3, [r7, #13]
	// 7. Slave management
	SPI2_Pins.SPI_PinConfig.SPI_SSM = SPI_SSM_HW;
 800031a:	2300      	movs	r3, #0
 800031c:	73bb      	strb	r3, [r7, #14]

	// Initialize configuration
	SPI_Init(&SPI2_Pins);
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4618      	mov	r0, r3
 8000322:	f000 fb99 	bl	8000a58 <SPI_Init>

}
 8000326:	bf00      	nop
 8000328:	3710      	adds	r7, #16
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	40003800 	.word	0x40003800

08000334 <ButtenPush>:

void ButtenPush(void){
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0

	GPIO_Handle_t BTN_A0;

	//Button Configuration
	BTN_A0.pGPIOx = GPIOA;
 800033a:	4b09      	ldr	r3, [pc, #36]	; (8000360 <ButtenPush+0x2c>)
 800033c:	607b      	str	r3, [r7, #4]
	BTN_A0.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800033e:	2300      	movs	r3, #0
 8000340:	723b      	strb	r3, [r7, #8]
	BTN_A0.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_INPUT;
 8000342:	2300      	movs	r3, #0
 8000344:	727b      	strb	r3, [r7, #9]
	BTN_A0.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_MEDIUM;
 8000346:	2301      	movs	r3, #1
 8000348:	72fb      	strb	r3, [r7, #11]
	BTN_A0.GPIO_PinConfig.GPIO_PinPuPdControl= GPIO_NO_PUPD;
 800034a:	2300      	movs	r3, #0
 800034c:	733b      	strb	r3, [r7, #12]

	// CALLING My API
//	GPIO_PCLK_Control(GPIOA, ENABLE);		// Enable the clock
	GPIO_Init(&BTN_A0);						// Initialize the GPIOA
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4618      	mov	r0, r3
 8000352:	f000 f92f 	bl	80005b4 <GPIO_Init>
}
 8000356:	bf00      	nop
 8000358:	3710      	adds	r7, #16
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	40020000 	.word	0x40020000

08000364 <delay>:

void delay(void){
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i <500000/2; i++){
 800036a:	2300      	movs	r3, #0
 800036c:	607b      	str	r3, [r7, #4]
 800036e:	e002      	b.n	8000376 <delay+0x12>
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	3301      	adds	r3, #1
 8000374:	607b      	str	r3, [r7, #4]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a04      	ldr	r2, [pc, #16]	; (800038c <delay+0x28>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d9f8      	bls.n	8000370 <delay+0xc>

	}
}
 800037e:	bf00      	nop
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	0003d08f 	.word	0x0003d08f

08000390 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000390:	480d      	ldr	r0, [pc, #52]	; (80003c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000392:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000394:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000398:	480c      	ldr	r0, [pc, #48]	; (80003cc <LoopForever+0x6>)
  ldr r1, =_edata
 800039a:	490d      	ldr	r1, [pc, #52]	; (80003d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800039c:	4a0d      	ldr	r2, [pc, #52]	; (80003d4 <LoopForever+0xe>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a0:	e002      	b.n	80003a8 <LoopCopyDataInit>

080003a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003a6:	3304      	adds	r3, #4

080003a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003ac:	d3f9      	bcc.n	80003a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ae:	4a0a      	ldr	r2, [pc, #40]	; (80003d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b0:	4c0a      	ldr	r4, [pc, #40]	; (80003dc <LoopForever+0x16>)
  movs r3, #0
 80003b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b4:	e001      	b.n	80003ba <LoopFillZerobss>

080003b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b8:	3204      	adds	r2, #4

080003ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003bc:	d3fb      	bcc.n	80003b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003be:	f000 fbfb 	bl	8000bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003c2:	f7ff ff19 	bl	80001f8 <main>

080003c6 <LoopForever>:

LoopForever:
  b LoopForever
 80003c6:	e7fe      	b.n	80003c6 <LoopForever>
  ldr   r0, =_estack
 80003c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d4:	08000c30 	.word	0x08000c30
  ldr r2, =_sbss
 80003d8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003dc:	2000001c 	.word	0x2000001c

080003e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e0:	e7fe      	b.n	80003e0 <ADC_IRQHandler>
	...

080003e4 <GPIO_PCLK_Control>:
 * @return				-returns nothing(None)
 *
 * @Note				-GPIO port to be enable or disable base address must be passed
 */

void GPIO_PCLK_Control(GPIOx_RegDef_t *pGPIOx, uint8_t ED){
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	460b      	mov	r3, r1
 80003ee:	70fb      	strb	r3, [r7, #3]
	if (ED == ENABLE){
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d162      	bne.n	80004bc <GPIO_PCLK_Control+0xd8>
		if (pGPIOx == GPIOA){
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a64      	ldr	r2, [pc, #400]	; (800058c <GPIO_PCLK_Control+0x1a8>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d106      	bne.n	800040c <GPIO_PCLK_Control+0x28>
			GPIOA_PCLK_ENABLE();
 80003fe:	4b64      	ldr	r3, [pc, #400]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000402:	4a63      	ldr	r2, [pc, #396]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6313      	str	r3, [r2, #48]	; 0x30
		}else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DISABLE();
		}
	}

}
 800040a:	e0b9      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOB){
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a61      	ldr	r2, [pc, #388]	; (8000594 <GPIO_PCLK_Control+0x1b0>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d106      	bne.n	8000422 <GPIO_PCLK_Control+0x3e>
			GPIOB_PCLK_ENABLE();
 8000414:	4b5e      	ldr	r3, [pc, #376]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000418:	4a5d      	ldr	r2, [pc, #372]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800041a:	f043 0302 	orr.w	r3, r3, #2
 800041e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000420:	e0ae      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOC){
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a5c      	ldr	r2, [pc, #368]	; (8000598 <GPIO_PCLK_Control+0x1b4>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d106      	bne.n	8000438 <GPIO_PCLK_Control+0x54>
			GPIOC_PCLK_ENABLE();
 800042a:	4b59      	ldr	r3, [pc, #356]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800042c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042e:	4a58      	ldr	r2, [pc, #352]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000430:	f043 0304 	orr.w	r3, r3, #4
 8000434:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000436:	e0a3      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOD){
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a58      	ldr	r2, [pc, #352]	; (800059c <GPIO_PCLK_Control+0x1b8>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d106      	bne.n	800044e <GPIO_PCLK_Control+0x6a>
			GPIOD_PCLK_ENABLE();
 8000440:	4b53      	ldr	r3, [pc, #332]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000444:	4a52      	ldr	r2, [pc, #328]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000446:	f043 0308 	orr.w	r3, r3, #8
 800044a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044c:	e098      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOE){
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a53      	ldr	r2, [pc, #332]	; (80005a0 <GPIO_PCLK_Control+0x1bc>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d106      	bne.n	8000464 <GPIO_PCLK_Control+0x80>
			GPIOE_PCLK_ENABLE();
 8000456:	4b4e      	ldr	r3, [pc, #312]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045a:	4a4d      	ldr	r2, [pc, #308]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800045c:	f043 0310 	orr.w	r3, r3, #16
 8000460:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000462:	e08d      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOF){
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a4f      	ldr	r2, [pc, #316]	; (80005a4 <GPIO_PCLK_Control+0x1c0>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d106      	bne.n	800047a <GPIO_PCLK_Control+0x96>
			GPIOF_PCLK_ENABLE();
 800046c:	4b48      	ldr	r3, [pc, #288]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800046e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000470:	4a47      	ldr	r2, [pc, #284]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000472:	f043 0320 	orr.w	r3, r3, #32
 8000476:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000478:	e082      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOG){
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4a4a      	ldr	r2, [pc, #296]	; (80005a8 <GPIO_PCLK_Control+0x1c4>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d106      	bne.n	8000490 <GPIO_PCLK_Control+0xac>
			GPIOG_PCLK_ENABLE();
 8000482:	4b43      	ldr	r3, [pc, #268]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000486:	4a42      	ldr	r2, [pc, #264]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800048c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800048e:	e077      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOH){
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4a46      	ldr	r2, [pc, #280]	; (80005ac <GPIO_PCLK_Control+0x1c8>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d106      	bne.n	80004a6 <GPIO_PCLK_Control+0xc2>
			GPIOH_PCLK_ENABLE();
 8000498:	4b3d      	ldr	r3, [pc, #244]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049c:	4a3c      	ldr	r2, [pc, #240]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800049e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a4:	e06c      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOI){
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4a41      	ldr	r2, [pc, #260]	; (80005b0 <GPIO_PCLK_Control+0x1cc>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d168      	bne.n	8000580 <GPIO_PCLK_Control+0x19c>
			GPIOI_PCLK_ENABLE();
 80004ae:	4b38      	ldr	r3, [pc, #224]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b2:	4a37      	ldr	r2, [pc, #220]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004b8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ba:	e061      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		if (pGPIOx == GPIOA){
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4a33      	ldr	r2, [pc, #204]	; (800058c <GPIO_PCLK_Control+0x1a8>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d106      	bne.n	80004d2 <GPIO_PCLK_Control+0xee>
			GPIOA_PCLK_DISABLE();
 80004c4:	4b32      	ldr	r3, [pc, #200]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c8:	4a31      	ldr	r2, [pc, #196]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004ca:	f023 0301 	bic.w	r3, r3, #1
 80004ce:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d0:	e056      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOB){
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4a2f      	ldr	r2, [pc, #188]	; (8000594 <GPIO_PCLK_Control+0x1b0>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d106      	bne.n	80004e8 <GPIO_PCLK_Control+0x104>
			GPIOB_PCLK_DISABLE();
 80004da:	4b2d      	ldr	r3, [pc, #180]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004de:	4a2c      	ldr	r2, [pc, #176]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004e0:	f023 0302 	bic.w	r3, r3, #2
 80004e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004e6:	e04b      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOC){
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a2b      	ldr	r2, [pc, #172]	; (8000598 <GPIO_PCLK_Control+0x1b4>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d106      	bne.n	80004fe <GPIO_PCLK_Control+0x11a>
			GPIOC_PCLK_DISABLE();
 80004f0:	4b27      	ldr	r3, [pc, #156]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f4:	4a26      	ldr	r2, [pc, #152]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 80004f6:	f023 0304 	bic.w	r3, r3, #4
 80004fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004fc:	e040      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOD){
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4a26      	ldr	r2, [pc, #152]	; (800059c <GPIO_PCLK_Control+0x1b8>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d106      	bne.n	8000514 <GPIO_PCLK_Control+0x130>
			GPIOD_PCLK_DISABLE();
 8000506:	4b22      	ldr	r3, [pc, #136]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a21      	ldr	r2, [pc, #132]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800050c:	f023 0308 	bic.w	r3, r3, #8
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000512:	e035      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOE){
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a22      	ldr	r2, [pc, #136]	; (80005a0 <GPIO_PCLK_Control+0x1bc>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d106      	bne.n	800052a <GPIO_PCLK_Control+0x146>
			GPIOE_PCLK_DISABLE();
 800051c:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000520:	4a1b      	ldr	r2, [pc, #108]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000522:	f023 0310 	bic.w	r3, r3, #16
 8000526:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000528:	e02a      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOF){
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4a1d      	ldr	r2, [pc, #116]	; (80005a4 <GPIO_PCLK_Control+0x1c0>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d106      	bne.n	8000540 <GPIO_PCLK_Control+0x15c>
			GPIOF_PCLK_DISABLE();
 8000532:	4b17      	ldr	r3, [pc, #92]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	4a16      	ldr	r2, [pc, #88]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000538:	f023 0320 	bic.w	r3, r3, #32
 800053c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800053e:	e01f      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOG){
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a19      	ldr	r2, [pc, #100]	; (80005a8 <GPIO_PCLK_Control+0x1c4>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d106      	bne.n	8000556 <GPIO_PCLK_Control+0x172>
			GPIOG_PCLK_DISABLE();
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054c:	4a10      	ldr	r2, [pc, #64]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800054e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000552:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000554:	e014      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOH){
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a14      	ldr	r2, [pc, #80]	; (80005ac <GPIO_PCLK_Control+0x1c8>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d106      	bne.n	800056c <GPIO_PCLK_Control+0x188>
			GPIOH_PCLK_DISABLE();
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000562:	4a0b      	ldr	r2, [pc, #44]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000564:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000568:	6313      	str	r3, [r2, #48]	; 0x30
}
 800056a:	e009      	b.n	8000580 <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOI){
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <GPIO_PCLK_Control+0x1cc>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d105      	bne.n	8000580 <GPIO_PCLK_Control+0x19c>
			GPIOI_PCLK_DISABLE();
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000578:	4a05      	ldr	r2, [pc, #20]	; (8000590 <GPIO_PCLK_Control+0x1ac>)
 800057a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800057e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40020000 	.word	0x40020000
 8000590:	40023800 	.word	0x40023800
 8000594:	40020400 	.word	0x40020400
 8000598:	40020800 	.word	0x40020800
 800059c:	40020c00 	.word	0x40020c00
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40021400 	.word	0x40021400
 80005a8:	40021800 	.word	0x40021800
 80005ac:	40021c00 	.word	0x40021c00
 80005b0:	40022000 	.word	0x40022000

080005b4 <GPIO_Init>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOxHandle){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;  //Temporal register
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]

	// Enable clock before use
	GPIO_PCLK_Control(pGPIOxHandle->pGPIOx, ENABLE);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2101      	movs	r1, #1
 80005c6:	4618      	mov	r0, r3
 80005c8:	f7ff ff0c 	bl	80003e4 <GPIO_PCLK_Control>

	// Pin mode Configure for non Interrupt
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	795b      	ldrb	r3, [r3, #5]
 80005d0:	2b03      	cmp	r3, #3
 80005d2:	d81f      	bhi.n	8000614 <GPIO_Init+0x60>
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	795b      	ldrb	r3, [r3, #5]
 80005d8:	461a      	mov	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	791b      	ldrb	r3, [r3, #4]
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	fa02 f303 	lsl.w	r3, r2, r3
 80005e4:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear pins before writing new values
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	791b      	ldrb	r3, [r3, #4]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2303      	movs	r3, #3
 80005f4:	408b      	lsls	r3, r1
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4619      	mov	r1, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	400a      	ands	r2, r1
 8000600:	601a      	str	r2, [r3, #0]
		pGPIOxHandle->pGPIOx->MODER |= temp;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	6819      	ldr	r1, [r3, #0]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	430a      	orrs	r2, r1
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	e0d1      	b.n	80007b8 <GPIO_Init+0x204>

	}else{
	//Pin mode Configure for  Interrupt
	//1a. Configure the edge detection registers
		//1a. Configure falling edge trigger register
		if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FE_T){
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	795b      	ldrb	r3, [r3, #5]
 8000618:	2b04      	cmp	r3, #4
 800061a:	d117      	bne.n	800064c <GPIO_Init+0x98>
			EXTI->RTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear rising edge before writing new values
 800061c:	4b4a      	ldr	r3, [pc, #296]	; (8000748 <GPIO_Init+0x194>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	7912      	ldrb	r2, [r2, #4]
 8000624:	4611      	mov	r1, r2
 8000626:	2201      	movs	r2, #1
 8000628:	408a      	lsls	r2, r1
 800062a:	43d2      	mvns	r2, r2
 800062c:	4611      	mov	r1, r2
 800062e:	4a46      	ldr	r2, [pc, #280]	; (8000748 <GPIO_Init+0x194>)
 8000630:	400b      	ands	r3, r1
 8000632:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000634:	4b44      	ldr	r3, [pc, #272]	; (8000748 <GPIO_Init+0x194>)
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	7912      	ldrb	r2, [r2, #4]
 800063c:	4611      	mov	r1, r2
 800063e:	2201      	movs	r2, #1
 8000640:	408a      	lsls	r2, r1
 8000642:	4611      	mov	r1, r2
 8000644:	4a40      	ldr	r2, [pc, #256]	; (8000748 <GPIO_Init+0x194>)
 8000646:	430b      	orrs	r3, r1
 8000648:	60d3      	str	r3, [r2, #12]
 800064a:	e035      	b.n	80006b8 <GPIO_Init+0x104>
		}	//2a. Configure rising edge trigger register
		else if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RE_T){
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	795b      	ldrb	r3, [r3, #5]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d117      	bne.n	8000684 <GPIO_Init+0xd0>
			EXTI->FTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear falling edge before writing new values
 8000654:	4b3c      	ldr	r3, [pc, #240]	; (8000748 <GPIO_Init+0x194>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	7912      	ldrb	r2, [r2, #4]
 800065c:	4611      	mov	r1, r2
 800065e:	2201      	movs	r2, #1
 8000660:	408a      	lsls	r2, r1
 8000662:	43d2      	mvns	r2, r2
 8000664:	4611      	mov	r1, r2
 8000666:	4a38      	ldr	r2, [pc, #224]	; (8000748 <GPIO_Init+0x194>)
 8000668:	400b      	ands	r3, r1
 800066a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 800066c:	4b36      	ldr	r3, [pc, #216]	; (8000748 <GPIO_Init+0x194>)
 800066e:	689b      	ldr	r3, [r3, #8]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	7912      	ldrb	r2, [r2, #4]
 8000674:	4611      	mov	r1, r2
 8000676:	2201      	movs	r2, #1
 8000678:	408a      	lsls	r2, r1
 800067a:	4611      	mov	r1, r2
 800067c:	4a32      	ldr	r2, [pc, #200]	; (8000748 <GPIO_Init+0x194>)
 800067e:	430b      	orrs	r3, r1
 8000680:	6093      	str	r3, [r2, #8]
 8000682:	e019      	b.n	80006b8 <GPIO_Init+0x104>
		}	//3a. Configure both falling and rising edge trigger register
		else if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FERE_T){
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	795b      	ldrb	r3, [r3, #5]
 8000688:	2b06      	cmp	r3, #6
 800068a:	d115      	bne.n	80006b8 <GPIO_Init+0x104>
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 800068c:	4b2e      	ldr	r3, [pc, #184]	; (8000748 <GPIO_Init+0x194>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	7912      	ldrb	r2, [r2, #4]
 8000694:	4611      	mov	r1, r2
 8000696:	2201      	movs	r2, #1
 8000698:	408a      	lsls	r2, r1
 800069a:	4611      	mov	r1, r2
 800069c:	4a2a      	ldr	r2, [pc, #168]	; (8000748 <GPIO_Init+0x194>)
 800069e:	430b      	orrs	r3, r1
 80006a0:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006a2:	4b29      	ldr	r3, [pc, #164]	; (8000748 <GPIO_Init+0x194>)
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	7912      	ldrb	r2, [r2, #4]
 80006aa:	4611      	mov	r1, r2
 80006ac:	2201      	movs	r2, #1
 80006ae:	408a      	lsls	r2, r1
 80006b0:	4611      	mov	r1, r2
 80006b2:	4a25      	ldr	r2, [pc, #148]	; (8000748 <GPIO_Init+0x194>)
 80006b4:	430b      	orrs	r3, r1
 80006b6:	6093      	str	r3, [r2, #8]
		}
	//2b. Configure the GPIO port selection in External Interrupt Configuration Register (SYSCFG_EXTICR)
		uint8_t  temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	089b      	lsrs	r3, r3, #2
 80006be:	74fb      	strb	r3, [r7, #19]
		uint8_t  temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	f003 0303 	and.w	r3, r3, #3
 80006c8:	74bb      	strb	r3, [r7, #18]
		uint8_t  portcode = GPIO_BASEADDR_TO_PCODE(pGPIOxHandle->pGPIOx);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a1f      	ldr	r2, [pc, #124]	; (800074c <GPIO_Init+0x198>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d04d      	beq.n	8000770 <GPIO_Init+0x1bc>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	; (8000750 <GPIO_Init+0x19c>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d032      	beq.n	8000744 <GPIO_Init+0x190>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a1c      	ldr	r2, [pc, #112]	; (8000754 <GPIO_Init+0x1a0>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d02b      	beq.n	8000740 <GPIO_Init+0x18c>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a1a      	ldr	r2, [pc, #104]	; (8000758 <GPIO_Init+0x1a4>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d024      	beq.n	800073c <GPIO_Init+0x188>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a19      	ldr	r2, [pc, #100]	; (800075c <GPIO_Init+0x1a8>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d01d      	beq.n	8000738 <GPIO_Init+0x184>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a17      	ldr	r2, [pc, #92]	; (8000760 <GPIO_Init+0x1ac>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d016      	beq.n	8000734 <GPIO_Init+0x180>
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a16      	ldr	r2, [pc, #88]	; (8000764 <GPIO_Init+0x1b0>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d00f      	beq.n	8000730 <GPIO_Init+0x17c>
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a14      	ldr	r2, [pc, #80]	; (8000768 <GPIO_Init+0x1b4>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d008      	beq.n	800072c <GPIO_Init+0x178>
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4a13      	ldr	r2, [pc, #76]	; (800076c <GPIO_Init+0x1b8>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d101      	bne.n	8000728 <GPIO_Init+0x174>
 8000724:	2308      	movs	r3, #8
 8000726:	e024      	b.n	8000772 <GPIO_Init+0x1be>
 8000728:	2300      	movs	r3, #0
 800072a:	e022      	b.n	8000772 <GPIO_Init+0x1be>
 800072c:	2307      	movs	r3, #7
 800072e:	e020      	b.n	8000772 <GPIO_Init+0x1be>
 8000730:	2306      	movs	r3, #6
 8000732:	e01e      	b.n	8000772 <GPIO_Init+0x1be>
 8000734:	2305      	movs	r3, #5
 8000736:	e01c      	b.n	8000772 <GPIO_Init+0x1be>
 8000738:	2304      	movs	r3, #4
 800073a:	e01a      	b.n	8000772 <GPIO_Init+0x1be>
 800073c:	2303      	movs	r3, #3
 800073e:	e018      	b.n	8000772 <GPIO_Init+0x1be>
 8000740:	2302      	movs	r3, #2
 8000742:	e016      	b.n	8000772 <GPIO_Init+0x1be>
 8000744:	2301      	movs	r3, #1
 8000746:	e014      	b.n	8000772 <GPIO_Init+0x1be>
 8000748:	40013c00 	.word	0x40013c00
 800074c:	40020000 	.word	0x40020000
 8000750:	40020400 	.word	0x40020400
 8000754:	40020800 	.word	0x40020800
 8000758:	40020c00 	.word	0x40020c00
 800075c:	40021000 	.word	0x40021000
 8000760:	40021400 	.word	0x40021400
 8000764:	40021800 	.word	0x40021800
 8000768:	40021c00 	.word	0x40021c00
 800076c:	40022000 	.word	0x40022000
 8000770:	2300      	movs	r3, #0
 8000772:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_ENABLE();
 8000774:	4b60      	ldr	r3, [pc, #384]	; (80008f8 <GPIO_Init+0x344>)
 8000776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000778:	4a5f      	ldr	r2, [pc, #380]	; (80008f8 <GPIO_Init+0x344>)
 800077a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800077e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] |= (portcode << (temp2 * 4));
 8000780:	4a5e      	ldr	r2, [pc, #376]	; (80008fc <GPIO_Init+0x348>)
 8000782:	7cfb      	ldrb	r3, [r7, #19]
 8000784:	3302      	adds	r3, #2
 8000786:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800078a:	7c79      	ldrb	r1, [r7, #17]
 800078c:	7cbb      	ldrb	r3, [r7, #18]
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	fa01 f303 	lsl.w	r3, r1, r3
 8000794:	4618      	mov	r0, r3
 8000796:	4959      	ldr	r1, [pc, #356]	; (80008fc <GPIO_Init+0x348>)
 8000798:	7cfb      	ldrb	r3, [r7, #19]
 800079a:	4302      	orrs	r2, r0
 800079c:	3302      	adds	r3, #2
 800079e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//3c. Enable the EXTI interrupt delivery using Interrupt Mask Address (IMR)
		EXTI->IMR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007a2:	4b57      	ldr	r3, [pc, #348]	; (8000900 <GPIO_Init+0x34c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	7912      	ldrb	r2, [r2, #4]
 80007aa:	4611      	mov	r1, r2
 80007ac:	2201      	movs	r2, #1
 80007ae:	408a      	lsls	r2, r1
 80007b0:	4611      	mov	r1, r2
 80007b2:	4a53      	ldr	r2, [pc, #332]	; (8000900 <GPIO_Init+0x34c>)
 80007b4:	430b      	orrs	r3, r1
 80007b6:	6013      	str	r3, [r2, #0]
	}

	// 2. Output type Configure
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUTPUT){
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	795b      	ldrb	r3, [r3, #5]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d161      	bne.n	8000884 <GPIO_Init+0x2d0>
		temp = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinOType << (pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	799b      	ldrb	r3, [r3, #6]
 80007c8:	461a      	mov	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear pin before writing new values
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	685a      	ldr	r2, [r3, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	791b      	ldrb	r3, [r3, #4]
 80007de:	4619      	mov	r1, r3
 80007e0:	2301      	movs	r3, #1
 80007e2:	408b      	lsls	r3, r1
 80007e4:	43db      	mvns	r3, r3
 80007e6:	4619      	mov	r1, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	400a      	ands	r2, r1
 80007ee:	605a      	str	r2, [r3, #4]
		pGPIOxHandle->pGPIOx->OTYPER |= temp;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	6859      	ldr	r1, [r3, #4]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	697a      	ldr	r2, [r7, #20]
 80007fc:	430a      	orrs	r2, r1
 80007fe:	605a      	str	r2, [r3, #4]

		// 3. Speed Configure
		temp = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	79db      	ldrb	r3, [r3, #7]
 8000808:	461a      	mov	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	791b      	ldrb	r3, [r3, #4]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->OSPEEDR &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear pins before writing new values
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	791b      	ldrb	r3, [r3, #4]
 8000820:	4619      	mov	r1, r3
 8000822:	2303      	movs	r3, #3
 8000824:	408b      	lsls	r3, r1
 8000826:	43db      	mvns	r3, r3
 8000828:	4619      	mov	r1, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	400a      	ands	r2, r1
 8000830:	609a      	str	r2, [r3, #8]
		pGPIOxHandle->pGPIOx->OSPEEDR |= temp;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	6899      	ldr	r1, [r3, #8]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	697a      	ldr	r2, [r7, #20]
 800083e:	430a      	orrs	r2, r1
 8000840:	609a      	str	r2, [r3, #8]

		// 4. Pull Up Pull Down Configure
		temp = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	7a1b      	ldrb	r3, [r3, #8]
 800084a:	461a      	mov	r2, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	791b      	ldrb	r3, [r3, #4]
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber); //clear pins before writing new values
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	68da      	ldr	r2, [r3, #12]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	791b      	ldrb	r3, [r3, #4]
 8000862:	4619      	mov	r1, r3
 8000864:	2303      	movs	r3, #3
 8000866:	408b      	lsls	r3, r1
 8000868:	43db      	mvns	r3, r3
 800086a:	4619      	mov	r1, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	400a      	ands	r2, r1
 8000872:	60da      	str	r2, [r3, #12]
		pGPIOxHandle->pGPIOx->PUPDR |= temp;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	68d9      	ldr	r1, [r3, #12]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	697a      	ldr	r2, [r7, #20]
 8000880:	430a      	orrs	r2, r1
 8000882:	60da      	str	r2, [r3, #12]
	}


	// 5.  Alternate Functionality Configure
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFUNC){
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	795b      	ldrb	r3, [r3, #5]
 8000888:	2b02      	cmp	r3, #2
 800088a:	d131      	bne.n	80008f0 <GPIO_Init+0x33c>
		uint8_t temp1, temp2;
		temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	791b      	ldrb	r3, [r3, #4]
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	791b      	ldrb	r3, [r3, #4]
 8000898:	f003 0307 	and.w	r3, r3, #7
 800089c:	73fb      	strb	r3, [r7, #15]

		pGPIOxHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); //clear pins before writing new values
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	7c3a      	ldrb	r2, [r7, #16]
 80008a4:	3208      	adds	r2, #8
 80008a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	220f      	movs	r2, #15
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	43db      	mvns	r3, r3
 80008b6:	4618      	mov	r0, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	7c3a      	ldrb	r2, [r7, #16]
 80008be:	4001      	ands	r1, r0
 80008c0:	3208      	adds	r2, #8
 80008c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOxHandle->pGPIOx->AFR[temp1] |= (pGPIOxHandle->GPIO_PinConfig.GPIO_PinAltFuncMode << (4 * temp2));
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	7c3a      	ldrb	r2, [r7, #16]
 80008cc:	3208      	adds	r2, #8
 80008ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	7a5b      	ldrb	r3, [r3, #9]
 80008d6:	461a      	mov	r2, r3
 80008d8:	7bfb      	ldrb	r3, [r7, #15]
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	fa02 f303 	lsl.w	r3, r2, r3
 80008e0:	4618      	mov	r0, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	7c3a      	ldrb	r2, [r7, #16]
 80008e8:	4301      	orrs	r1, r0
 80008ea:	3208      	adds	r2, #8
 80008ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}


}
 80008f0:	bf00      	nop
 80008f2:	3718      	adds	r7, #24
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40013800 	.word	0x40013800
 8000900:	40013c00 	.word	0x40013c00

08000904 <GPIO_ReadFromInputPin>:
 *
 * @return				-returns read value (0 or 1)
 *
 * @Note				-None
 */
uint8_t GPIO_ReadFromInputPin(GPIOx_RegDef_t *pGPIOx, uint8_t PinNumber){
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	70fb      	strb	r3, [r7, #3]
	uint8_t value;

    // Check if PinNumber is valid (0 to 15 for a 16-bit IDR)
    if (PinNumber < 16) {
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	2b0f      	cmp	r3, #15
 8000914:	d809      	bhi.n	800092a <GPIO_ReadFromInputPin+0x26>
        // Read the state of the specified pin and mask other bits
        value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x01);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	691a      	ldr	r2, [r3, #16]
 800091a:	78fb      	ldrb	r3, [r7, #3]
 800091c:	fa22 f303 	lsr.w	r3, r2, r3
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	73fb      	strb	r3, [r7, #15]
 8000928:	e001      	b.n	800092e <GPIO_ReadFromInputPin+0x2a>
    } else {
        // Handle an invalid PinNumber (you may choose to return an error code or take appropriate action)
        value = 0xFF;  // Using 0xFF as an indicator of an error, adjust as needed
 800092a:	23ff      	movs	r3, #255	; 0xff
 800092c:	73fb      	strb	r3, [r7, #15]
    }

    return value;
 800092e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
	...

0800093c <SPI_PCLK_Control>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-SPI port to be enable or disable base address must be passed
 */
void SPI_PCLK_Control(SPIx_RegDef_t *pSPIx, uint8_t ED){
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	460b      	mov	r3, r1
 8000946:	70fb      	strb	r3, [r7, #3]
	if (ED == ENABLE){
 8000948:	78fb      	ldrb	r3, [r7, #3]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d120      	bne.n	8000990 <SPI_PCLK_Control+0x54>
		if (pSPIx == SPI1){
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4a22      	ldr	r2, [pc, #136]	; (80009dc <SPI_PCLK_Control+0xa0>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d106      	bne.n	8000964 <SPI_PCLK_Control+0x28>
			SPI1_PCLK_ENABLE();
 8000956:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095a:	4a21      	ldr	r2, [pc, #132]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 800095c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000960:	6453      	str	r3, [r2, #68]	; 0x44
		}else if (pSPIx == SPI3){
			SPI3_PCLK_DISABLE();
		}
	}

}
 8000962:	e035      	b.n	80009d0 <SPI_PCLK_Control+0x94>
		}else if (pSPIx == SPI2){
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a1f      	ldr	r2, [pc, #124]	; (80009e4 <SPI_PCLK_Control+0xa8>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d106      	bne.n	800097a <SPI_PCLK_Control+0x3e>
			SPI2_PCLK_ENABLE();
 800096c:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	4a1b      	ldr	r2, [pc, #108]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 8000972:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000976:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000978:	e02a      	b.n	80009d0 <SPI_PCLK_Control+0x94>
		}else if (pSPIx == SPI3){
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a1a      	ldr	r2, [pc, #104]	; (80009e8 <SPI_PCLK_Control+0xac>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d126      	bne.n	80009d0 <SPI_PCLK_Control+0x94>
			SPI3_PCLK_ENABLE();
 8000982:	4b17      	ldr	r3, [pc, #92]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000986:	4a16      	ldr	r2, [pc, #88]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 8000988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800098c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800098e:	e01f      	b.n	80009d0 <SPI_PCLK_Control+0x94>
		if (pSPIx == SPI1){
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a12      	ldr	r2, [pc, #72]	; (80009dc <SPI_PCLK_Control+0xa0>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d106      	bne.n	80009a6 <SPI_PCLK_Control+0x6a>
			SPI1_PCLK_DISABLE();
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 800099a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099c:	4a10      	ldr	r2, [pc, #64]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 800099e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009a2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009a4:	e014      	b.n	80009d0 <SPI_PCLK_Control+0x94>
		}else if (pSPIx == SPI2){
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a0e      	ldr	r2, [pc, #56]	; (80009e4 <SPI_PCLK_Control+0xa8>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d106      	bne.n	80009bc <SPI_PCLK_Control+0x80>
			SPI2_PCLK_DISABLE();
 80009ae:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	4a0b      	ldr	r2, [pc, #44]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 80009b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80009b8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009ba:	e009      	b.n	80009d0 <SPI_PCLK_Control+0x94>
		}else if (pSPIx == SPI3){
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <SPI_PCLK_Control+0xac>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d105      	bne.n	80009d0 <SPI_PCLK_Control+0x94>
			SPI3_PCLK_DISABLE();
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c8:	4a05      	ldr	r2, [pc, #20]	; (80009e0 <SPI_PCLK_Control+0xa4>)
 80009ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009ce:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40013000 	.word	0x40013000
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40003800 	.word	0x40003800
 80009e8:	40003c00 	.word	0x40003c00

080009ec <SPI_ProtocolEnable>:

// Enables the SPI Peripheral Protocol
void SPI_ProtocolEnable(SPIx_RegDef_t *pSPIx, uint8_t ED){
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	70fb      	strb	r3, [r7, #3]
	if (ED == ENABLE){
 80009f8:	78fb      	ldrb	r3, [r7, #3]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d106      	bne.n	8000a0c <SPI_ProtocolEnable+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	601a      	str	r2, [r3, #0]
	}else{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000a0a:	e005      	b.n	8000a18 <SPI_ProtocolEnable+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	601a      	str	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <SSOE_Config>:
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}

// Config SSOE
void SSOE_Config(SPIx_RegDef_t *pSPIx, uint8_t ED){
 8000a22:	b480      	push	{r7}
 8000a24:	b083      	sub	sp, #12
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	70fb      	strb	r3, [r7, #3]
	if (ED == ENABLE){
 8000a2e:	78fb      	ldrb	r3, [r7, #3]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d106      	bne.n	8000a42 <SSOE_Config+0x20>
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f043 0204 	orr.w	r2, r3, #4
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	605a      	str	r2, [r3, #4]
	}else{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000a40:	e005      	b.n	8000a4e <SSOE_Config+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	f023 0204 	bic.w	r2, r3, #4
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	605a      	str	r2, [r3, #4]
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <SPI_Init>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-None
 */
void SPI_Init(SPI_Handle_t *pSPIxHandle){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]

	// Enable Clock before use
	SPI_PCLK_Control(pSPIxHandle->pSPIx, ENABLE);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2101      	movs	r1, #1
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff ff66 	bl	800093c <SPI_PCLK_Control>

	// 1. Device mode
	temp |= (pSPIxHandle->SPI_PinConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	791b      	ldrb	r3, [r3, #4]
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	461a      	mov	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	60fb      	str	r3, [r7, #12]

	// 2. Bus configuration
	if(pSPIxHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_CONFIG_FULL_DUPLEX){
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	795b      	ldrb	r3, [r3, #5]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d104      	bne.n	8000a90 <SPI_Init+0x38>
		// Clear BIDIMODE
		temp &= ~(1 << SPI_CR1_BIDIMODE);
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	e014      	b.n	8000aba <SPI_Init+0x62>
	}else if(pSPIxHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_CONFIG_HALP_DUPLEX){
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	795b      	ldrb	r3, [r3, #5]
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d104      	bne.n	8000aa2 <SPI_Init+0x4a>
		// Set BIDIMODE
		temp |= (1 << SPI_CR1_BIDIMODE);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	e00b      	b.n	8000aba <SPI_Init+0x62>
	}else if(pSPIxHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RX){
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	795b      	ldrb	r3, [r3, #5]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d107      	bne.n	8000aba <SPI_Init+0x62>
		// Clear BIDIMODE
		temp &= ~(1 << SPI_CR1_BIDIMODE);
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000ab0:	60fb      	str	r3, [r7, #12]
		// SetReceive-only mode)
		temp |= (1 << SPI_CR1_RXONLY );
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ab8:	60fb      	str	r3, [r7, #12]
	}

	// 3. SPI serial clock speed
	temp |= (pSPIxHandle->SPI_PinConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	799b      	ldrb	r3, [r3, #6]
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]

	// 4. Data frame format
	temp |= (pSPIxHandle->SPI_PinConfig.SPI_DFF << SPI_CR1_DFF);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	79db      	ldrb	r3, [r3, #7]
 8000acc:	02db      	lsls	r3, r3, #11
 8000ace:	461a      	mov	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	60fb      	str	r3, [r7, #12]

	// 5. Clock polarity
	temp |= (pSPIxHandle->SPI_PinConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	7a1b      	ldrb	r3, [r3, #8]
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	461a      	mov	r2, r3
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]

	// 6. Clock polarity
	temp |= (pSPIxHandle->SPI_PinConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	7a5b      	ldrb	r3, [r3, #9]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	60fb      	str	r3, [r7, #12]

	// 7. Clock polarity
	if (pSPIxHandle->SPI_PinConfig.SPI_SSM == SPI_SSM_SW){
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	7a9b      	ldrb	r3, [r3, #10]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d104      	bne.n	8000b02 <SPI_Init+0xaa>
		// Software slave management enabled
		temp |= (1 << SPI_CR1_SSM);
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	e007      	b.n	8000b12 <SPI_Init+0xba>
	}else if(pSPIxHandle->SPI_PinConfig.SPI_SSM == SPI_SSM_HW){
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7a9b      	ldrb	r3, [r3, #10]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d103      	bne.n	8000b12 <SPI_Init+0xba>
		// Software slave management disabled
		temp &= ~(1 << SPI_CR1_SSM);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000b10:	60fb      	str	r3, [r7, #12]
	}

	// Assigned all configured bit fields to control register 1
	pSPIxHandle->pSPIx->CR1 = temp;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	601a      	str	r2, [r3, #0]


}
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <Check_FlagStatus>:
	}else if (pSPIx == SPI3){
		SPI3_RESET();
	}
}

uint8_t Check_FlagStatus(SPIx_RegDef_t *pSPIx, uint32_t FlagName){
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName){
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	689a      	ldr	r2, [r3, #8]
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	4013      	ands	r3, r2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <Check_FlagStatus+0x1a>
		return FLAG_SET;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <Check_FlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000b3c:	2300      	movs	r3, #0
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr

08000b48 <SPI_DataSend>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-This is a blocking / Polling call function
 */
void SPI_DataSend(SPIx_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t DataLen){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
	while (DataLen > 0){
 8000b54:	e027      	b.n	8000ba6 <SPI_DataSend+0x5e>
		// 1. Wait for TXE to be empty
		while (Check_FlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000b56:	bf00      	nop
 8000b58:	2102      	movs	r1, #2
 8000b5a:	68f8      	ldr	r0, [r7, #12]
 8000b5c:	f7ff ffe1 	bl	8000b22 <Check_FlagStatus>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f8      	beq.n	8000b58 <SPI_DataSend+0x10>

		// 2. Check DFF size
		if (pSPIx->CR1 & (1 << SPI_CR1_DFF)){
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d00e      	beq.n	8000b90 <SPI_DataSend+0x48>
			// 16 Bits DFF
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	461a      	mov	r2, r3
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	60da      	str	r2, [r3, #12]
			DataLen --;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	607b      	str	r3, [r7, #4]
			DataLen --;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	e00a      	b.n	8000ba6 <SPI_DataSend+0x5e>
		}else{
			// 8 Bits DFF size
			pSPIx->DR = *pTxBuffer;
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	461a      	mov	r2, r3
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	60da      	str	r2, [r3, #12]
			DataLen --;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	60bb      	str	r3, [r7, #8]
	while (DataLen > 0){
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d1d4      	bne.n	8000b56 <SPI_DataSend+0xe>
		}

	}
}
 8000bac:	bf00      	nop
 8000bae:	bf00      	nop
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <__libc_init_array>:
 8000bb8:	b570      	push	{r4, r5, r6, lr}
 8000bba:	4d0d      	ldr	r5, [pc, #52]	; (8000bf0 <__libc_init_array+0x38>)
 8000bbc:	4c0d      	ldr	r4, [pc, #52]	; (8000bf4 <__libc_init_array+0x3c>)
 8000bbe:	1b64      	subs	r4, r4, r5
 8000bc0:	10a4      	asrs	r4, r4, #2
 8000bc2:	2600      	movs	r6, #0
 8000bc4:	42a6      	cmp	r6, r4
 8000bc6:	d109      	bne.n	8000bdc <__libc_init_array+0x24>
 8000bc8:	4d0b      	ldr	r5, [pc, #44]	; (8000bf8 <__libc_init_array+0x40>)
 8000bca:	4c0c      	ldr	r4, [pc, #48]	; (8000bfc <__libc_init_array+0x44>)
 8000bcc:	f000 f818 	bl	8000c00 <_init>
 8000bd0:	1b64      	subs	r4, r4, r5
 8000bd2:	10a4      	asrs	r4, r4, #2
 8000bd4:	2600      	movs	r6, #0
 8000bd6:	42a6      	cmp	r6, r4
 8000bd8:	d105      	bne.n	8000be6 <__libc_init_array+0x2e>
 8000bda:	bd70      	pop	{r4, r5, r6, pc}
 8000bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000be0:	4798      	blx	r3
 8000be2:	3601      	adds	r6, #1
 8000be4:	e7ee      	b.n	8000bc4 <__libc_init_array+0xc>
 8000be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bea:	4798      	blx	r3
 8000bec:	3601      	adds	r6, #1
 8000bee:	e7f2      	b.n	8000bd6 <__libc_init_array+0x1e>
 8000bf0:	08000c28 	.word	0x08000c28
 8000bf4:	08000c28 	.word	0x08000c28
 8000bf8:	08000c28 	.word	0x08000c28
 8000bfc:	08000c2c 	.word	0x08000c2c

08000c00 <_init>:
 8000c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c02:	bf00      	nop
 8000c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c06:	bc08      	pop	{r3}
 8000c08:	469e      	mov	lr, r3
 8000c0a:	4770      	bx	lr

08000c0c <_fini>:
 8000c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c0e:	bf00      	nop
 8000c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c12:	bc08      	pop	{r3}
 8000c14:	469e      	mov	lr, r3
 8000c16:	4770      	bx	lr
