// Seed: 2718175568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output tri id_3;
  input wire id_2;
  inout tri id_1;
  wire  id_5;
  logic id_6;
  assign id_1 = -1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wor id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_10,
      id_9
  );
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output reg id_2;
  input wire id_1;
  assign id_8 = 1;
  always @(-1) begin : LABEL_0
    id_2 <= (id_6[-1'b0]);
  end
endmodule
