Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Tue Dec  4 22:48:31 2018
| Host         : DESKTOP-I8VS7IB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              83 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | compWatch/secCnt_reg[31]_i_1_n_0 | compWatch/minUnits0 |                3 |              4 |
|  clk_IBUF_BUFG | compWatch/secCnt_reg[31]_i_1_n_0 | compWatch/secUnits0 |                2 |              4 |
|  clk_IBUF_BUFG | compSeg/clear                    |                     |                3 |             11 |
|  clk_IBUF_BUFG |                                  | compSeg/clear       |                8 |             32 |
|  clk_IBUF_BUFG |                                  |                     |                9 |             34 |
|  clk_IBUF_BUFG | compWatch/secCnt_reg[31]_i_1_n_0 |                     |               33 |             72 |
+----------------+----------------------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


