[2025-09-18 01:37:14] START suite=qualcomm_srv trace=srv592_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2572835 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4994370 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4994370 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4994371 heartbeat IPC: 4.13 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13092040 heartbeat IPC: 1.235 cumulative IPC: 1.235 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21186152 heartbeat IPC: 1.235 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29291943 heartbeat IPC: 1.234 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 37370431 heartbeat IPC: 1.238 cumulative IPC: 1.235 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 45497102 heartbeat IPC: 1.231 cumulative IPC: 1.234 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 53610779 heartbeat IPC: 1.232 cumulative IPC: 1.234 (Simulation time: 00 hr 07 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 61797140 heartbeat IPC: 1.222 cumulative IPC: 1.232 (Simulation time: 00 hr 08 min 41 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 70016137 heartbeat IPC: 1.217 cumulative IPC: 1.23 (Simulation time: 00 hr 09 min 46 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 78258521 heartbeat IPC: 1.213 cumulative IPC: 1.228 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 81498396 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 81498396 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.227 instructions: 100000003 cycles: 81498396
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.02 Average ROB Occupancy at Mispredict: 31.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08483
BRANCH_INDIRECT: 0.3688
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.4177
BRANCH_INDIRECT_CALL: 0.5417
BRANCH_RETURN: 0.4031


====Backend Stall Breakdown====
ROB_STALL: 1757
LQ_STALL: 0
SQ_STALL: 31531


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.163507

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1757

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 422

cpu0->cpu0_STLB TOTAL        ACCESS:    2104121 HIT:    2103462 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2104121 HIT:    2103462 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9550298 HIT:    8868171 MISS:     682127 MSHR_MERGE:      36120
cpu0->cpu0_L2C LOAD         ACCESS:    7677084 HIT:    7130466 MISS:     546618 MSHR_MERGE:        444
cpu0->cpu0_L2C RFO          ACCESS:     577109 HIT:     512777 MISS:      64332 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     155049 HIT:     101944 MISS:      53105 MSHR_MERGE:      35676
cpu0->cpu0_L2C WRITE        ACCESS:    1139881 HIT:    1122612 MISS:      17269 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1175 HIT:        372 MISS:        803 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     107985 ISSUED:     101645 USEFUL:       1244 USELESS:       4536
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15852235 HIT:    7804861 MISS:    8047374 MSHR_MERGE:    1988694
cpu0->cpu0_L1I LOAD         ACCESS:   15852235 HIT:    7804861 MISS:    8047374 MSHR_MERGE:    1988694
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30777263 HIT:   26823065 MISS:    3954198 MSHR_MERGE:    1703991
cpu0->cpu0_L1D LOAD         ACCESS:   16599107 HIT:   14487639 MISS:    2111468 MSHR_MERGE:     493063
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     333262 HIT:     239669 MISS:      93593 MSHR_MERGE:      40080
cpu0->cpu0_L1D WRITE        ACCESS:   13843570 HIT:   12095646 MISS:    1747924 MSHR_MERGE:    1170810
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1324 HIT:        111 MISS:       1213 MSHR_MERGE:         38
cpu0->cpu0_L1D PREFETCH REQUESTED:     509025 ISSUED:     333262 USEFUL:      12331 USELESS:      34819
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12993363 HIT:   10714628 MISS:    2278735 MSHR_MERGE:    1154885
cpu0->cpu0_ITLB LOAD         ACCESS:   12993363 HIT:   10714628 MISS:    2278735 MSHR_MERGE:    1154885
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28912591 HIT:   27591041 MISS:    1321550 MSHR_MERGE:     341279
cpu0->cpu0_DTLB LOAD         ACCESS:   28912591 HIT:   27591041 MISS:    1321550 MSHR_MERGE:     341279
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:     745905 HIT:     735219 MISS:      10686 MSHR_MERGE:        250
cpu0->LLC LOAD         ACCESS:     546174 HIT:     538394 MISS:       7780 MSHR_MERGE:         33
cpu0->LLC RFO          ACCESS:      64332 HIT:      64329 MISS:          3 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17429 HIT:      14725 MISS:       2704 MSHR_MERGE:        217
cpu0->LLC WRITE        ACCESS:     117167 HIT:     117153 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        803 HIT:        618 MISS:        185 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:      10406
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         17
  FULL:          0
Channel 0 REFRESHES ISSUED:       6791

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540154       533294        62395          579
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           65           38           17
  STLB miss resolved @ L2C                0           44          209          219           12
  STLB miss resolved @ LLC                0           36          225          415           31
  STLB miss resolved @ MEM                0            0           65          116           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192638        51255      1571610        94035            8
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            3            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5           14           10            1
  STLB miss resolved @ MEM                0            0           10           11            2
[2025-09-18 01:49:15] END   suite=qualcomm_srv trace=srv592_ap (rc=0)
