Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Mar 31 18:17:43 2015
| Host              : CRS running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file TAIGA_System_wrapper_timing_summary_routed.rpt -rpx TAIGA_System_wrapper_timing_summary_routed.rpx
| Design            : TAIGA_System_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.128    -3835.391                   5770                24234        0.036        0.000                      0                24234        1.250        0.000                       0                  9253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_fpga_0                                       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         11.694        0.000                      0                  325        0.090        0.000                      0                  325       15.686        0.000                       0                   376  
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        9.214        0.000                      0                   60        0.262        0.000                      0                   60       16.167        0.000                       0                    53  
clk_fpga_0                                            -2.128    -3835.391                   5770                23243        0.036        0.000                      0                23243        1.250        0.000                       0                  8824  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.885        0.000                      0                    1        0.607        0.000                      0                    1  
**async_default**                                clk_fpga_0                                       clk_fpga_0                                             0.995        0.000                      0                  605        0.163        0.000                      0                  605  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.537ns  (logic 0.735ns (16.201%)  route 3.802ns (83.799%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.668    24.199    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.152    24.351 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.533    24.884    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_count[1]_i_1
    SLICE_X3Y33          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.544    36.607    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y33                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.289    36.896    
                         clock uncertainty           -0.035    36.861    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)       -0.283    36.578    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                         -24.884    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             12.765ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.777ns  (logic 0.707ns (18.718%)  route 3.070ns (81.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.469    24.000    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124    24.124 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.124    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X3Y33          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.544    36.607    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y33                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.289    36.896    
                         clock uncertainty           -0.035    36.861    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.029    36.890    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.890    
                         arrival time                         -24.124    
  -------------------------------------------------------------------
                         slack                                 12.765    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.805ns  (logic 0.735ns (19.316%)  route 3.070ns (80.684%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.469    24.000    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.152    24.152 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.152    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X3Y33          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.544    36.607    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y33                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.289    36.896    
                         clock uncertainty           -0.035    36.861    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.075    36.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             13.228ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.336ns  (logic 0.733ns (21.973%)  route 2.603ns (78.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.610 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.002    23.533    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.150    23.683 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.683    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X2Y37          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.547    36.610    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y37                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.289    36.899    
                         clock uncertainty           -0.035    36.864    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.047    36.911    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                         -23.683    
  -------------------------------------------------------------------
                         slack                                 13.228    

Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.244ns  (logic 0.707ns (21.795%)  route 2.537ns (78.205%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.936    23.467    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124    23.591 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.591    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_count[6]_i_1
    SLICE_X3Y36          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.546    36.609    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y36                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.289    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    36.894    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -23.591    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.270ns  (logic 0.733ns (22.417%)  route 2.537ns (77.583%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.936    23.467    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.150    23.617 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.617    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y36          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.546    36.609    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y36                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.289    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    36.938    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.469ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.079ns  (logic 0.707ns (22.962%)  route 2.372ns (77.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.771    23.302    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124    23.426 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.426    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X2Y36          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.546    36.609    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y36                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.289    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.032    36.895    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 13.469    

Slack (MET) :             13.532ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.119ns  (logic 1.031ns (33.052%)  route 2.088ns (66.948%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 36.551 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          0.795    22.326    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O1
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.117    22.443 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_3/O
                         net (fo=1, routed)           0.692    23.135    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_mb_instr_overrun_i_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.331    23.466 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.466    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_mb_instr_overrun_i_1
    SLICE_X28Y55         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.489    36.551    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X28Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.403    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X28Y55         FDCE (Setup_fdce_C_D)        0.079    36.998    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 13.532    

Slack (MET) :             13.585ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.962ns  (logic 0.707ns (23.870%)  route 2.255ns (76.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662    20.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.601    21.407    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.531 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.654    23.185    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    23.309 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.309    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X3Y36          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.546    36.609    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y36                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.289    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    36.894    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -23.309    
  -------------------------------------------------------------------
                         slack                                 13.585    

Slack (MET) :             13.660ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.704ns (25.655%)  route 2.040ns (74.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 19.885 - 16.667 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918     1.918    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.019 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.662     3.681    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDCE (Prop_fdce_C_Q)         0.456     4.137 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.909     5.046    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[3]
    SLICE_X27Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.519     5.689    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_SYNC_FDRE_i_2
    SLICE_X27Y54         LUT5 (Prop_lut5_I2_O)        0.124     5.813 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.612     6.425    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X27Y54         FDRE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    18.305    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.396 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.489    19.885    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X27Y54                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.437    20.322    
                         clock uncertainty           -0.035    20.287    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.202    20.085    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.085    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 13.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.659%)  route 0.278ns (66.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.554     1.341    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y29                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.278     1.760    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_datain_reg[1]
    SLICE_X22Y30         FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.818     1.729    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y30                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.128     1.601    
    SLICE_X22Y30         FDCE (Hold_fdce_C_D)         0.070     1.671    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.589     1.376    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X39Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     1.517 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.099     1.617    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg_c_8
    SLICE_X37Y52         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.859     1.770    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X37Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/C
                         clock pessimism             -0.377     1.392    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.078     1.470    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.582     1.369    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Dbg_Clk
    SLICE_X2Y37                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.141     1.510 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.627    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_sync_running_clock
    SLICE_X1Y37          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.847     1.758    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y37                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.356     1.401    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.070     1.471    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.562     1.349    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y51                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.569    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg[10]
    SLICE_X34Y51         FDPE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.832     1.743    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y51                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                         clock pessimism             -0.393     1.349    
    SLICE_X34Y51         FDPE (Hold_fdpe_C_D)         0.060     1.409    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.562     1.349    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Dbg_Clk
    SLICE_X27Y99                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.602    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_sync_dbg_brk_hit
    SLICE_X27Y98         FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.831     1.742    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y98                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/C
                         clock pessimism             -0.376     1.365    
    SLICE_X27Y98         FDCE (Hold_fdce_C_D)         0.066     1.431    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.559     1.346    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X23Y99                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.102     1.589    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_sync_sleep
    SLICE_X24Y99         FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.828     1.739    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y99                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.376     1.362    
    SLICE_X24Y99         FDCE (Hold_fdce_C_D)         0.052     1.414    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.577     1.364    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Dbg_Clk
    SLICE_X5Y30                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.505 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.621    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_sync_dbg_brk_hit
    SLICE_X4Y32          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.845     1.756    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y32                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]/C
                         clock pessimism             -0.375     1.380    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.063     1.443    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.562     1.349    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y51                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDPE (Prop_fdpe_C_Q)         0.148     1.497 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.611    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg[9]
    SLICE_X34Y50         SRL16E                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.832     1.743    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.377     1.365    
    SLICE_X34Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.421    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.564     1.351    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y95                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.164     1.515 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.121     1.636    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_datain_reg[11]
    SLICE_X9Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.833     1.744    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.376     1.367    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.070     1.437    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.562     1.349    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y51                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.112     1.626    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg_c_0
    SLICE_X34Y51         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.832     1.743    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X34Y51                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_1/C
                         clock pessimism             -0.393     1.349    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.076     1.425    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                                              
Min Period        n/a     BUFG/I       n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I                                                                                                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X2Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C                                                                          
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X0Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C                                                                             
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X2Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C                                                                              
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X22Y30   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C                                                                           
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X9Y21    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C                                                                          
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X15Y40   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C                                                                          
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X8Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C                                                                          
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X18Y23   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C                                                                          
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X9Y31    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C                                                                          
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X4Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X4Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X12Y25   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y25   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y26   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y26   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X4Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X4Y36    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y27   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y26   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y26   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y28   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.059ns  (logic 1.061ns (15.031%)  route 5.998ns (84.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          2.022    22.835    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X26Y58         LUT4 (Prop_lut4_I2_O)        0.124    22.959 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=4, routed)           0.826    23.785    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.937 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.404    24.341    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.326    24.667 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.746    27.413    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.496    36.563    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.305    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    36.628    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -27.413    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.056ns  (logic 1.297ns (18.381%)  route 5.759ns (81.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.771    27.411    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y26          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.532    36.600    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y26                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.291    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X1Y26          FDCE (Setup_fdce_C_CE)      -0.205    36.650    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                         -27.411    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.056ns  (logic 1.297ns (18.381%)  route 5.759ns (81.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.771    27.411    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y26          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.532    36.600    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y26                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.291    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X1Y26          FDCE (Setup_fdce_C_CE)      -0.205    36.650    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                         -27.411    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.990ns  (logic 1.061ns (15.179%)  route 5.929ns (84.821%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          2.022    22.835    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X26Y58         LUT4 (Prop_lut4_I2_O)        0.124    22.959 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=4, routed)           0.826    23.785    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.937 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.404    24.341    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.326    24.667 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.678    27.345    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y99         FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.565    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y99                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.305    36.870    
                         clock uncertainty           -0.035    36.835    
    SLICE_X12Y99         FDCE (Setup_fdce_C_CE)      -0.169    36.666    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                         -27.345    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.913ns  (logic 1.297ns (18.761%)  route 5.616ns (81.239%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.603 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.628    27.268    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X0Y28          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.535    36.603    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y28                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.291    36.894    
                         clock uncertainty           -0.035    36.858    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.169    36.689    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                         -27.268    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.907ns  (logic 1.297ns (18.778%)  route 5.610ns (81.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.604 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.622    27.262    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X0Y30          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.536    36.604    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y30                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.291    36.895    
                         clock uncertainty           -0.035    36.859    
    SLICE_X0Y30          FDCE (Setup_fdce_C_CE)      -0.169    36.690    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                         -27.262    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.780ns  (logic 1.061ns (15.650%)  route 5.719ns (84.350%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          2.022    22.835    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X26Y58         LUT4 (Prop_lut4_I2_O)        0.124    22.959 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=4, routed)           0.826    23.785    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.937 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.404    24.341    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.326    24.667 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.467    27.135    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y99          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.565    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y99                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.305    36.870    
                         clock uncertainty           -0.035    36.835    
    SLICE_X8Y99          FDCE (Setup_fdce_C_CE)      -0.169    36.666    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                         -27.135    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.780ns  (logic 1.061ns (15.650%)  route 5.719ns (84.350%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          2.022    22.835    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X26Y58         LUT4 (Prop_lut4_I2_O)        0.124    22.959 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=4, routed)           0.826    23.785    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.937 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.404    24.341    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.326    24.667 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.467    27.135    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.565    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.305    36.870    
                         clock uncertainty           -0.035    36.835    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.169    36.666    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                         -27.135    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.750ns  (logic 1.297ns (19.214%)  route 5.453ns (80.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.465    27.105    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y28          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.539    36.607    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y28                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.291    36.898    
                         clock uncertainty           -0.035    36.862    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.169    36.693    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.693    
                         arrival time                         -27.105    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.750ns  (logic 1.297ns (19.214%)  route 5.453ns (80.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=9, routed)           1.125    21.939    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X26Y55         LUT4 (Prop_lut4_I1_O)        0.152    22.091 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.064    23.154    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.360    23.514 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.800    24.314    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.326    24.640 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           2.465    27.105    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y28          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.539    36.607    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y28                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.291    36.898    
                         clock uncertainty           -0.035    36.862    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.169    36.693    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.693    
                         arrival time                         -27.105    
  -------------------------------------------------------------------
                         slack                                  9.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.873%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 18.402 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.009 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.560    18.009    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y57                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDCE (Prop_fdce_C_Q)         0.146    18.155 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.170    18.326    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg_reg[0]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.045    18.371 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.371    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg[0]_i_1
    SLICE_X27Y57         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.829    18.402    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y57                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.392    18.009    
    SLICE_X27Y57         FDCE (Hold_fdce_C_D)         0.099    18.108    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.108    
                         arrival time                          18.371    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.344    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.173     1.658    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.703 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.703    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Debug_SYS_Rst_i_i_1
    SLICE_X26Y55         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.736    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.392     1.344    
    SLICE_X26Y55         FDCE (Hold_fdce_C_D)         0.092     1.436    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.439ns  (logic 0.235ns (53.584%)  route 0.204ns (46.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 18.402 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.009 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.560    18.009    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y57                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDCE (Prop_fdce_C_Q)         0.133    18.142 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.204    18.346    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg_reg[1]
    SLICE_X27Y57         LUT3 (Prop_lut3_I2_O)        0.102    18.448 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.448    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg[1]_i_1
    SLICE_X27Y57         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.829    18.402    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y57                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.392    18.009    
    SLICE_X27Y57         FDCE (Hold_fdce_C_D)         0.114    18.123    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.123    
                         arrival time                          18.448    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.344    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           0.255     1.740    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.785    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Debug_Rst_i_i_1
    SLICE_X26Y55         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.736    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.392     1.344    
    SLICE_X26Y55         FDCE (Hold_fdce_C_D)         0.092     1.436    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.225ns (47.923%)  route 0.245ns (52.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.344    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDCE (Prop_fdce_C_Q)         0.128     1.472 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.245     1.716    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.097     1.813 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_completion_ctrl[0]_i_1
    SLICE_X26Y55         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.736    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y55                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.392     1.344    
    SLICE_X26Y55         FDCE (Hold_fdce_C_D)         0.107     1.451    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.589%)  route 0.280ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.011    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.153    18.310    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045    18.355 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.127    18.482    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X27Y52         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.831    18.404    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.046    
    SLICE_X27Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.014    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.589%)  route 0.280ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.011    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.153    18.310    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045    18.355 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.127    18.482    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X27Y52         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.831    18.404    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.046    
    SLICE_X27Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.014    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.589%)  route 0.280ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.011    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.153    18.310    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045    18.355 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.127    18.482    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X27Y52         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.831    18.404    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.046    
    SLICE_X27Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.014    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.589%)  route 0.280ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.011    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.153    18.310    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045    18.355 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.127    18.482    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X27Y52         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.831    18.404    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X27Y52                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.046    
    SLICE_X27Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.014    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.572ns  (logic 0.191ns (33.403%)  route 0.381ns (66.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 18.403 - 16.667 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561    18.010    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          0.176    18.333    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.045    18.378 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.204    18.582    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X29Y53         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.830    18.403    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.392    18.010    
    SLICE_X29Y53         FDCE (Hold_fdce_C_D)         0.077    18.087    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.087    
                         arrival time                          18.582    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                       
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y2  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I                                                                                       
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X0Y30    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C  
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X8Y32    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X1Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X4Y28    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X4Y28    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X1Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X5Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C         
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X1Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X1Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X5Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C         
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X5Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C         
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X29Y95   TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X5Y33    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C         
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y34    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C        
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X29Y53   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C                                                                                
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X27Y57   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C                                                 
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X27Y57   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C                                                 
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X27Y52   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X29Y54   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C                                                                       
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X27Y52   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5770  Failing Endpoints,  Worst Slack       -2.128ns,  Total Violation    -3835.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.508ns (39.445%)  route 3.850ns (60.555%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.754     9.323    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y23         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.673    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X24Y23         FDRE (Setup_fdre_C_R)       -0.524     7.195    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.508ns (39.445%)  route 3.850ns (60.555%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.754     9.323    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y23         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.673    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X24Y23         FDRE (Setup_fdre_C_R)       -0.524     7.195    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.508ns (39.445%)  route 3.850ns (60.555%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.754     9.323    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y23         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.673    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X24Y23         FDRE (Setup_fdre_C_R)       -0.524     7.195    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.508ns (39.445%)  route 3.850ns (60.555%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.754     9.323    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y23         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.673    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X24Y23         FDRE (Setup_fdre_C_R)       -0.524     7.195    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.508ns (39.657%)  route 3.816ns (60.343%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.720     9.289    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y21         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.483     7.675    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y21                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[19]/C
                         clock pessimism              0.130     7.805    
                         clock uncertainty           -0.083     7.722    
    SLICE_X24Y21         FDRE (Setup_fdre_C_R)       -0.524     7.198    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[19]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.508ns (39.657%)  route 3.816ns (60.343%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.720     9.289    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y21         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.483     7.675    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y21                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[20]/C
                         clock pessimism              0.130     7.805    
                         clock uncertainty           -0.083     7.722    
    SLICE_X24Y21         FDRE (Setup_fdre_C_R)       -0.524     7.198    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[20]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.508ns (39.657%)  route 3.816ns (60.343%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.720     9.289    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y21         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.483     7.675    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y21                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[21]/C
                         clock pessimism              0.130     7.805    
                         clock uncertainty           -0.083     7.722    
    SLICE_X24Y21         FDRE (Setup_fdre_C_R)       -0.524     7.198    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[21]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.508ns (39.657%)  route 3.816ns (60.343%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.720     9.289    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y21         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.483     7.675    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y21                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[22]/C
                         clock pessimism              0.130     7.805    
                         clock uncertainty           -0.083     7.722    
    SLICE_X24Y21         FDRE (Setup_fdre_C_R)       -0.524     7.198    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[22]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.508ns (39.740%)  route 3.803ns (60.260%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.707     9.276    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y25         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.478     7.670    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y25                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/C
                         clock pessimism              0.130     7.800    
                         clock uncertainty           -0.083     7.717    
    SLICE_X24Y25         FDRE (Setup_fdre_C_R)       -0.524     7.193    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.508ns (39.740%)  route 3.803ns (60.260%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.657     2.965    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y27                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.982     4.403    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[17]
    SLICE_X17Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__1__0/O
                         net (fo=1, routed)           0.000     4.527    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Zero_Detecting[3].nibble_Zero_reg
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.059 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.059    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.216 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.793     6.009    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.329     6.338 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.338    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.795 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.882     7.677    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X22Y23         LUT6 (Prop_lut6_I0_O)        0.329     8.006 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.439     8.445    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.569 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.707     9.276    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X24Y25         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.478     7.670    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X24Y25                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[18]/C
                         clock pessimism              0.130     7.800    
                         clock uncertainty           -0.083     7.717    
    SLICE_X24Y25         FDRE (Setup_fdre_C_R)       -0.524     7.193    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[18]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 -2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.551     0.892    TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y71                                                      r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.107     1.139    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_str_rxd_tdata[29]
    RAMB36_X1Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.860     1.230    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X1Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.948    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.551     0.892    TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y71                                                      r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.108     1.140    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_str_rxd_tdata[11]
    RAMB36_X1Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.860     1.230    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X1Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.948    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.551     0.892    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X35Y71                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[9]/Q
                         net (fo=1, routed)           0.108     1.140    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[9]
    RAMB36_X2Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.861     1.231    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.948    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.502%)  route 0.214ns (53.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.562     0.903    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=2, routed)           0.214     1.258    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[42]
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.303    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[13]
    SLICE_X19Y47         FDRE                                         r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.832     1.202    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y47                                                      r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.092     1.265    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.552     0.893    TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y70                                                      r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TAIGA_System_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.108     1.141    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_str_rxd_tdata[16]
    RAMB36_X1Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.860     1.230    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X1Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.948    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.553     0.894    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X35Y69                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/Q
                         net (fo=1, routed)           0.107     1.142    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[4]
    RAMB36_X2Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.861     1.231    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.948    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.553     0.894    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X35Y69                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/Q
                         net (fo=1, routed)           0.107     1.142    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[6]
    RAMB36_X2Y14         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.861     1.231    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y14                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.948    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.103    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.438%)  route 0.214ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X20Y97                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/Q
                         net (fo=1, routed)           0.214     1.277    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[6]
    SLICE_X22Y96         FDRE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.827     1.197    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y96                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y96         FDRE (Hold_fdre_C_D)         0.075     1.238    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.949%)  route 0.231ns (62.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.558     0.899    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X25Y94                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.231     1.270    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[10]
    SLICE_X21Y93         FDRE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y93                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y93         FDRE (Hold_fdre_C_D)         0.066     1.231    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.899%)  route 0.258ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.558     0.899    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y53                                                      r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.258     1.320    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X20Y46         SRLC32E                                      r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.830     1.200    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y46                                                      r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.280    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y9   TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y9   TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y11  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y11  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y14  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y14  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK        
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y14  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y14  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X0Y12  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X0Y12  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK                                                                                                                                                                                                     
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X16Y83  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK                                                                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                           
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                                                                                                                                           
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                                                                                                                                           
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK                                                                                                                                                                                                           
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y25   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                           
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X6Y25   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                        



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.885ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.985ns  (logic 0.583ns (29.370%)  route 1.402ns (70.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    3.689ns = ( 20.356 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.664    20.356    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.459    20.815 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.015    21.830    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I4_O)        0.124    21.954 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.387    22.341    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X29Y53         FDCE                                         f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    51.643    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    51.734 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.489    53.222    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.440    53.663    
                         clock uncertainty           -0.035    53.627    
    SLICE_X29Y53         FDCE (Recov_fdce_C_CLR)     -0.402    53.225    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.225    
                         arrival time                         -22.341    
  -------------------------------------------------------------------
                         slack                                 30.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.599%)  route 0.346ns (64.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 18.403 - 16.667 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.011    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y50                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.226    18.384    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.045    18.429 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.119    18.548    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X29Y53         FDCE                                         f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.830    18.403    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y53                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.026    
    SLICE_X29Y53         FDCE (Remov_fdce_C_CLR)     -0.085    17.941    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.941    
                         arrival time                          18.548    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.580ns (16.842%)  route 2.864ns (83.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.017     4.437    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X14Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.561 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.847     6.408    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1
    SLICE_X24Y47         FDPE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X24Y47                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.116     7.804    
                         clock uncertainty           -0.083     7.721    
    SLICE_X24Y47         FDPE (Recov_fdpe_C_PRE)     -0.319     7.402    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.771%)  route 2.684ns (82.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.518     6.228    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y68         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.672    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y68                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X19Y68         FDCE (Recov_fdce_C_CLR)     -0.405     7.314    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.771%)  route 2.684ns (82.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.518     6.228    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y68         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.672    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y68                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X19Y68         FDCE (Recov_fdce_C_CLR)     -0.405     7.314    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.771%)  route 2.684ns (82.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.518     6.228    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y68         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.672    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y68                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X19Y68         FDCE (Recov_fdce_C_CLR)     -0.405     7.314    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.771%)  route 2.684ns (82.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.518     6.228    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y68         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.480     7.672    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y68                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/C
                         clock pessimism              0.130     7.802    
                         clock uncertainty           -0.083     7.719    
    SLICE_X19Y68         FDCE (Recov_fdce_C_CLR)     -0.405     7.314    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.580ns (17.797%)  route 2.679ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.513     6.223    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y67         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.482     7.674    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y67                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/C
                         clock pessimism              0.130     7.804    
                         clock uncertainty           -0.083     7.721    
    SLICE_X19Y67         FDCE (Recov_fdce_C_CLR)     -0.405     7.316    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.580ns (17.797%)  route 2.679ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.513     6.223    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y67         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.482     7.674    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y67                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/C
                         clock pessimism              0.130     7.804    
                         clock uncertainty           -0.083     7.721    
    SLICE_X19Y67         FDCE (Recov_fdce_C_CLR)     -0.405     7.316    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.580ns (17.797%)  route 2.679ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.513     6.223    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y67         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.482     7.674    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y67                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/C
                         clock pessimism              0.130     7.804    
                         clock uncertainty           -0.083     7.721    
    SLICE_X19Y67         FDCE (Recov_fdce_C_CLR)     -0.405     7.316    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.580ns (17.797%)  route 2.679ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.166     4.586    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X21Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.710 f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.513     6.223    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y67         FDCE                                         f  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.482     7.674    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y67                                                      r  TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/C
                         clock pessimism              0.130     7.804    
                         clock uncertainty           -0.083     7.721    
    SLICE_X19Y67         FDCE (Recov_fdce_C_CLR)     -0.405     7.316    TAIGA_System_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.580ns (17.797%)  route 2.679ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.656     2.964    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X22Y59                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=126, routed)         1.108     4.528    TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_axi_aresetn
    SLICE_X25Y39         LUT3 (Prop_lut3_I0_O)        0.124     4.652 f  TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=79, routed)          1.571     6.223    TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]
    SLICE_X33Y43         FDCE                                         f  TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        1.500     7.693    TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X33Y43                                                      r  TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.116     7.808    
                         clock uncertainty           -0.083     7.725    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405     7.320    TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.562     0.903    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y50                                                      r  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.223     1.266    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X34Y49         FDPE                                         f  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.833     1.203    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X34Y49                                                      r  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.029     1.174    
    SLICE_X34Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.103    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.562     0.903    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y50                                                      r  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.223     1.266    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X34Y49         FDPE                                         f  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.833     1.203    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X34Y49                                                      r  TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.029     1.174    
    SLICE_X34Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.103    TAIGA_System_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.235     1.275    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X24Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X24Y49                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.235     1.275    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X24Y49         FDPE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_axi_aclk
    SLICE_X24Y49                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.099    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.221     1.262    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y48                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.221     1.262    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y48                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.221     1.262    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y48                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.235     1.275    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y49                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.235     1.275    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y49                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X25Y51                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.235     1.275    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X25Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8826, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X25Y49                                                      r  TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    TAIGA_System_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.198    





