From 6f9ebffdcd73e31cc758d123396e98030fa749f4 Mon Sep 17 00:00:00 2001
From: Nate Drude <nate.d@variscite.com>
Date: Wed, 4 Nov 2020 13:50:18 -0600
Subject: [PATCH 03/11] imx8mn-var-som: Separate som and carrier device tree
 files

Signed-off-by: Nate Drude <nate.d@variscite.com>
---
 arch/arm/dts/Makefile                         |   4 +-
 .../imx8mn-var-som-rev10-symphony-u-boot.dtsi |   1 +
 ....dts => imx8mn-var-som-rev10-symphony.dts} |  24 +-
 ...si => imx8mn-var-som-symphony-u-boot.dtsi} |  65 ++-
 arch/arm/dts/imx8mn-var-som-symphony.dts      | 163 ++++++
 arch/arm/dts/imx8mn-var-som-u-boot.dtsi       | 117 ----
 arch/arm/dts/imx8mn-var-som.dts               | 498 ------------------
 arch/arm/dts/imx8mn-var-som.dtsi              | 206 ++++++++
 board/variscite/imx8mn_var_som/spl.c          |   4 +-
 configs/imx8mn_var_som_defconfig              |   4 +-
 include/configs/imx8mn_var_som.h              |   4 +-
 11 files changed, 421 insertions(+), 669 deletions(-)
 create mode 100644 arch/arm/dts/imx8mn-var-som-rev10-symphony-u-boot.dtsi
 rename arch/arm/dts/{imx8mn-var-som-rev10.dts => imx8mn-var-som-rev10-symphony.dts} (79%)
 rename arch/arm/dts/{imx8mn-var-som-rev10-u-boot.dtsi => imx8mn-var-som-symphony-u-boot.dtsi} (99%)
 create mode 100644 arch/arm/dts/imx8mn-var-som-symphony.dts
 delete mode 100644 arch/arm/dts/imx8mn-var-som-u-boot.dtsi
 delete mode 100644 arch/arm/dts/imx8mn-var-som.dts
 create mode 100644 arch/arm/dts/imx8mn-var-som.dtsi

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index f112fe5692..ab7df78b2f 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -792,8 +792,8 @@ dtb-$(CONFIG_ARCH_IMX8M) += \
 	imx8mn-ddr3l-evk.dtb \
 	imx8mn-ddr4-evk.dtb \
 	imx8mn-evk.dtb \
-	imx8mn-var-som.dtb \
-	imx8mn-var-som-rev10.dtb \
+	imx8mn-var-som-symphony.dtb \
+	imx8mn-var-som-rev10-symphony.dtb \
 	imx8mq-ddr3l-val.dtb \
 	imx8mq-ddr4-val.dtb \
 	imx8mq-evk.dtb \
diff --git a/arch/arm/dts/imx8mn-var-som-rev10-symphony-u-boot.dtsi b/arch/arm/dts/imx8mn-var-som-rev10-symphony-u-boot.dtsi
new file mode 100644
index 0000000000..650136b97d
--- /dev/null
+++ b/arch/arm/dts/imx8mn-var-som-rev10-symphony-u-boot.dtsi
@@ -0,0 +1 @@
+#include "imx8mn-var-som-symphony-u-boot.dtsi"
diff --git a/arch/arm/dts/imx8mn-var-som-rev10.dts b/arch/arm/dts/imx8mn-var-som-rev10-symphony.dts
similarity index 79%
rename from arch/arm/dts/imx8mn-var-som-rev10.dts
rename to arch/arm/dts/imx8mn-var-som-rev10-symphony.dts
index 044f1ea98e..b09dc42ff5 100644
--- a/arch/arm/dts/imx8mn-var-som-rev10.dts
+++ b/arch/arm/dts/imx8mn-var-som-rev10-symphony.dts
@@ -15,25 +15,23 @@
 
 /dts-v1/;
 
-#include "imx8mn-var-som.dts"
+#include "imx8mn-var-som-symphony.dts"
 
 / {
 	model = "Variscite VAR-SOM-MX8MN Rev1.0";
 };
 
 &iomuxc {
-	imx8mn-var-som {
-		pinctrl_usdhc2_gpio: usdhc2grpgpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12	0xc1
-			>;
-		};
-
-		pinctrl_typec: typecgrp {
-			fsl,pins = <
-				MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x16
-			>;
-		};
+	pinctrl_usdhc2_gpio: usdhc2grpgpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12	0xc1
+		>;
+	};
+
+	pinctrl_typec: typecgrp {
+		fsl,pins = <
+			MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x16
+		>;
 	};
 };
 
diff --git a/arch/arm/dts/imx8mn-var-som-rev10-u-boot.dtsi b/arch/arm/dts/imx8mn-var-som-symphony-u-boot.dtsi
similarity index 99%
rename from arch/arm/dts/imx8mn-var-som-rev10-u-boot.dtsi
rename to arch/arm/dts/imx8mn-var-som-symphony-u-boot.dtsi
index acd49be455..eca71d6422 100644
--- a/arch/arm/dts/imx8mn-var-som-rev10-u-boot.dtsi
+++ b/arch/arm/dts/imx8mn-var-som-symphony-u-boot.dtsi
@@ -6,24 +6,23 @@
  */
 
 / {
-
 	aliases {
 		usbgadget0 = &usbg1;
 	};
 
-	usbg1: usbg1 {
-		compatible = "fsl,imx27-usb-gadget";
-		dr_mode = "peripheral";
-		chipidea,usb = <&usbotg1>;
-		status = "okay";
-	};
-
 	firmware {
 		optee {
 			compatible = "linaro,optee-tz";
 			method = "smc";
 		};
 	};
+
+	usbg1: usbg1 {
+		compatible = "fsl,imx27-usb-gadget";
+		dr_mode = "peripheral";
+		chipidea,usb = <&usbotg1>;
+		status = "okay";
+	};
 };
 
 &{/soc@0} {
@@ -31,6 +30,19 @@
 	u-boot,dm-spl;
 };
 
+&aips1 {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&aips2 {
+	u-boot,dm-spl;
+};
+
+&aips3 {
+	u-boot,dm-spl;
+};
+
 &clk {
 	u-boot,dm-spl;
 	u-boot,dm-pre-reloc;
@@ -39,46 +51,45 @@
 	/delete-property/ assigned-clock-rates;
 };
 
-&osc_24m {
+&gpio1 {
 	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
 };
 
-&aips1 {
+&gpio2 {
 	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
 };
 
-&aips2 {
+&gpio3 {
 	u-boot,dm-spl;
 };
 
-&aips3 {
+&gpio4 {
 	u-boot,dm-spl;
 };
 
-&iomuxc {
+&gpio5 {
 	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
 };
 
-&gpio1 {
+&iomuxc {
 	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
 };
 
-&gpio2 {
+&osc_24m {
 	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
 };
 
-&gpio3 {
+&pinctrl_uart4 {
 	u-boot,dm-spl;
 };
 
-&gpio4 {
+&pinctrl_usdhc2 {
 	u-boot,dm-spl;
 };
 
-&gpio5 {
+&pinctrl_usdhc3 {
 	u-boot,dm-spl;
 };
 
@@ -103,15 +114,3 @@
 	assigned-clock-rates = <400000000>;
 	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_400M>;
 };
-
-&pinctrl_uart4 {
-	u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2 {
-	u-boot,dm-spl;
-};
-
-&pinctrl_usdhc3 {
-	u-boot,dm-spl;
-};
diff --git a/arch/arm/dts/imx8mn-var-som-symphony.dts b/arch/arm/dts/imx8mn-var-som-symphony.dts
new file mode 100644
index 0000000000..64ceba4edd
--- /dev/null
+++ b/arch/arm/dts/imx8mn-var-som-symphony.dts
@@ -0,0 +1,163 @@
+/*
+ * Copyright 2018-2019 NXP
+ * Copyright 2019-2020 Variscite Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "imx8mn-var-som.dtsi"
+
+/ {
+	model = "Variscite VAR-SOM-MX8M-NANO";
+	compatible = "variscite,imx8mn-var-som", "fsl,imx8mn";
+	chosen {
+		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
+		stdout-path = &uart4;
+	};
+
+	regulators {
+		reg_usdhc2_vmmc: regulator-usdhc2 {
+			compatible = "regulator-fixed";
+			regulator-name = "VSD_3V3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+			startup-delay-us = <100>;
+			u-boot,off-on-delay-us = <12000>;
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
+			MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
+		>;
+	};
+
+	pinctrl_i2c4: i2c4grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
+			MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
+		>;
+	};
+
+	pinctrl_i2c2_gpio: i2c2grp-gpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16		0x1c3
+			MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17		0x1c3
+		>;
+	};
+
+	pinctrl_i2c4_gpio: i2c4grp-gpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20		0x1c3
+			MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21		0x1c3
+		>;
+	};
+
+	pinctrl_uart4: uart4grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX		0x49
+			MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX		0x49
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grpgpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22		0x41
+			MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x41
+		>;
+	};
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	pinctrl-1 = <&pinctrl_i2c2_gpio>;
+	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	pinctrl-1 = <&pinctrl_i2c4_gpio>;
+	scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+&usbotg1 {
+	status = "okay";
+};
+
+ /* Console */
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	status = "okay";
+};
+
+/* SD */
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	bus-width = <4>;
+	cd-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	status = "okay";
+};
diff --git a/arch/arm/dts/imx8mn-var-som-u-boot.dtsi b/arch/arm/dts/imx8mn-var-som-u-boot.dtsi
deleted file mode 100644
index acd49be455..0000000000
--- a/arch/arm/dts/imx8mn-var-som-u-boot.dtsi
+++ /dev/null
@@ -1,117 +0,0 @@
-
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2019 NXP
- * Copyright 2020 Variscite Ltd.
- */
-
-/ {
-
-	aliases {
-		usbgadget0 = &usbg1;
-	};
-
-	usbg1: usbg1 {
-		compatible = "fsl,imx27-usb-gadget";
-		dr_mode = "peripheral";
-		chipidea,usb = <&usbotg1>;
-		status = "okay";
-	};
-
-	firmware {
-		optee {
-			compatible = "linaro,optee-tz";
-			method = "smc";
-		};
-	};
-};
-
-&{/soc@0} {
-	u-boot,dm-pre-reloc;
-	u-boot,dm-spl;
-};
-
-&clk {
-	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
-	/delete-property/ assigned-clocks;
-	/delete-property/ assigned-clock-parents;
-	/delete-property/ assigned-clock-rates;
-};
-
-&osc_24m {
-	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
-};
-
-&aips1 {
-	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
-};
-
-&aips2 {
-	u-boot,dm-spl;
-};
-
-&aips3 {
-	u-boot,dm-spl;
-};
-
-&iomuxc {
-	u-boot,dm-spl;
-	u-boot,dm-pre-reloc;
-};
-
-&gpio1 {
-	u-boot,dm-spl;
-};
-
-&gpio2 {
-	u-boot,dm-spl;
-};
-
-&gpio3 {
-	u-boot,dm-spl;
-};
-
-&gpio4 {
-	u-boot,dm-spl;
-};
-
-&gpio5 {
-	u-boot,dm-spl;
-};
-
-&uart4 {
-	u-boot,dm-spl;
-};
-
-&usdhc2 {
-	u-boot,dm-spl;
-	sd-uhs-sdr104;
-	sd-uhs-ddr50;
-	assigned-clocks = <&clk IMX8MN_CLK_USDHC2>;
-	assigned-clock-rates = <400000000>;
-	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_400M>;
-};
-
-&usdhc3 {
-	u-boot,dm-spl;
-	mmc-hs400-1_8v;
-	mmc-hs400-enhanced-strobe;
-	assigned-clocks = <&clk IMX8MN_CLK_USDHC3>;
-	assigned-clock-rates = <400000000>;
-	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_400M>;
-};
-
-&pinctrl_uart4 {
-	u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2 {
-	u-boot,dm-spl;
-};
-
-&pinctrl_usdhc3 {
-	u-boot,dm-spl;
-};
diff --git a/arch/arm/dts/imx8mn-var-som.dts b/arch/arm/dts/imx8mn-var-som.dts
deleted file mode 100644
index 4e1ac66930..0000000000
--- a/arch/arm/dts/imx8mn-var-som.dts
+++ /dev/null
@@ -1,498 +0,0 @@
-/*
- * Copyright 2018-2019 NXP
- * Copyright 2019-2020 Variscite Ltd.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
-
-/dts-v1/;
-
-#include "imx8mn.dtsi"
-
-/ {
-	model = "Variscite VAR-SOM-MX8MN";
-	compatible = "variscite,imx8mn-var-som", "fsl,imx8mn";
-	chosen {
-		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
-		stdout-path = &uart4;
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		reg_usdhc2_vmmc: regulator-usdhc2 {
-			compatible = "regulator-fixed";
-			regulator-name = "VSD_3V3";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-			startup-delay-us = <100>;
-			u-boot,off-on-delay-us = <12000>;
-		};
-
-		reg_eth_phy: eth_phy {
-			compatible = "regulator-fixed";
-			regulator-name = "eth_phy_pwr";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio2 9 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	imx8mn-var-som {
-		pinctrl_fec1: fec1grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_ENET_MDC_ENET1_MDC		0x3
-				MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
-				MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
-				MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
-				MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
-				MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
-				MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
-				MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
-				MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
-				MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
-				MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
-				MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
-				MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
-				MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
-				MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x19
-				MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9 		0x41
-			>;
-		};
-
-		pinctrl_i2c1: i2c1grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
-				MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
-			>;
-		};
-
-		pinctrl_i2c2: i2c2grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
-				MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
-			>;
-		};
-
-		pinctrl_i2c3: i2c3grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
-				MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
-			>;
-		};
-
-		pinctrl_i2c4: i2c4grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
-				MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
-			>;
-		};
-
-		pinctrl_i2c1_gpio: i2c1grp-gpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14		0x1c3
-				MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15		0x1c3
-			>;
-		};
-
-		pinctrl_i2c2_gpio: i2c2grp-gpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16		0x1c3
-				MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17		0x1c3
-			>;
-		};
-
-		pinctrl_i2c3_gpio: i2c3grp-gpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18		0x1c3
-				MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19		0x1c3
-			>;
-		};
-
-		pinctrl_i2c4_gpio: i2c4grp-gpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20		0x1c3
-				MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21		0x1c3
-			>;
-		};
-
-		pinctrl_pmic: pmicirq {
-			fsl,pins = <
-				MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8		0x41
-			>;
-		};
-
-		pinctrl_uart4: uart4grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX		0x49
-				MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX		0x49
-			>;
-		};
-
-		pinctrl_usdhc2_gpio: usdhc2grpgpio {
-			fsl,pins = <
-				MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22		0x41
-				MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x41
-			>;
-		};
-
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
-				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
-				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
-				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
-				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
-				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
-				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
-			>;
-		};
-
-		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
-			fsl,pins = <
-				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
-				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
-				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
-				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
-				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
-				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
-				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
-			>;
-		};
-
-		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
-			fsl,pins = <
-				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
-				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
-				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
-				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
-				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
-				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
-				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
-			>;
-		};
-
-		pinctrl_usdhc3: usdhc3grp {
-			fsl,pins = <
-				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
-				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
-				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
-				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
-				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
-				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
-				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
-				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
-				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
-				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
-				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
-			>;
-		};
-
-		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
-			fsl,pins = <
-				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
-				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
-				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
-				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
-				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
-				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
-				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
-				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
-				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
-				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
-				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
-			>;
-		};
-
-		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
-			fsl,pins = <
-				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
-				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
-				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
-				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
-				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
-				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
-				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
-				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
-				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
-				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
-				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
-			>;
-		};
-
-		pinctrl_wdog: wdoggrp {
-			fsl,pins = <
-				MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
-			>;
-		};
-	};
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl_i2c1>;
-	pinctrl-1 = <&pinctrl_i2c1_gpio>;
-	scl-gpios = <&gpio5 14 GPIO_ACTIVE_HIGH>;
-	sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-
-	pmic: bd71837@4b {
-		reg = <0x4b>;
-		compatible = "rohm,bd71837";
-		/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
-		pinctrl-0 = <&pinctrl_pmic>;
-		gpio_intr = <&gpio2 8 GPIO_ACTIVE_LOW>;
-
-		gpo {
-			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
-		};
-
-		regulators {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			bd71837,pmic-buck2-uses-i2c-dvs;
-			bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */
-
-			buck1_reg: regulator@0 {
-				reg = <0>;
-				regulator-compatible = "buck1";
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1300000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <1250>;
-			};
-
-			buck2_reg: regulator@1 {
-				reg = <1>;
-				regulator-compatible = "buck2";
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1300000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <1250>;
-			};
-
-			buck3_reg: regulator@2 {
-				reg = <2>;
-				regulator-compatible = "buck3";
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1300000>;
-			};
-
-			buck4_reg: regulator@3 {
-				reg = <3>;
-				regulator-compatible = "buck4";
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1300000>;
-			};
-
-			buck5_reg: regulator@4 {
-				reg = <4>;
-				regulator-compatible = "buck5";
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1350000>;
-			};
-
-			buck6_reg: regulator@5 {
-				reg = <5>;
-				regulator-compatible = "buck6";
-				regulator-min-microvolt = <3000000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			buck7_reg: regulator@6 {
-				reg = <6>;
-				regulator-compatible = "buck7";
-				regulator-min-microvolt = <1605000>;
-				regulator-max-microvolt = <1995000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			buck8_reg: regulator@7 {
-				reg = <7>;
-				regulator-compatible = "buck8";
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1400000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			ldo1_reg: regulator@8 {
-				reg = <8>;
-				regulator-compatible = "ldo1";
-				regulator-min-microvolt = <3000000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			ldo2_reg: regulator@9 {
-				reg = <9>;
-				regulator-compatible = "ldo2";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <900000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			ldo3_reg: regulator@10 {
-				reg = <10>;
-				regulator-compatible = "ldo3";
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			ldo4_reg: regulator@11 {
-				reg = <11>;
-				regulator-compatible = "ldo4";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <1800000>;
-			};
-
-			ldo5_reg: regulator@12 {
-				reg = <12>;
-				regulator-compatible = "ldo5";
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-
-			ldo6_reg: regulator@13 {
-				reg = <13>;
-				regulator-compatible = "ldo6";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <1800000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			ldo7_reg: regulator@14 {
-				reg = <14>;
-				regulator-compatible = "ldo7";
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-		};
-	};
-};
-
-&i2c2 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl_i2c2>;
-	pinctrl-1 = <&pinctrl_i2c2_gpio>;
-	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
-	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	pinctrl-1 = <&pinctrl_i2c3_gpio>;
-	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
-	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
-&i2c4 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl_i2c4>;
-	pinctrl-1 = <&pinctrl_i2c4_gpio>;
-	scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
-	sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
-&fec1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_fec1>;
-	phy-mode = "rgmii";
-	phy-handle = <&ethphy0>;
-	fsl,magic-packet;
-	phy-supply = <&reg_eth_phy>;
-	phy-reset-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
-	phy-reset-duration = <10>;
-	status = "okay";
-
-	mdio {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		ethphy0: ethernet-phy@0 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <4>;
-			at803x,led-act-blind-workaround;
-			at803x,eee-okay;
-			at803x,vddio-1p8v;
-		};
-	};
-};
-
- /* Console */
-&uart4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart4>;
-	status = "okay";
-};
-
-&usdhc2 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
-	bus-width = <4>;
-	cd-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
-	vmmc-supply = <&reg_usdhc2_vmmc>;
-	status = "okay";
-};
-
-&usdhc3 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc3>;
-	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
-	bus-width = <8>;
-	non-removable;
-	status = "okay";
-};
-
-&wdog1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_wdog>;
-	fsl,ext-reset-output;
-	status = "okay";
-};
-
-&A53_0 {
-	arm-supply = <&buck2_reg>;
-};
-
-&usbotg1 {
-	status = "okay";
-};
diff --git a/arch/arm/dts/imx8mn-var-som.dtsi b/arch/arm/dts/imx8mn-var-som.dtsi
new file mode 100644
index 0000000000..7c28dc98a5
--- /dev/null
+++ b/arch/arm/dts/imx8mn-var-som.dtsi
@@ -0,0 +1,206 @@
+/*
+ * Copyright 2018-2019 NXP
+ * Copyright 2019-2020 Variscite Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "imx8mn.dtsi"
+
+/ {
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_eth_phy: eth_phy {
+			compatible = "regulator-fixed";
+			regulator-name = "eth_phy_pwr";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio2 9 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec1>;
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	phy-supply = <&reg_eth_phy>;
+	phy-reset-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <10>;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <4>;
+			at803x,led-act-blind-workaround;
+			at803x,eee-okay;
+			at803x,vddio-1p8v;
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_fec1: fec1grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC		0x3
+			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
+			MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
+			MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
+			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
+			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
+			MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
+			MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
+			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
+			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
+			MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
+			MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
+			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
+			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x19
+			MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9 		0x41
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
+			MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
+		>;
+	};
+
+	pinctrl_i2c3: i2c3grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
+			MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
+		>;
+	};
+
+	pinctrl_i2c1_gpio: i2c1grp-gpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14		0x1c3
+			MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15		0x1c3
+		>;
+	};
+
+
+	pinctrl_i2c3_gpio: i2c3grp-gpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18		0x1c3
+			MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19		0x1c3
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
+		>;
+	};
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	pinctrl-1 = <&pinctrl_i2c1_gpio>;
+	scl-gpios = <&gpio5 14 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	pinctrl-1 = <&pinctrl_i2c3_gpio>;
+	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+/* EMMC */
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
diff --git a/board/variscite/imx8mn_var_som/spl.c b/board/variscite/imx8mn_var_som/spl.c
index e4f7c63f9f..49ef42fd59 100644
--- a/board/variscite/imx8mn_var_som/spl.c
+++ b/board/variscite/imx8mn_var_som/spl.c
@@ -217,10 +217,10 @@ int board_fit_config_name_match(const char *name)
 	struct var_eeprom *ep = VAR_EEPROM_DATA;
 
 	rev = var_get_som_rev(ep);
-	if ((rev == SOM_REV_11) && !strcmp(name, "imx8mn-var-som")) {
+	if ((rev == SOM_REV_11) && !strcmp(name, "imx8mn-var-som-symphony")) {
 		return 0;
 	}
-	else if ((rev == SOM_REV_10) && !strcmp(name, "imx8mn-var-som-rev10")) {
+	else if ((rev == SOM_REV_10) && !strcmp(name, "imx8mn-var-som-rev10-symphony")) {
 		return 0;
 	}
 	else
diff --git a/configs/imx8mn_var_som_defconfig b/configs/imx8mn_var_som_defconfig
index ca354a4ed8..dfdb9712ff 100644
--- a/configs/imx8mn_var_som_defconfig
+++ b/configs/imx8mn_var_som_defconfig
@@ -20,7 +20,7 @@ CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
 CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg"
 CONFIG_ENV_IS_NOWHERE=y
 CONFIG_BOOTDELAY=1
-CONFIG_DEFAULT_FDT_FILE="imx8mn-var-som.dtb"
+CONFIG_DEFAULT_FDT_FILE="imx8mn-var-som-symphony.dtb"
 CONFIG_ARCH_MISC_INIT=y
 CONFIG_SPL_BOARD_INIT=y
 CONFIG_SPL_BOOTROM_SUPPORT=y
@@ -44,7 +44,7 @@ CONFIG_CMD_EXT4_WRITE=y
 CONFIG_CMD_FAT=y
 CONFIG_CMD_FS_GENERIC=y
 CONFIG_OF_CONTROL=y
-CONFIG_DEFAULT_DEVICE_TREE="imx8mn-var-som"
+CONFIG_DEFAULT_DEVICE_TREE="imx8mn-var-som-symphony"
 CONFIG_ENV_IS_IN_MMC=y
 CONFIG_SYS_RELOC_GD_ENV_ADDR=y
 CONFIG_NET_RANDOM_ETHADDR=y
diff --git a/include/configs/imx8mn_var_som.h b/include/configs/imx8mn_var_som.h
index c554a9da63..c2bb9d3be0 100644
--- a/include/configs/imx8mn_var_som.h
+++ b/include/configs/imx8mn_var_som.h
@@ -149,9 +149,9 @@
 	"findfdt=" \
 		"if test $fdt_file = undefined; then " \
 			"if test $som_rev = som_rev10; then " \
-				"setenv fdt_file imx8mn-var-som-rev10.dtb; " \
+				"setenv fdt_file imx8mn-var-som-rev10-symphony.dtb; " \
 			"else " \
-				"setenv fdt_file imx8mn-var-som.dtb; " \
+				"setenv fdt_file imx8mn-var-som-symphony.dtb; " \
 			"fi;" \
 		"fi; \0" \
 	"loadfdt=run findfdt; " \
-- 
2.35.1

