#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 14 16:38:47 2025
# Process ID: 104668
# Current directory: D:/TJU/tju-digital-design/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent93572 D:\TJU\tju-digital-design\lab02\UART.xpr
# Log file: D:/TJU/tju-digital-design/lab02/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab02/UART.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_async_transmitter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_async_transmitter.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_async_receiver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_async_receiver.tcl
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_async_receiver.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_async_receiver/async_receiver_inst/RxD_data_ready}} 
current_wave_config {Untitled 3}
add_wave {{/tb_async_receiver/async_receiver_inst/RxD_state}} 
close_sim
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/TJU/tju-digital-design/lab02 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4 [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv educg.net:user:cg_fpga:1.4 cg_fpga_0
endgroup
create_bd_cell -type module -reference top top_0
connect_bd_net [get_bd_pins top_0/txd] [get_bd_pins cg_fpga_0/rx_0]
connect_bd_net [get_bd_pins top_0/rxd] [get_bd_pins cg_fpga_0/tx_0]
connect_bd_net [get_bd_pins top_0/clk] [get_bd_pins cg_fpga_0/clk_100M]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/FIXED_IO]
endgroup
make_wrapper -files [get_files D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
