{
    "vlsi.builtins.is_complete": false,
    "synthesis.outputs.output_files": [
        "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "/home/ff/eecs151/verilog_lib/EECS151.v",
        "src/ALUdec.v",
        "src/ALU.v",
        "src/Cache.v",
        "src/Memory151.v",
        "src/Riscv151.v",
        "src/riscv_arbiter.v",
        "src/riscv_top.v",
        "src/ImmediateGenerator.v",
        "src/BranchComparator.v",
        "src/Adder.v",
        "src/ASel.v",
        "src/ASelMux.v",
        "src/BrUn.v",
        "src/BSel.v",
        "src/BSelMux.v",
        "src/CSR.v",
        "src/CSRSel.v",
        "src/Data1Sel.v",
        "src/Data2Sel.v",
        "src/DataSelMux.v",
        "src/FlipFlop.v",
        "src/ImmSel.v",
        "src/LdSel.v",
        "src/LdSelMux.v",
        "src/MemRW.v",
        "src/NOPSel.v",
        "src/NOPSelMux.v",
        "src/PCAddSignal.v",
        "src/PCFour.v",
        "src/PCSel.v",
        "src/PCSelMux.v",
        "src/RegFile.v",
        "src/RegWEn.v",
        "src/Stage1Module.v",
        "src/Stage2Module.v",
        "src/Stage3Module.v",
        "src/StoreSel.v",
        "src/StoreSelMux.v",
        "src/WBSel.v",
        "src/WBSelMux.v"
    ],
    "synthesis.inputs.top_module": "riscv_top",
    "synthesis.outputs.sdc": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdf"
}