#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12be66db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12be5f6a0 .scope module, "JR_tb" "JR_tb" 3 10;
 .timescale -11 -12;
v0x12be7cff0_0 .net "active", 0 0, v0x12be7b550_0;  1 drivers
v0x12be7d080_0 .var "clk", 0 0;
v0x12be7d110_0 .var "clk_enable", 0 0;
v0x12be7d1a0_0 .net "data_address", 31 0, L_0x12be82990;  1 drivers
v0x12be7d230_0 .net "data_read", 0 0, v0x12be7c010_0;  1 drivers
v0x12be7d300_0 .var "data_readdata", 31 0;
v0x12be7d390_0 .net "data_write", 0 0, v0x12be7c140_0;  1 drivers
v0x12be7d440_0 .net "data_writedata", 31 0, v0x12be7c1e0_0;  1 drivers
v0x12be7d4f0_0 .net "instr_address", 31 0, L_0x12be83be0;  1 drivers
v0x12be7d620_0 .var "instr_readdata", 31 0;
v0x12be7d6b0_0 .net "register_v0", 31 0, L_0x12be82400;  1 drivers
v0x12be7d780_0 .var "reset", 0 0;
S_0x12be63950 .scope module, "dut" "mips_cpu_harvard" 3 67, 4 1 0, S_0x12be5f6a0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12be81df0 .functor BUFZ 1, L_0x12be7fa00, C4<0>, C4<0>, C4<0>;
L_0x12be82550 .functor BUFZ 32, L_0x12be82060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be82990 .functor BUFZ 32, v0x12be75840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be83210 .functor OR 1, L_0x12be82e70, L_0x12be83130, C4<0>, C4<0>;
L_0x12be83a00 .functor OR 1, L_0x12be83790, L_0x12be835b0, C4<0>, C4<0>;
L_0x12be83af0 .functor AND 1, L_0x12be83470, L_0x12be83a00, C4<1>, C4<1>;
L_0x12be83be0 .functor BUFZ 32, v0x12be78bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7a330_0 .net/2u *"_ivl_20", 15 0, L_0x130078208;  1 drivers
v0x12be7a3c0_0 .net *"_ivl_23", 15 0, L_0x12be82600;  1 drivers
L_0x130078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12be7a450_0 .net/2u *"_ivl_30", 31 0, L_0x130078298;  1 drivers
v0x12be7a4e0_0 .net *"_ivl_34", 31 0, L_0x12be82d20;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7a570_0 .net *"_ivl_37", 25 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12be7a620_0 .net/2u *"_ivl_38", 31 0, L_0x130078328;  1 drivers
v0x12be7a6d0_0 .net *"_ivl_40", 0 0, L_0x12be82e70;  1 drivers
v0x12be7a770_0 .net *"_ivl_42", 31 0, L_0x12be82f50;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7a820_0 .net *"_ivl_45", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12be7a930_0 .net/2u *"_ivl_46", 31 0, L_0x1300783b8;  1 drivers
v0x12be7a9e0_0 .net *"_ivl_48", 0 0, L_0x12be83130;  1 drivers
v0x12be7aa80_0 .net *"_ivl_52", 31 0, L_0x12be83300;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7ab30_0 .net *"_ivl_55", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7abe0_0 .net/2u *"_ivl_56", 31 0, L_0x130078448;  1 drivers
v0x12be7ac90_0 .net *"_ivl_58", 0 0, L_0x12be83470;  1 drivers
v0x12be7ad30_0 .net *"_ivl_60", 31 0, L_0x12be83510;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7ade0_0 .net *"_ivl_63", 25 0, L_0x130078490;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12be7af70_0 .net/2u *"_ivl_64", 31 0, L_0x1300784d8;  1 drivers
v0x12be7b000_0 .net *"_ivl_66", 0 0, L_0x12be83790;  1 drivers
v0x12be7b0a0_0 .net *"_ivl_68", 31 0, L_0x12be83830;  1 drivers
v0x12be7b150_0 .net *"_ivl_7", 4 0, L_0x12be81a30;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7b200_0 .net *"_ivl_71", 25 0, L_0x130078520;  1 drivers
L_0x130078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12be7b2b0_0 .net/2u *"_ivl_72", 31 0, L_0x130078568;  1 drivers
v0x12be7b360_0 .net *"_ivl_74", 0 0, L_0x12be835b0;  1 drivers
v0x12be7b400_0 .net *"_ivl_77", 0 0, L_0x12be83a00;  1 drivers
v0x12be7b4a0_0 .net *"_ivl_9", 4 0, L_0x12be81ad0;  1 drivers
v0x12be7b550_0 .var "active", 0 0;
v0x12be7b5f0_0 .net "alu_control_out", 3 0, v0x12be75c90_0;  1 drivers
v0x12be7b6d0_0 .net "alu_fcode", 5 0, L_0x12be82470;  1 drivers
v0x12be7b760_0 .net "alu_op", 1 0, L_0x12be810a0;  1 drivers
v0x12be7b7f0_0 .net "alu_op1", 31 0, L_0x12be82550;  1 drivers
v0x12be7b880_0 .net "alu_op2", 31 0, L_0x12be82890;  1 drivers
v0x12be7b910_0 .net "alu_out", 31 0, v0x12be75840_0;  1 drivers
v0x12be7ae90_0 .net "alu_src", 0 0, L_0x12be7f330;  1 drivers
v0x12be7bba0_0 .net "alu_z_flag", 0 0, L_0x12be82ac0;  1 drivers
v0x12be7bc30_0 .net "branch", 0 0, L_0x12be80aa0;  1 drivers
v0x12be7bce0_0 .net "clk", 0 0, v0x12be7d080_0;  1 drivers
v0x12be7bdb0_0 .net "clk_enable", 0 0, v0x12be7d110_0;  1 drivers
v0x12be7be40_0 .net "curr_addr", 31 0, v0x12be78bf0_0;  1 drivers
v0x12be7bef0_0 .net "curr_addr_p4", 31 0, L_0x12be82be0;  1 drivers
v0x12be7bf80_0 .net "data_address", 31 0, L_0x12be82990;  alias, 1 drivers
v0x12be7c010_0 .var "data_read", 0 0;
v0x12be7c0a0_0 .net "data_readdata", 31 0, v0x12be7d300_0;  1 drivers
v0x12be7c140_0 .var "data_write", 0 0;
v0x12be7c1e0_0 .var "data_writedata", 31 0;
v0x12be7c290_0 .net "instr_address", 31 0, L_0x12be83be0;  alias, 1 drivers
v0x12be7c340_0 .net "instr_opcode", 5 0, L_0x12be7e6a0;  1 drivers
v0x12be7c400_0 .net "instr_readdata", 31 0, v0x12be7d620_0;  1 drivers
v0x12be7c4a0_0 .net "j_type", 0 0, L_0x12be83210;  1 drivers
v0x12be7c540_0 .net "jr_type", 0 0, L_0x12be83af0;  1 drivers
v0x12be7c5e0_0 .net "mem_read", 0 0, L_0x12be7ff70;  1 drivers
v0x12be7c690_0 .net "mem_to_reg", 0 0, L_0x12be7f5d0;  1 drivers
v0x12be7c740_0 .net "mem_write", 0 0, L_0x12be80510;  1 drivers
v0x12be7c7f0_0 .var "next_instr_addr", 31 0;
v0x12be7c880_0 .net "offset", 31 0, L_0x12be827f0;  1 drivers
v0x12be7c920_0 .net "reg_a_read_data", 31 0, L_0x12be82060;  1 drivers
v0x12be7c9e0_0 .net "reg_a_read_index", 4 0, L_0x12be81910;  1 drivers
v0x12be7ca90_0 .net "reg_b_read_data", 31 0, L_0x12be82310;  1 drivers
v0x12be7cb40_0 .net "reg_b_read_index", 4 0, L_0x12be81410;  1 drivers
v0x12be7cbf0_0 .net "reg_dst", 0 0, L_0x12be7eea0;  1 drivers
v0x12be7cca0_0 .net "reg_write", 0 0, L_0x12be7fa00;  1 drivers
v0x12be7cd50_0 .net "reg_write_data", 31 0, L_0x12be81c90;  1 drivers
v0x12be7ce00_0 .net "reg_write_enable", 0 0, L_0x12be81df0;  1 drivers
v0x12be7ceb0_0 .net "reg_write_index", 4 0, L_0x12be81b70;  1 drivers
v0x12be7cf60_0 .net "register_v0", 31 0, L_0x12be82400;  alias, 1 drivers
v0x12be7b9c0_0 .net "reset", 0 0, v0x12be7d780_0;  1 drivers
E_0x12be61b20/0 .event edge, v0x12be78190_0, v0x12be75930_0, v0x12be7bef0_0, v0x12be7c880_0;
E_0x12be61b20/1 .event edge, v0x12be7c4a0_0, v0x12be7c400_0, v0x12be7c540_0, v0x12be79730_0;
E_0x12be61b20 .event/or E_0x12be61b20/0, E_0x12be61b20/1;
L_0x12be7e6a0 .part v0x12be7d620_0, 26, 6;
L_0x12be81910 .part v0x12be7d620_0, 21, 5;
L_0x12be81410 .part v0x12be7d620_0, 16, 5;
L_0x12be81a30 .part v0x12be7d620_0, 11, 5;
L_0x12be81ad0 .part v0x12be7d620_0, 16, 5;
L_0x12be81b70 .functor MUXZ 5, L_0x12be81ad0, L_0x12be81a30, L_0x12be7eea0, C4<>;
L_0x12be81c90 .functor MUXZ 32, v0x12be75840_0, v0x12be7d300_0, L_0x12be7f5d0, C4<>;
L_0x12be82470 .part v0x12be7d620_0, 0, 6;
L_0x12be82600 .part v0x12be7d620_0, 0, 16;
L_0x12be827f0 .concat [ 16 16 0 0], L_0x12be82600, L_0x130078208;
L_0x12be82890 .functor MUXZ 32, L_0x12be82310, L_0x12be827f0, L_0x12be7f330, C4<>;
L_0x12be82be0 .arith/sum 32, v0x12be78bf0_0, L_0x130078298;
L_0x12be82d20 .concat [ 6 26 0 0], L_0x12be7e6a0, L_0x1300782e0;
L_0x12be82e70 .cmp/eq 32, L_0x12be82d20, L_0x130078328;
L_0x12be82f50 .concat [ 6 26 0 0], L_0x12be7e6a0, L_0x130078370;
L_0x12be83130 .cmp/eq 32, L_0x12be82f50, L_0x1300783b8;
L_0x12be83300 .concat [ 6 26 0 0], L_0x12be7e6a0, L_0x130078400;
L_0x12be83470 .cmp/eq 32, L_0x12be83300, L_0x130078448;
L_0x12be83510 .concat [ 6 26 0 0], L_0x12be82470, L_0x130078490;
L_0x12be83790 .cmp/eq 32, L_0x12be83510, L_0x1300784d8;
L_0x12be83830 .concat [ 6 26 0 0], L_0x12be82470, L_0x130078520;
L_0x12be835b0 .cmp/eq 32, L_0x12be83830, L_0x130078568;
S_0x12be52470 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x12be63950;
 .timescale -11 -12;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be18850_0 .net/2u *"_ivl_0", 31 0, L_0x130078250;  1 drivers
v0x12be75620_0 .net "control", 3 0, v0x12be75c90_0;  alias, 1 drivers
v0x12be756d0_0 .net "op1", 31 0, L_0x12be82550;  alias, 1 drivers
v0x12be75790_0 .net "op2", 31 0, L_0x12be82890;  alias, 1 drivers
v0x12be75840_0 .var "result", 31 0;
v0x12be75930_0 .net "z_flag", 0 0, L_0x12be82ac0;  alias, 1 drivers
E_0x12be5f4e0 .event edge, v0x12be75790_0, v0x12be756d0_0, v0x12be75620_0;
L_0x12be82ac0 .cmp/eq 32, v0x12be75840_0, L_0x130078250;
S_0x12be75a50 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x12be63950;
 .timescale -11 -12;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12be75c90_0 .var "alu_control_out", 3 0;
v0x12be75d50_0 .net "alu_fcode", 5 0, L_0x12be82470;  alias, 1 drivers
v0x12be75df0_0 .net "alu_opcode", 1 0, L_0x12be810a0;  alias, 1 drivers
E_0x12be75c60 .event edge, v0x12be75df0_0, v0x12be75d50_0;
S_0x12be75f00 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x12be63950;
 .timescale -11 -12;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12be7eea0 .functor AND 1, L_0x12be7e8f0, L_0x12be7edc0, C4<1>, C4<1>;
L_0x12be7f0b0 .functor AND 1, L_0x12be7efd0, L_0x12be7ea10, C4<1>, C4<1>;
L_0x12be7f160 .functor AND 1, L_0x12be7f0b0, L_0x12be7eb70, C4<1>, C4<1>;
L_0x12be7f330 .functor AND 1, L_0x12be7f160, L_0x12be7f250, C4<1>, C4<1>;
L_0x12be7f5d0 .functor AND 1, L_0x12be7f460, L_0x12be7ea10, C4<1>, C4<1>;
L_0x12be7f6c0 .functor AND 1, L_0x12be7e8f0, L_0x12be7ea10, C4<1>, C4<1>;
L_0x12be7f7d0 .functor AND 1, L_0x12be7f6c0, L_0x12be7f730, C4<1>, C4<1>;
L_0x12be7fa00 .functor AND 1, L_0x12be7f7d0, L_0x12be7f900, C4<1>, C4<1>;
L_0x12be7fb90 .functor AND 1, L_0x12be7faf0, L_0x12be7ea10, C4<1>, C4<1>;
L_0x12be7fde0 .functor AND 1, L_0x12be7fb90, L_0x12be7fc50, C4<1>, C4<1>;
L_0x12be7ff70 .functor AND 1, L_0x12be7fde0, L_0x12be7fe50, C4<1>, C4<1>;
L_0x12be7fd70 .functor AND 1, L_0x12be800c0, L_0x12be801e0, C4<1>, C4<1>;
L_0x12be802c0 .functor AND 1, L_0x12be7fd70, L_0x12be7eb70, C4<1>, C4<1>;
L_0x12be80510 .functor AND 1, L_0x12be802c0, L_0x12be803e0, C4<1>, C4<1>;
L_0x12be7f640 .functor AND 1, L_0x12be80580, L_0x12be80720, C4<1>, C4<1>;
L_0x12be80370 .functor AND 1, L_0x12be7f640, L_0x12be80960, C4<1>, C4<1>;
L_0x12be80aa0 .functor AND 1, L_0x12be80370, L_0x12be7ecb0, C4<1>, C4<1>;
L_0x12be80ce0 .functor AND 1, L_0x12be7e8f0, L_0x12be80b90, C4<1>, C4<1>;
L_0x12be80df0 .functor AND 1, L_0x12be80ce0, L_0x12be80d50, C4<1>, C4<1>;
L_0x12be80480 .functor AND 1, L_0x12be80df0, L_0x12be80f40, C4<1>, C4<1>;
L_0x12be80fe0 .functor AND 1, L_0x12be81180, L_0x12be812f0, C4<1>, C4<1>;
L_0x12be7fcf0 .functor AND 1, L_0x12be80fe0, L_0x12be80ea0, C4<1>, C4<1>;
L_0x12be816a0 .functor AND 1, L_0x12be7fcf0, L_0x12be7ecb0, C4<1>, C4<1>;
v0x12be76200_0 .net *"_ivl_0", 31 0, L_0x12be7e7c0;  1 drivers
v0x12be762b0_0 .net *"_ivl_102", 0 0, L_0x12be81180;  1 drivers
v0x12be76350_0 .net *"_ivl_104", 0 0, L_0x12be812f0;  1 drivers
v0x12be76400_0 .net *"_ivl_106", 0 0, L_0x12be80fe0;  1 drivers
v0x12be764a0_0 .net *"_ivl_108", 0 0, L_0x12be80ea0;  1 drivers
v0x12be76580_0 .net *"_ivl_110", 0 0, L_0x12be7fcf0;  1 drivers
v0x12be76620_0 .net *"_ivl_112", 0 0, L_0x12be816a0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12be766c0_0 .net/2u *"_ivl_12", 5 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12be76770_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
v0x12be76880_0 .net *"_ivl_21", 0 0, L_0x12be7edc0;  1 drivers
v0x12be76920_0 .net *"_ivl_25", 0 0, L_0x12be7efd0;  1 drivers
v0x12be769c0_0 .net *"_ivl_27", 0 0, L_0x12be7f0b0;  1 drivers
v0x12be76a60_0 .net *"_ivl_29", 0 0, L_0x12be7f160;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be76b00_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x12be76bb0_0 .net *"_ivl_31", 0 0, L_0x12be7f250;  1 drivers
v0x12be76c50_0 .net *"_ivl_35", 0 0, L_0x12be7f460;  1 drivers
v0x12be76cf0_0 .net *"_ivl_39", 0 0, L_0x12be7f6c0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be76e80_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x12be76f10_0 .net *"_ivl_41", 0 0, L_0x12be7f730;  1 drivers
v0x12be76fa0_0 .net *"_ivl_43", 0 0, L_0x12be7f7d0;  1 drivers
v0x12be77040_0 .net *"_ivl_45", 0 0, L_0x12be7f900;  1 drivers
v0x12be770e0_0 .net *"_ivl_49", 0 0, L_0x12be7faf0;  1 drivers
v0x12be77180_0 .net *"_ivl_51", 0 0, L_0x12be7fb90;  1 drivers
v0x12be77220_0 .net *"_ivl_53", 0 0, L_0x12be7fc50;  1 drivers
v0x12be772c0_0 .net *"_ivl_55", 0 0, L_0x12be7fde0;  1 drivers
v0x12be77360_0 .net *"_ivl_57", 0 0, L_0x12be7fe50;  1 drivers
v0x12be77400_0 .net *"_ivl_61", 0 0, L_0x12be800c0;  1 drivers
v0x12be774a0_0 .net *"_ivl_63", 0 0, L_0x12be801e0;  1 drivers
v0x12be77540_0 .net *"_ivl_65", 0 0, L_0x12be7fd70;  1 drivers
v0x12be775e0_0 .net *"_ivl_67", 0 0, L_0x12be802c0;  1 drivers
v0x12be77680_0 .net *"_ivl_69", 0 0, L_0x12be803e0;  1 drivers
v0x12be77720_0 .net *"_ivl_73", 0 0, L_0x12be80580;  1 drivers
v0x12be777c0_0 .net *"_ivl_75", 0 0, L_0x12be80720;  1 drivers
v0x12be76d90_0 .net *"_ivl_77", 0 0, L_0x12be7f640;  1 drivers
v0x12be77a50_0 .net *"_ivl_79", 0 0, L_0x12be80960;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12be77ae0_0 .net/2u *"_ivl_8", 5 0, L_0x1300780a0;  1 drivers
v0x12be77b70_0 .net *"_ivl_81", 0 0, L_0x12be80370;  1 drivers
v0x12be77c00_0 .net *"_ivl_87", 0 0, L_0x12be80b90;  1 drivers
v0x12be77c90_0 .net *"_ivl_89", 0 0, L_0x12be80ce0;  1 drivers
v0x12be77d30_0 .net *"_ivl_91", 0 0, L_0x12be80d50;  1 drivers
v0x12be77dd0_0 .net *"_ivl_93", 0 0, L_0x12be80df0;  1 drivers
v0x12be77e70_0 .net *"_ivl_95", 0 0, L_0x12be80f40;  1 drivers
v0x12be77f10_0 .net *"_ivl_97", 0 0, L_0x12be80480;  1 drivers
v0x12be77fb0_0 .net "alu_op", 1 0, L_0x12be810a0;  alias, 1 drivers
v0x12be78070_0 .net "alu_src", 0 0, L_0x12be7f330;  alias, 1 drivers
v0x12be78100_0 .net "beq", 0 0, L_0x12be7ecb0;  1 drivers
v0x12be78190_0 .net "branch", 0 0, L_0x12be80aa0;  alias, 1 drivers
v0x12be78220_0 .net "instr_opcode", 5 0, L_0x12be7e6a0;  alias, 1 drivers
v0x12be782b0_0 .var "jump", 0 0;
v0x12be78340_0 .net "lw", 0 0, L_0x12be7ea10;  1 drivers
v0x12be783d0_0 .net "mem_read", 0 0, L_0x12be7ff70;  alias, 1 drivers
v0x12be78460_0 .net "mem_to_reg", 0 0, L_0x12be7f5d0;  alias, 1 drivers
v0x12be784f0_0 .net "mem_write", 0 0, L_0x12be80510;  alias, 1 drivers
v0x12be78590_0 .net "r_format", 0 0, L_0x12be7e8f0;  1 drivers
v0x12be78630_0 .net "reg_dst", 0 0, L_0x12be7eea0;  alias, 1 drivers
v0x12be786d0_0 .net "reg_write", 0 0, L_0x12be7fa00;  alias, 1 drivers
v0x12be78770_0 .net "sw", 0 0, L_0x12be7eb70;  1 drivers
L_0x12be7e7c0 .concat [ 6 26 0 0], L_0x12be7e6a0, L_0x130078010;
L_0x12be7e8f0 .cmp/eq 32, L_0x12be7e7c0, L_0x130078058;
L_0x12be7ea10 .cmp/eq 6, L_0x12be7e6a0, L_0x1300780a0;
L_0x12be7eb70 .cmp/eq 6, L_0x12be7e6a0, L_0x1300780e8;
L_0x12be7ecb0 .cmp/eq 6, L_0x12be7e6a0, L_0x130078130;
L_0x12be7edc0 .reduce/nor L_0x12be7ea10;
L_0x12be7efd0 .reduce/nor L_0x12be7e8f0;
L_0x12be7f250 .reduce/nor L_0x12be7ecb0;
L_0x12be7f460 .reduce/nor L_0x12be7e8f0;
L_0x12be7f730 .reduce/nor L_0x12be7eb70;
L_0x12be7f900 .reduce/nor L_0x12be7ecb0;
L_0x12be7faf0 .reduce/nor L_0x12be7e8f0;
L_0x12be7fc50 .reduce/nor L_0x12be7eb70;
L_0x12be7fe50 .reduce/nor L_0x12be7ecb0;
L_0x12be800c0 .reduce/nor L_0x12be7e8f0;
L_0x12be801e0 .reduce/nor L_0x12be7ea10;
L_0x12be803e0 .reduce/nor L_0x12be7ecb0;
L_0x12be80580 .reduce/nor L_0x12be7e8f0;
L_0x12be80720 .reduce/nor L_0x12be7ea10;
L_0x12be80960 .reduce/nor L_0x12be7eb70;
L_0x12be80b90 .reduce/nor L_0x12be7ea10;
L_0x12be80d50 .reduce/nor L_0x12be7eb70;
L_0x12be80f40 .reduce/nor L_0x12be7ecb0;
L_0x12be810a0 .concat8 [ 1 1 0 0], L_0x12be816a0, L_0x12be80480;
L_0x12be81180 .reduce/nor L_0x12be7e8f0;
L_0x12be812f0 .reduce/nor L_0x12be7ea10;
L_0x12be80ea0 .reduce/nor L_0x12be7eb70;
S_0x12be78900 .scope module, "cpu_pc" "pc" 4 143, 8 1 0, S_0x12be63950;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12be78b40_0 .net "clk", 0 0, v0x12be7d080_0;  alias, 1 drivers
v0x12be78bf0_0 .var "curr_addr", 31 0;
v0x12be78ca0_0 .net "next_addr", 31 0, v0x12be7c7f0_0;  1 drivers
v0x12be78d60_0 .net "reset", 0 0, v0x12be7d780_0;  alias, 1 drivers
E_0x12be78af0 .event posedge, v0x12be78b40_0;
S_0x12be78e60 .scope module, "register" "regfile" 4 65, 9 1 0, S_0x12be63950;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12be82060 .functor BUFZ 32, L_0x12be81ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be82310 .functor BUFZ 32, L_0x12be82150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12be79b20_2 .array/port v0x12be79b20, 2;
L_0x12be82400 .functor BUFZ 32, v0x12be79b20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12be791d0_0 .net *"_ivl_0", 31 0, L_0x12be81ea0;  1 drivers
v0x12be79270_0 .net *"_ivl_10", 6 0, L_0x12be821f0;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be79310_0 .net *"_ivl_13", 1 0, L_0x1300781c0;  1 drivers
v0x12be793c0_0 .net *"_ivl_2", 6 0, L_0x12be81f40;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be79470_0 .net *"_ivl_5", 1 0, L_0x130078178;  1 drivers
v0x12be79560_0 .net *"_ivl_8", 31 0, L_0x12be82150;  1 drivers
v0x12be79610_0 .net "r_clk", 0 0, v0x12be7d080_0;  alias, 1 drivers
v0x12be796a0_0 .net "r_clk_enable", 0 0, v0x12be7d110_0;  alias, 1 drivers
v0x12be79730_0 .net "read_data1", 31 0, L_0x12be82060;  alias, 1 drivers
v0x12be79860_0 .net "read_data2", 31 0, L_0x12be82310;  alias, 1 drivers
v0x12be79910_0 .net "read_reg1", 4 0, L_0x12be81910;  alias, 1 drivers
v0x12be799c0_0 .net "read_reg2", 4 0, L_0x12be81410;  alias, 1 drivers
v0x12be79a70_0 .net "register_v0", 31 0, L_0x12be82400;  alias, 1 drivers
v0x12be79b20 .array "registers", 0 31, 31 0;
v0x12be79ec0_0 .net "reset", 0 0, v0x12be7d780_0;  alias, 1 drivers
v0x12be79f70_0 .net "write_control", 0 0, L_0x12be81df0;  alias, 1 drivers
v0x12be7a000_0 .net "write_data", 31 0, L_0x12be81c90;  alias, 1 drivers
v0x12be7a190_0 .net "write_reg", 4 0, L_0x12be81b70;  alias, 1 drivers
L_0x12be81ea0 .array/port v0x12be79b20, L_0x12be81f40;
L_0x12be81f40 .concat [ 5 2 0 0], L_0x12be81910, L_0x130078178;
L_0x12be82150 .array/port v0x12be79b20, L_0x12be821f0;
L_0x12be821f0 .concat [ 5 2 0 0], L_0x12be81410, L_0x1300781c0;
S_0x12be504e0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12be83d70 .functor BUFZ 32, L_0x12be83cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12be7d840_0 .net *"_ivl_0", 31 0, L_0x12be83cd0;  1 drivers
o0x130042560 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be7d8d0_0 .net "clk", 0 0, o0x130042560;  0 drivers
o0x130042590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12be7d970_0 .net "data_address", 31 0, o0x130042590;  0 drivers
o0x1300425c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be7da10_0 .net "data_read", 0 0, o0x1300425c0;  0 drivers
v0x12be7dab0_0 .net "data_readdata", 31 0, L_0x12be83d70;  1 drivers
o0x130042620 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be7dba0_0 .net "data_write", 0 0, o0x130042620;  0 drivers
o0x130042650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12be7dc40_0 .net "data_writedata", 31 0, o0x130042650;  0 drivers
v0x12be7dcf0_0 .var/i "i", 31 0;
v0x12be7dda0 .array "ram", 0 65535, 31 0;
E_0x12be7d810 .event posedge, v0x12be7d8d0_0;
L_0x12be83cd0 .array/port v0x12be7dda0, o0x130042590;
S_0x12be66a40 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale -11 -12;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12be43550 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12be840e0 .functor BUFZ 32, L_0x12be83e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12be7e180_0 .net *"_ivl_0", 31 0, L_0x12be83e20;  1 drivers
v0x12be7e240_0 .net *"_ivl_3", 29 0, L_0x12be83ec0;  1 drivers
v0x12be7e2e0_0 .net *"_ivl_4", 31 0, L_0x12be83f60;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be7e380_0 .net *"_ivl_7", 1 0, L_0x1300785b0;  1 drivers
o0x1300428c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12be7e430_0 .net "instr_address", 31 0, o0x1300428c0;  0 drivers
v0x12be7e520_0 .net "instr_readdata", 31 0, L_0x12be840e0;  1 drivers
v0x12be7e5d0 .array "memory1", 0 1073741823, 31 0;
L_0x12be83e20 .array/port v0x12be7e5d0, L_0x12be83f60;
L_0x12be83ec0 .part o0x1300428c0, 0, 30;
L_0x12be83f60 .concat [ 30 2 0 0], L_0x12be83ec0, L_0x1300785b0;
S_0x12be7df30 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12be66a40;
 .timescale -11 -12;
v0x12be7e0f0_0 .var/i "i", 31 0;
    .scope S_0x12be78e60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be79b20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12be78e60;
T_1 ;
    %wait E_0x12be78af0;
    %load/vec4 v0x12be79ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12be796a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12be79f70_0;
    %load/vec4 v0x12be7a190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12be7a000_0;
    %load/vec4 v0x12be7a190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79b20, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12be75a50;
T_2 ;
    %wait E_0x12be75c60;
    %load/vec4 v0x12be75df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12be75df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12be75df0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12be75d50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12be75c90_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12be52470;
T_3 ;
    %wait E_0x12be5f4e0;
    %load/vec4 v0x12be75620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %and;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %or;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %add;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %sub;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12be756d0_0;
    %load/vec4 v0x12be75790_0;
    %or;
    %inv;
    %assign/vec4 v0x12be75840_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12be78900;
T_4 ;
    %wait E_0x12be78af0;
    %load/vec4 v0x12be78d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12be78bf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12be78ca0_0;
    %assign/vec4 v0x12be78bf0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12be63950;
T_5 ;
    %wait E_0x12be61b20;
    %load/vec4 v0x12be7bc30_0;
    %load/vec4 v0x12be7bba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12be7bef0_0;
    %load/vec4 v0x12be7c880_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12be7c7f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12be7c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12be7bef0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12be7c400_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12be7c7f0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12be7c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12be7c920_0;
    %store/vec4 v0x12be7c7f0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12be7bef0_0;
    %store/vec4 v0x12be7c7f0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12be5f6a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be7d080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12be7d080_0;
    %inv;
    %store/vec4 v0x12be7d080_0, 0, 1;
    %delay 5, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12be5f6a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be7d780_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12be7d780_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 54 "$display", v0x12be7d4f0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 56 "$display", v0x12be7d4f0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 58 "$display", v0x12be7d4f0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 60 "$display", v0x12be7d4f0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", v0x12be7d6b0_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "succ" {0 0 0};
    %vpi_call/w 3 64 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12be504e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be7dcf0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12be7dcf0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12be7dcf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be7dda0, 0, 4;
    %load/vec4 v0x12be7dcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be7dcf0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12be504e0;
T_9 ;
    %wait E_0x12be7d810;
    %load/vec4 v0x12be7dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12be7dc40_0;
    %ix/getv 3, v0x12be7d970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be7dda0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12be66a40;
T_10 ;
    %fork t_1, S_0x12be7df30;
    %jmp t_0;
    .scope S_0x12be7df30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be7e0f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12be7e0f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12be7e0f0_0;
    %store/vec4a v0x12be7e5d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12be7e0f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12be7e0f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be7e5d0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be7e5d0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12be7e5d0, 4, 0;
    %end;
    .scope S_0x12be66a40;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
