Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Mon Jun  3 01:28:54 2024
| Host             : DESKTOP-BKSE7R5 running 64-bit major release  (build 9200)
| Command          : report_power -file scalp_user_design_power_routed.rpt -pb scalp_user_design_power_summary_routed.pb -rpx scalp_user_design_power_routed.rpx
| Design           : scalp_user_design
| Device           : xc7z015clg485-2
| Design State     : routed
| Grade            : extended
| Process          : maximum
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.156        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.799        |
| Device Static (W)        | 0.357        |
| Effective TJA (C/W)      | 16.6         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 60.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |       12 |       --- |             --- |
| Slice Logic              |     0.006 |    13590 |       --- |             --- |
|   LUT as Logic           |     0.006 |     5258 |     46200 |           11.38 |
|   Register               |    <0.001 |     5286 |     92400 |            5.72 |
|   CARRY4                 |    <0.001 |      329 |     11550 |            2.85 |
|   LUT as Distributed RAM |    <0.001 |       24 |     14400 |            0.17 |
|   LUT as Shift Register  |    <0.001 |      140 |     14400 |            0.97 |
|   F7/F8 Muxes            |    <0.001 |        8 |     46200 |            0.02 |
|   Others                 |     0.000 |      764 |       --- |             --- |
| Signals                  |     0.010 |    12791 |       --- |             --- |
| Block RAM                |     0.059 |     64.5 |        95 |           67.89 |
| MMCM                     |     0.319 |        3 |         3 |          100.00 |
| DSPs                     |     0.004 |      113 |       160 |           70.63 |
| I/O                      |     0.158 |       30 |       150 |           20.00 |
| PS7                      |     1.219 |        1 |       --- |             --- |
| Static Power             |     0.357 |          |           |                 |
| Total                    |     2.156 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+------------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A)  | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+------------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |      0.191 |       0.100 |      0.091 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |      0.209 |       0.177 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.064* |       0.062 |      0.002 |       0.029 | Unspecified | NA         |
| Vcco18    |       1.800 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012* |       0.005 |      0.007 |       0.036 | Unspecified | NA         |
| MGTAVcc   |       1.000 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |      0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |      0.829 |       0.719 |      0.110 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |      0.046 |       0.026 |      0.021 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |      0.022 |       0.016 |      0.006 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |      0.315 |       0.309 |      0.006 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |      0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |      0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |      0.030 |       0.000 |      0.030 |       NA    | Unspecified | NA         |
+-----------+-------------+------------+-------------+------------+-------------+-------------+------------+
* Power-up current exceeds the steady-state current


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 16.6                     |
| Airflow (LFM)         | 0                        |
| Heat Sink             | none                     |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | small (4"x4")            |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| PSClkxCIO                                                                                  | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS_CLK                                                                    |             8.0 |
| clk_125_scalp_zynqps_sys_clock_0                                                           | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0                                                     |             8.0 |
| clk_fpga_0                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                    |             8.0 |
| clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 |             4.2 |
| clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  |            20.8 |
| clkfbout_pll_mandel                                                                        | PLxB.ImGenxB.pll_mandel_inst/inst/clkfbout_pll_mandel                                                                                    |            40.0 |
| clkfbout_scalp_zynqps_sys_clock_0                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_scalp_zynqps_sys_clock_0                                                    |             8.0 |
| clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 |            40.0 |
| clock_mandel_pll_mandel                                                                    | PLxB.ImGenxB.pll_mandel_inst/inst/clock_mandel_pll_mandel                                                                                |           200.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                        |            33.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| scalp_user_design                  |     1.799 |
|   PLxB.HdmixB.TxxI                 |     0.159 |
|     Vga2HdmiConvertxB.Vga2HdmixI   |     0.156 |
|     Vga2HdmiConvertxB.VgaxI        |     0.003 |
|       VgaxB.VgaControlerxI         |     0.003 |
|   PLxB.ImGenxB.loop_top[0].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[10].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[11].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[12].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[13].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[14].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[15].mandel |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[1].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[2].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[3].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[4].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[5].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[6].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[7].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[8].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.loop_top[9].mandel  |     0.004 |
|     my_Bram_inst                   |     0.004 |
|   PLxB.ImGenxB.pll_mandel_inst     |     0.096 |
|     inst                           |     0.096 |
|   PLxB.ScalpClpxNumRegsxI          |     0.001 |
|   PLxB.ScalpFirmwareIDxI           |     0.001 |
|   PSxB.ZynqxI                      |     1.464 |
|     PlatformxB.ScalpZynqPSxI       |     1.464 |
|       axi_iic_ioext                |     0.002 |
|       processing_system7_0         |     1.220 |
|       ps7_0_axi_periph             |     0.007 |
|       sys_clock                    |     0.108 |
|       system_ila_0                 |     0.007 |
|       vga_hdmi_clk_rst_sys_0       |     0.117 |
|   dbg_hub                          |     0.004 |
|     inst                           |     0.004 |
|       BSCANID.u_xsdbm_id           |     0.004 |
+------------------------------------+-----------+


