# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab4
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# 4 compiles, 0 failed with no errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# 4 compiles, 0 failed with no errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv failed with 1 errors.
# Compile of adder_tb.sv failed with 1 errors.
# 6 compiles, 2 failed with 2 errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
do cmop
# Cannot open macro file: cmop
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
.main clear
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.adder_tb -voptargs=+acc
# vsim work.adder_tb -voptargs="+acc" 
# Start time: 20:27:29 on Sep 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_b', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 56
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_a', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 55
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_b', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 47
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_a', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 46
# Error loading design
# End time: 20:27:30 on Sep 19,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 11
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.adder_tb
# vsim -voptargs="+acc" work.adder_tb 
# Start time: 20:29:09 on Sep 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_b', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 47
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_a', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 46
# Error loading design
# End time: 20:29:10 on Sep 19,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
do sim_script.do
# vsim -voptargs="+acc" work.adder_tb 
# Start time: 20:30:53 on Sep 19,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_b', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 47
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_a', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 46
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_script.do PAUSED at line 1
vsim -voptargs=+acc work.adder_tb
# vsim -voptargs="+acc" work.adder_tb 
# Start time: 20:30:53 on Sep 19,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_b', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 47
# ** Error (suppressible): (vsim-3839) Variable '/adder_tb/t_a', driven via a port connection, is multiply driven. See /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb File: /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv Line: 46
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_script.do PAUSED at line 1
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
do sim_script.do
# vsim -voptargs="+acc" work.adder_tb 
# Start time: 20:30:53 on Sep 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
do run_script.do
# 0 ns
# 84 ns
add wave -r *
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# 0 ns
# 84 ns
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# 0 ns
# 84 ns
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv failed with 2 errors.
# 6 compiles, 1 failed with 2 errors.
do ocmp
# Cannot open macro file: ocmp
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv failed with 2 errors.
# 6 compiles, 1 failed with 2 errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# 0 ns
# 95 ns
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# 0 ns
# 95 ns
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
quit -sim
# End time: 20:51:03 on Sep 19,2025, Elapsed time: 0:20:10
# Errors: 0, Warnings: 3
.main clear
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# 7 compiles, 0 failed with no errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
do sim_script.do
# vsim -voptargs="+acc" work.multiplier_tb 
# Start time: 20:55:08 on Sep 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.multiplier_tb(fast)
# Loading work.multiplier(fast)
do run_script.do
# 0 ns
# 84 ns
add wave -r *
do run
# Cannot open macro file: run
do run_script.do
# 0 ns
# 84 ns
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.multiplier_tb(fast)
# Loading work.multiplier(fast)
# 0 ns
# 84 ns
# Causality operation skipped due to absence of debug database file
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
do bruh_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.multiplier_tb(fast)
# Loading work.multiplier(fast)
# 0 ns
# 84 ns
.main clear
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv failed with 1 errors.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 1 failed with 1 error.
quit -sim
# End time: 21:12:08 on Sep 19,2025, Elapsed time: 0:17:00
# Errors: 0, Warnings: 3
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv failed with 1 errors.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 1 failed with 1 error.
do compile_script.do
# Compile of address_generator.sv was successful.
# Compile of controller.sv was successful.
# Compile of toplevel_tb.sv was successful.
# Compile of toplevel.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of multiplier.sv was successful.
# Compile of multiplier_tb.sv was successful.
# 8 compiles, 0 failed with no errors.
quit -f
