

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'
================================================================
* Date:           Wed Aug 10 16:30:26 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2771551|  2952901| 13.858 ms | 14.765 ms |  2771551|  2952901|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                              |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                           |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s  |    12185|    12185| 60.925 us | 60.925 us |  12185|  12185|   none  |
        +--------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+---------------+-----------+-----------+------+----------+
        |             |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1     |  2771550|  2952900| 12318 ~ 13124 |          -|          -|   225|    no    |
        | + Loop 1.1  |      128|      128|              2|          -|          -|    64|    no    |
        | + Loop 1.2  |      580|      580|              6|          1|          1|   576|    yes   |
        | + CastLoop  |      192|      192|              3|          -|          -|    64|    no    |
        +-------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     63|       -|      -|    -|
|Expression       |        -|      -|       0|   1927|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      1|     384|    746|    0|
|Memory           |       25|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1577|    -|
|Register         |        0|      -|    3338|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|     64|    3722|   4282|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     29|       3|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |                           Instance                           |                      Module                      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s  |        3|      0|  317|  744|    0|
    |myproject_axi_mul_5s_16s_21_2_1_U181                          |myproject_axi_mul_5s_16s_21_2_1                   |        0|      1|   67|    2|    0|
    +--------------------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                         |                                                  |        3|      1|  384|  746|    0|
    +--------------------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------+-------------------------------------+-----------+
    |                 Instance                 |                Module               | Expression|
    +------------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_21_3_1_U182  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U183  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U184  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U185  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U186  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U187  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U188  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U189  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U190  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U191  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U192  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U193  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U194  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U195  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U196  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U197  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U198  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U199  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U200  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U201  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U202  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U203  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U204  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U205  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U206  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U207  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U208  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U209  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U210  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U211  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U212  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U213  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U214  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U215  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U216  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U217  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U218  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U219  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U220  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U221  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U222  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U223  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U224  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U225  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U226  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U227  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U228  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U229  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U230  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U231  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U232  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U233  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U234  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U235  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U236  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U237  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U238  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U239  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U240  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U241  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U242  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U243  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U244  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    +------------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmpdata_V_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |layer_in_V_U   |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layYie  |        1|  0|   0|    0|   576|   16|     1|         9216|
    |w12_V_U        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V   |       22|  0|   0|    0|   576|  383|     1|       220608|
    |layer_out_i_U  |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layeWhU  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |       25|  0|   0|    0|  1280|  431|     4|       231872|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_3516_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_10_V_fu_3576_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_11_V_fu_3582_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_12_V_fu_3588_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_13_V_fu_3594_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_14_V_fu_3600_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_15_V_fu_3606_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_16_V_fu_3612_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_17_V_fu_3618_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_18_V_fu_3624_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_19_V_fu_3630_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_3522_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_20_V_fu_3636_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_21_V_fu_3642_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_22_V_fu_3648_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_23_V_fu_3654_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_24_V_fu_3660_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_25_V_fu_3666_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_26_V_fu_3672_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_27_V_fu_3678_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_28_V_fu_3684_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_29_V_fu_3690_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_3528_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_30_V_fu_3696_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_31_V_fu_3702_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_32_V_fu_3708_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_33_V_fu_3714_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_34_V_fu_3720_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_35_V_fu_3726_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_36_V_fu_3732_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_37_V_fu_3738_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_38_V_fu_3744_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_39_V_fu_3750_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_3534_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_40_V_fu_3756_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_41_V_fu_3762_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_42_V_fu_3768_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_43_V_fu_3774_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_44_V_fu_3780_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_45_V_fu_3786_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_46_V_fu_3792_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_47_V_fu_3798_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_48_V_fu_3804_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_49_V_fu_3810_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_3540_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_50_V_fu_3816_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_51_V_fu_3822_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_52_V_fu_3828_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_53_V_fu_3834_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_54_V_fu_3840_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_55_V_fu_3846_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_56_V_fu_3852_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_57_V_fu_3858_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_58_V_fu_3864_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_59_V_fu_3870_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_5_V_fu_3546_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_60_V_fu_3876_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_61_V_fu_3882_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_62_V_fu_3888_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_63_V_fu_2944_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_3552_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_7_V_fu_3558_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_3564_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_9_V_fu_3570_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln285_fu_3956_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln287_fu_3967_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln290_fu_3916_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln292_fu_3927_p2      |     +    |      0|  0|  39|          32|           1|
    |i1_fu_1992_p2             |     +    |      0|  0|  15|           7|           1|
    |i_fu_1980_p2              |     +    |      0|  0|  15|           8|           1|
    |i_ic_fu_3900_p2           |     +    |      0|  0|  15|           7|           1|
    |ir_fu_2087_p2             |     +    |      0|  0|  14|          10|           1|
    |and_ln255_7_fu_2069_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln255_8_fu_2075_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln255_fu_2063_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln245_fu_1974_p2     |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln247_fu_1986_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln255_10_fu_2017_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln255_11_fu_2037_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_12_fu_2057_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_fu_2007_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln266_fu_3894_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln277_fu_3911_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln281_fu_3951_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln336_fu_2081_p2     |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1023         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1034         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1210         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1300         |    or    |      0|  0|   2|           1|           1|
    |select_ln287_fu_3972_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln292_fu_3932_p3   |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1927|        1420|        1094|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1919                    |    9|          2|   16|         32|
    |acc_V_10_0_reg_1789                   |    9|          2|   16|         32|
    |acc_V_11_0_reg_1776                   |    9|          2|   16|         32|
    |acc_V_12_0_reg_1763                   |    9|          2|   16|         32|
    |acc_V_13_0_reg_1750                   |    9|          2|   16|         32|
    |acc_V_14_0_reg_1737                   |    9|          2|   16|         32|
    |acc_V_15_0_reg_1724                   |    9|          2|   16|         32|
    |acc_V_16_0_reg_1711                   |    9|          2|   16|         32|
    |acc_V_17_0_reg_1698                   |    9|          2|   16|         32|
    |acc_V_18_0_reg_1685                   |    9|          2|   16|         32|
    |acc_V_19_0_reg_1672                   |    9|          2|   16|         32|
    |acc_V_1_0_reg_1906                    |    9|          2|   16|         32|
    |acc_V_20_0_reg_1659                   |    9|          2|   16|         32|
    |acc_V_21_0_reg_1646                   |    9|          2|   16|         32|
    |acc_V_22_0_reg_1633                   |    9|          2|   16|         32|
    |acc_V_23_0_reg_1620                   |    9|          2|   16|         32|
    |acc_V_24_0_reg_1607                   |    9|          2|   16|         32|
    |acc_V_25_0_reg_1594                   |    9|          2|   16|         32|
    |acc_V_26_0_reg_1581                   |    9|          2|   16|         32|
    |acc_V_27_0_reg_1568                   |    9|          2|   16|         32|
    |acc_V_28_0_reg_1555                   |    9|          2|   16|         32|
    |acc_V_29_0_reg_1542                   |    9|          2|   16|         32|
    |acc_V_2_0_reg_1893                    |    9|          2|   16|         32|
    |acc_V_30_0_reg_1529                   |    9|          2|   16|         32|
    |acc_V_31_0_reg_1516                   |    9|          2|   16|         32|
    |acc_V_32_0_reg_1503                   |    9|          2|   16|         32|
    |acc_V_33_0_reg_1490                   |    9|          2|   16|         32|
    |acc_V_34_0_reg_1477                   |    9|          2|   16|         32|
    |acc_V_35_0_reg_1464                   |    9|          2|   16|         32|
    |acc_V_36_0_reg_1451                   |    9|          2|   16|         32|
    |acc_V_37_0_reg_1438                   |    9|          2|   16|         32|
    |acc_V_38_0_reg_1425                   |    9|          2|   16|         32|
    |acc_V_39_0_reg_1412                   |    9|          2|   16|         32|
    |acc_V_3_0_reg_1880                    |    9|          2|   16|         32|
    |acc_V_40_0_reg_1399                   |    9|          2|   16|         32|
    |acc_V_41_0_reg_1386                   |    9|          2|   16|         32|
    |acc_V_42_0_reg_1373                   |    9|          2|   16|         32|
    |acc_V_43_0_reg_1360                   |    9|          2|   16|         32|
    |acc_V_44_0_reg_1347                   |    9|          2|   16|         32|
    |acc_V_45_0_reg_1334                   |    9|          2|   16|         32|
    |acc_V_46_0_reg_1321                   |    9|          2|   16|         32|
    |acc_V_47_0_reg_1308                   |    9|          2|   16|         32|
    |acc_V_48_0_reg_1295                   |    9|          2|   16|         32|
    |acc_V_49_0_reg_1282                   |    9|          2|   16|         32|
    |acc_V_4_0_reg_1867                    |    9|          2|   16|         32|
    |acc_V_50_0_reg_1269                   |    9|          2|   16|         32|
    |acc_V_51_0_reg_1256                   |    9|          2|   16|         32|
    |acc_V_52_0_reg_1243                   |    9|          2|   16|         32|
    |acc_V_53_0_reg_1230                   |    9|          2|   16|         32|
    |acc_V_54_0_reg_1217                   |    9|          2|   16|         32|
    |acc_V_55_0_reg_1204                   |    9|          2|   16|         32|
    |acc_V_56_0_reg_1191                   |    9|          2|   16|         32|
    |acc_V_57_0_reg_1178                   |    9|          2|   16|         32|
    |acc_V_58_0_reg_1165                   |    9|          2|   16|         32|
    |acc_V_59_0_reg_1152                   |    9|          2|   16|         32|
    |acc_V_5_0_reg_1854                    |    9|          2|   16|         32|
    |acc_V_60_0_reg_1139                   |    9|          2|   16|         32|
    |acc_V_61_0_reg_1126                   |    9|          2|   16|         32|
    |acc_V_62_0_reg_1113                   |    9|          2|   16|         32|
    |acc_V_63_0_reg_1100                   |    9|          2|   16|         32|
    |acc_V_6_0_reg_1841                    |    9|          2|   16|         32|
    |acc_V_7_0_reg_1828                    |    9|          2|   16|         32|
    |acc_V_8_0_reg_1815                    |    9|          2|   16|         32|
    |acc_V_9_0_reg_1802                    |    9|          2|   16|         32|
    |ap_NS_fsm                             |  197|         45|    1|         45|
    |ap_done                               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5               |    9|          2|    1|          2|
    |ap_phi_mux_acc_V_63_0_phi_fu_1105_p4  |    9|          2|   16|         32|
    |data_V_V_blk_n                        |    9|          2|    1|          2|
    |i1_0_i_reg_1088                       |    9|          2|    7|         14|
    |i_0_i_reg_1077                        |    9|          2|    8|         16|
    |i_ic_0_i_reg_1943                     |    9|          2|    7|         14|
    |in_index_reg_1932                     |    9|          2|   10|         20|
    |layer_in_V_address0                   |   15|          3|   10|         30|
    |layer_in_V_ce0                        |   15|          3|    1|          3|
    |layer_in_V_we0                        |    9|          2|    1|          2|
    |layer_out_i_address0                  |  153|         34|    6|        204|
    |layer_out_i_address1                  |  149|         33|    6|        198|
    |layer_out_i_d0                        |  149|         33|   16|        528|
    |layer_out_i_d1                        |  149|         33|   16|        528|
    |pX_5                                  |    9|          2|   32|         64|
    |pY_5                                  |    9|          2|   32|         64|
    |real_start                            |    9|          2|    1|          2|
    |res_V_V_blk_n                         |    9|          2|    1|          2|
    |sX_5                                  |    9|          2|   32|         64|
    |storemerge_i_reg_1954                 |    9|          2|   32|         64|
    |tmpdata_V_address0                    |   15|          3|    6|         18|
    |tmpdata_V_ce0                         |   15|          3|    1|          3|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1577|        350| 1270|       3971|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_63_V_reg_5803                                                          |  16|   0|   16|          0|
    |acc_V_0_0_reg_1919                                                         |  16|   0|   16|          0|
    |acc_V_10_0_reg_1789                                                        |  16|   0|   16|          0|
    |acc_V_11_0_reg_1776                                                        |  16|   0|   16|          0|
    |acc_V_12_0_reg_1763                                                        |  16|   0|   16|          0|
    |acc_V_13_0_reg_1750                                                        |  16|   0|   16|          0|
    |acc_V_14_0_reg_1737                                                        |  16|   0|   16|          0|
    |acc_V_15_0_reg_1724                                                        |  16|   0|   16|          0|
    |acc_V_16_0_reg_1711                                                        |  16|   0|   16|          0|
    |acc_V_17_0_reg_1698                                                        |  16|   0|   16|          0|
    |acc_V_18_0_reg_1685                                                        |  16|   0|   16|          0|
    |acc_V_19_0_reg_1672                                                        |  16|   0|   16|          0|
    |acc_V_1_0_reg_1906                                                         |  16|   0|   16|          0|
    |acc_V_20_0_reg_1659                                                        |  16|   0|   16|          0|
    |acc_V_21_0_reg_1646                                                        |  16|   0|   16|          0|
    |acc_V_22_0_reg_1633                                                        |  16|   0|   16|          0|
    |acc_V_23_0_reg_1620                                                        |  16|   0|   16|          0|
    |acc_V_24_0_reg_1607                                                        |  16|   0|   16|          0|
    |acc_V_25_0_reg_1594                                                        |  16|   0|   16|          0|
    |acc_V_26_0_reg_1581                                                        |  16|   0|   16|          0|
    |acc_V_27_0_reg_1568                                                        |  16|   0|   16|          0|
    |acc_V_28_0_reg_1555                                                        |  16|   0|   16|          0|
    |acc_V_29_0_reg_1542                                                        |  16|   0|   16|          0|
    |acc_V_2_0_reg_1893                                                         |  16|   0|   16|          0|
    |acc_V_30_0_reg_1529                                                        |  16|   0|   16|          0|
    |acc_V_31_0_reg_1516                                                        |  16|   0|   16|          0|
    |acc_V_32_0_reg_1503                                                        |  16|   0|   16|          0|
    |acc_V_33_0_reg_1490                                                        |  16|   0|   16|          0|
    |acc_V_34_0_reg_1477                                                        |  16|   0|   16|          0|
    |acc_V_35_0_reg_1464                                                        |  16|   0|   16|          0|
    |acc_V_36_0_reg_1451                                                        |  16|   0|   16|          0|
    |acc_V_37_0_reg_1438                                                        |  16|   0|   16|          0|
    |acc_V_38_0_reg_1425                                                        |  16|   0|   16|          0|
    |acc_V_39_0_reg_1412                                                        |  16|   0|   16|          0|
    |acc_V_3_0_reg_1880                                                         |  16|   0|   16|          0|
    |acc_V_40_0_reg_1399                                                        |  16|   0|   16|          0|
    |acc_V_41_0_reg_1386                                                        |  16|   0|   16|          0|
    |acc_V_42_0_reg_1373                                                        |  16|   0|   16|          0|
    |acc_V_43_0_reg_1360                                                        |  16|   0|   16|          0|
    |acc_V_44_0_reg_1347                                                        |  16|   0|   16|          0|
    |acc_V_45_0_reg_1334                                                        |  16|   0|   16|          0|
    |acc_V_46_0_reg_1321                                                        |  16|   0|   16|          0|
    |acc_V_47_0_reg_1308                                                        |  16|   0|   16|          0|
    |acc_V_48_0_reg_1295                                                        |  16|   0|   16|          0|
    |acc_V_49_0_reg_1282                                                        |  16|   0|   16|          0|
    |acc_V_4_0_reg_1867                                                         |  16|   0|   16|          0|
    |acc_V_50_0_reg_1269                                                        |  16|   0|   16|          0|
    |acc_V_51_0_reg_1256                                                        |  16|   0|   16|          0|
    |acc_V_52_0_reg_1243                                                        |  16|   0|   16|          0|
    |acc_V_53_0_reg_1230                                                        |  16|   0|   16|          0|
    |acc_V_54_0_reg_1217                                                        |  16|   0|   16|          0|
    |acc_V_55_0_reg_1204                                                        |  16|   0|   16|          0|
    |acc_V_56_0_reg_1191                                                        |  16|   0|   16|          0|
    |acc_V_57_0_reg_1178                                                        |  16|   0|   16|          0|
    |acc_V_58_0_reg_1165                                                        |  16|   0|   16|          0|
    |acc_V_59_0_reg_1152                                                        |  16|   0|   16|          0|
    |acc_V_5_0_reg_1854                                                         |  16|   0|   16|          0|
    |acc_V_60_0_reg_1139                                                        |  16|   0|   16|          0|
    |acc_V_61_0_reg_1126                                                        |  16|   0|   16|          0|
    |acc_V_62_0_reg_1113                                                        |  16|   0|   16|          0|
    |acc_V_63_0_reg_1100                                                        |  16|   0|   16|          0|
    |acc_V_6_0_reg_1841                                                         |  16|   0|   16|          0|
    |acc_V_7_0_reg_1828                                                         |  16|   0|   16|          0|
    |acc_V_8_0_reg_1815                                                         |  16|   0|   16|          0|
    |acc_V_9_0_reg_1802                                                         |  16|   0|   16|          0|
    |and_ln255_8_reg_4747                                                       |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |  44|   0|   44|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                    |   1|   0|    1|          0|
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_1088                                                            |   7|   0|    7|          0|
    |i1_reg_4705                                                                |   7|   0|    7|          0|
    |i_0_i_reg_1077                                                             |   8|   0|    8|          0|
    |i_ic_0_i_reg_1943                                                          |   7|   0|    7|          0|
    |i_ic_reg_6126                                                              |   7|   0|    7|          0|
    |i_reg_4697                                                                 |   8|   0|    8|          0|
    |icmp_ln255_10_reg_4730                                                     |   1|   0|    1|          0|
    |icmp_ln255_reg_4720                                                        |   1|   0|    1|          0|
    |icmp_ln277_reg_6136                                                        |   1|   0|    1|          0|
    |icmp_ln336_reg_4751                                                        |   1|   0|    1|          0|
    |in_index_reg_1932                                                          |  10|   0|   10|          0|
    |layer_in_V_load_reg_4770                                                   |  16|   0|   16|          0|
    |mul_ln1118_130_reg_5493                                                    |  21|   0|   21|          0|
    |mul_ln1118_131_reg_5498                                                    |  21|   0|   21|          0|
    |mul_ln1118_132_reg_5503                                                    |  21|   0|   21|          0|
    |mul_ln1118_133_reg_5508                                                    |  21|   0|   21|          0|
    |mul_ln1118_134_reg_5513                                                    |  21|   0|   21|          0|
    |mul_ln1118_135_reg_5518                                                    |  21|   0|   21|          0|
    |mul_ln1118_136_reg_5523                                                    |  21|   0|   21|          0|
    |mul_ln1118_137_reg_5528                                                    |  21|   0|   21|          0|
    |mul_ln1118_138_reg_5533                                                    |  21|   0|   21|          0|
    |mul_ln1118_139_reg_5538                                                    |  21|   0|   21|          0|
    |mul_ln1118_140_reg_5543                                                    |  21|   0|   21|          0|
    |mul_ln1118_141_reg_5548                                                    |  21|   0|   21|          0|
    |mul_ln1118_142_reg_5553                                                    |  21|   0|   21|          0|
    |mul_ln1118_143_reg_5558                                                    |  21|   0|   21|          0|
    |mul_ln1118_144_reg_5563                                                    |  21|   0|   21|          0|
    |mul_ln1118_145_reg_5568                                                    |  21|   0|   21|          0|
    |mul_ln1118_146_reg_5573                                                    |  21|   0|   21|          0|
    |mul_ln1118_147_reg_5578                                                    |  21|   0|   21|          0|
    |mul_ln1118_148_reg_5583                                                    |  21|   0|   21|          0|
    |mul_ln1118_149_reg_5588                                                    |  21|   0|   21|          0|
    |mul_ln1118_150_reg_5593                                                    |  21|   0|   21|          0|
    |mul_ln1118_151_reg_5598                                                    |  21|   0|   21|          0|
    |mul_ln1118_152_reg_5603                                                    |  21|   0|   21|          0|
    |mul_ln1118_153_reg_5608                                                    |  21|   0|   21|          0|
    |mul_ln1118_154_reg_5613                                                    |  21|   0|   21|          0|
    |mul_ln1118_155_reg_5618                                                    |  21|   0|   21|          0|
    |mul_ln1118_156_reg_5623                                                    |  21|   0|   21|          0|
    |mul_ln1118_157_reg_5628                                                    |  21|   0|   21|          0|
    |mul_ln1118_158_reg_5633                                                    |  21|   0|   21|          0|
    |mul_ln1118_159_reg_5638                                                    |  21|   0|   21|          0|
    |mul_ln1118_160_reg_5643                                                    |  21|   0|   21|          0|
    |mul_ln1118_161_reg_5648                                                    |  21|   0|   21|          0|
    |mul_ln1118_162_reg_5653                                                    |  21|   0|   21|          0|
    |mul_ln1118_163_reg_5658                                                    |  21|   0|   21|          0|
    |mul_ln1118_164_reg_5663                                                    |  21|   0|   21|          0|
    |mul_ln1118_165_reg_5668                                                    |  21|   0|   21|          0|
    |mul_ln1118_166_reg_5673                                                    |  21|   0|   21|          0|
    |mul_ln1118_167_reg_5678                                                    |  21|   0|   21|          0|
    |mul_ln1118_168_reg_5683                                                    |  21|   0|   21|          0|
    |mul_ln1118_169_reg_5688                                                    |  21|   0|   21|          0|
    |mul_ln1118_170_reg_5693                                                    |  21|   0|   21|          0|
    |mul_ln1118_171_reg_5698                                                    |  21|   0|   21|          0|
    |mul_ln1118_172_reg_5703                                                    |  21|   0|   21|          0|
    |mul_ln1118_173_reg_5708                                                    |  21|   0|   21|          0|
    |mul_ln1118_174_reg_5713                                                    |  21|   0|   21|          0|
    |mul_ln1118_175_reg_5718                                                    |  21|   0|   21|          0|
    |mul_ln1118_176_reg_5723                                                    |  21|   0|   21|          0|
    |mul_ln1118_177_reg_5728                                                    |  21|   0|   21|          0|
    |mul_ln1118_178_reg_5733                                                    |  21|   0|   21|          0|
    |mul_ln1118_179_reg_5738                                                    |  21|   0|   21|          0|
    |mul_ln1118_180_reg_5743                                                    |  21|   0|   21|          0|
    |mul_ln1118_181_reg_5748                                                    |  21|   0|   21|          0|
    |mul_ln1118_182_reg_5753                                                    |  21|   0|   21|          0|
    |mul_ln1118_183_reg_5758                                                    |  21|   0|   21|          0|
    |mul_ln1118_184_reg_5763                                                    |  21|   0|   21|          0|
    |mul_ln1118_185_reg_5768                                                    |  21|   0|   21|          0|
    |mul_ln1118_186_reg_5773                                                    |  21|   0|   21|          0|
    |mul_ln1118_187_reg_5778                                                    |  21|   0|   21|          0|
    |mul_ln1118_188_reg_5783                                                    |  21|   0|   21|          0|
    |mul_ln1118_189_reg_5788                                                    |  21|   0|   21|          0|
    |mul_ln1118_190_reg_5793                                                    |  21|   0|   21|          0|
    |mul_ln1118_191_reg_5798                                                    |  21|   0|   21|          0|
    |mul_ln1118_reg_5488                                                        |  21|   0|   21|          0|
    |pX_5                                                                       |  32|   0|   32|          0|
    |pX_5_load_reg_4741                                                         |  32|   0|   32|          0|
    |pY_5                                                                       |  32|   0|   32|          0|
    |pY_5_load_reg_4735                                                         |  32|   0|   32|          0|
    |res_pack_V_reg_6153                                                        |  16|   0|   16|          0|
    |sX_5                                                                       |  32|   0|   32|          0|
    |sX_5_load_reg_4715                                                         |  32|   0|   32|          0|
    |sY_5                                                                       |  32|   0|   32|          0|
    |sY_5_load_reg_4725                                                         |  32|   0|   32|          0|
    |select_ln287_reg_6148                                                      |  32|   0|   32|          0|
    |select_ln292_reg_6140                                                      |  32|   0|   32|          0|
    |start_once_reg                                                             |   1|   0|    1|          0|
    |storemerge_i_reg_1954                                                      |  32|   0|   32|          0|
    |tmp_127_reg_4780                                                           |   6|   0|    6|          0|
    |tmp_128_reg_4785                                                           |   6|   0|    6|          0|
    |tmp_129_reg_4790                                                           |   6|   0|    6|          0|
    |tmp_130_reg_4795                                                           |   6|   0|    6|          0|
    |tmp_131_reg_4800                                                           |   6|   0|    6|          0|
    |tmp_132_reg_4805                                                           |   6|   0|    6|          0|
    |tmp_133_reg_4810                                                           |   6|   0|    6|          0|
    |tmp_134_reg_4815                                                           |   6|   0|    6|          0|
    |tmp_135_reg_4820                                                           |   6|   0|    6|          0|
    |tmp_136_reg_4825                                                           |   6|   0|    6|          0|
    |tmp_137_reg_4830                                                           |   6|   0|    6|          0|
    |tmp_138_reg_4835                                                           |   6|   0|    6|          0|
    |tmp_139_reg_4840                                                           |   6|   0|    6|          0|
    |tmp_140_reg_4845                                                           |   6|   0|    6|          0|
    |tmp_141_reg_4850                                                           |   6|   0|    6|          0|
    |tmp_142_reg_4855                                                           |   6|   0|    6|          0|
    |tmp_143_reg_4860                                                           |   6|   0|    6|          0|
    |tmp_144_reg_4865                                                           |   6|   0|    6|          0|
    |tmp_145_reg_4870                                                           |   6|   0|    6|          0|
    |tmp_146_reg_4875                                                           |   6|   0|    6|          0|
    |tmp_147_reg_4880                                                           |   6|   0|    6|          0|
    |tmp_148_reg_4885                                                           |   6|   0|    6|          0|
    |tmp_149_reg_4890                                                           |   6|   0|    6|          0|
    |tmp_150_reg_4895                                                           |   6|   0|    6|          0|
    |tmp_151_reg_4900                                                           |   6|   0|    6|          0|
    |tmp_152_reg_4905                                                           |   6|   0|    6|          0|
    |tmp_153_reg_4910                                                           |   6|   0|    6|          0|
    |tmp_154_reg_4915                                                           |   6|   0|    6|          0|
    |tmp_155_reg_4920                                                           |   6|   0|    6|          0|
    |tmp_156_reg_4925                                                           |   6|   0|    6|          0|
    |tmp_157_reg_4930                                                           |   6|   0|    6|          0|
    |tmp_158_reg_4935                                                           |   6|   0|    6|          0|
    |tmp_159_reg_4940                                                           |   6|   0|    6|          0|
    |tmp_160_reg_4945                                                           |   6|   0|    6|          0|
    |tmp_161_reg_4950                                                           |   6|   0|    6|          0|
    |tmp_162_reg_4955                                                           |   6|   0|    6|          0|
    |tmp_163_reg_4960                                                           |   6|   0|    6|          0|
    |tmp_164_reg_4965                                                           |   6|   0|    6|          0|
    |tmp_165_reg_4970                                                           |   6|   0|    6|          0|
    |tmp_166_reg_4975                                                           |   6|   0|    6|          0|
    |tmp_167_reg_4980                                                           |   6|   0|    6|          0|
    |tmp_168_reg_4985                                                           |   6|   0|    6|          0|
    |tmp_169_reg_4990                                                           |   6|   0|    6|          0|
    |tmp_170_reg_4995                                                           |   6|   0|    6|          0|
    |tmp_171_reg_5000                                                           |   6|   0|    6|          0|
    |tmp_172_reg_5005                                                           |   6|   0|    6|          0|
    |tmp_173_reg_5010                                                           |   6|   0|    6|          0|
    |tmp_174_reg_5015                                                           |   6|   0|    6|          0|
    |tmp_175_reg_5020                                                           |   6|   0|    6|          0|
    |tmp_176_reg_5025                                                           |   6|   0|    6|          0|
    |tmp_177_reg_5030                                                           |   6|   0|    6|          0|
    |tmp_178_reg_5035                                                           |   6|   0|    6|          0|
    |tmp_179_reg_5040                                                           |   6|   0|    6|          0|
    |tmp_180_reg_5045                                                           |   6|   0|    6|          0|
    |tmp_181_reg_5050                                                           |   6|   0|    6|          0|
    |tmp_182_reg_5055                                                           |   6|   0|    6|          0|
    |tmp_183_reg_5060                                                           |   6|   0|    6|          0|
    |tmp_184_reg_5065                                                           |   6|   0|    6|          0|
    |tmp_185_reg_5070                                                           |   6|   0|    6|          0|
    |tmp_186_reg_5075                                                           |   6|   0|    6|          0|
    |tmp_187_reg_5080                                                           |   6|   0|    6|          0|
    |tmp_188_reg_5085                                                           |   6|   0|    6|          0|
    |tmp_189_reg_5090                                                           |   5|   0|    5|          0|
    |tmp_V_reg_4710                                                             |  16|   0|   16|          0|
    |trunc_ln344_reg_4775                                                       |   6|   0|    6|          0|
    |trunc_ln708_s_reg_5483                                                     |  16|   0|   16|          0|
    |icmp_ln336_reg_4751                                                        |  64|  32|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |3338|  32| 3275|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

