
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.492 ; gain = 49.906 ; free physical = 3008 ; free virtual = 7138
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:14]
INFO: [Synth 8-3491] module 'running_leds' declared at '/home/offersen/Documents/SDU/Workshop/Workshop2/running_leds.vhd:6' bound to instance 'running_leds0' of component 'running_leds' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'running_leds' [/home/offersen/Documents/SDU/Workshop/Workshop2/running_leds.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'running_leds' (1#1) [/home/offersen/Documents/SDU/Workshop/Workshop2/running_leds.vhd:13]
INFO: [Synth 8-3491] module 'level_shift' declared at '/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/level_shift.vhd:7' bound to instance 'level_shift0' of component 'level_shift' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'level_shift' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/level_shift.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'level_shift' (2#1) [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/level_shift.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/debounce.vhd:8' bound to instance 'debounce_up' of component 'debounce' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/debounce.vhd:8' bound to instance 'debounce_down' of component 'debounce' [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/offersen/Programs/vivadoprojects/workshop3/workshop3.srcs/sources_1/new/top.vhd:14]
WARNING: [Synth 8-3331] design debounce has unconnected port sw[3]
WARNING: [Synth 8-3331] design debounce has unconnected port sw[2]
WARNING: [Synth 8-3331] design debounce has unconnected port sw[1]
WARNING: [Synth 8-3331] design debounce has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1476.242 ; gain = 94.656 ; free physical = 3021 ; free virtual = 7152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.242 ; gain = 94.656 ; free physical = 3021 ; free virtual = 7151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.242 ; gain = 94.656 ; free physical = 3021 ; free virtual = 7151
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/offersen/Documents/SDU/Workshop/Workshop2/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/offersen/Documents/SDU/Workshop/Workshop2/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/offersen/Documents/SDU/Workshop/Workshop2/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.398 ; gain = 0.000 ; free physical = 2766 ; free virtual = 6897
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.398 ; gain = 0.000 ; free physical = 2767 ; free virtual = 6897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.398 ; gain = 0.000 ; free physical = 2767 ; free virtual = 6897
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.398 ; gain = 0.000 ; free physical = 2767 ; free virtual = 6897
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2844 ; free virtual = 6974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2844 ; free virtual = 6974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2845 ; free virtual = 6976
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "shift_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2834 ; free virtual = 6965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module running_leds 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module level_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "debounce_up/shift_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_down/shift_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_up/shift_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_down/shift_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port switches[3]
WARNING: [Synth 8-3331] design top has unconnected port switches[2]
WARNING: [Synth 8-3331] design top has unconnected port switches[1]
WARNING: [Synth 8-3331] design top has unconnected port switches[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2821 ; free virtual = 6954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2696 ; free virtual = 6828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT3   |     4|
|6     |LUT4   |    18|
|7     |LUT5   |     9|
|8     |LUT6   |    23|
|9     |FDRE   |   112|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   205|
|2     |  debounce_down |debounce     |    63|
|3     |  debounce_up   |debounce_0   |    63|
|4     |  level_shift0  |level_shift  |    21|
|5     |  running_leds0 |running_leds |    50|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.398 ; gain = 413.812 ; free physical = 2692 ; free virtual = 6825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.398 ; gain = 94.656 ; free physical = 2749 ; free virtual = 6881
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.406 ; gain = 413.812 ; free physical = 2749 ; free virtual = 6881
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.406 ; gain = 0.000 ; free physical = 2686 ; free virtual = 6819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.406 ; gain = 413.914 ; free physical = 2740 ; free virtual = 6873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.406 ; gain = 0.000 ; free physical = 2740 ; free virtual = 6873
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/offersen/Programs/vivadoprojects/workshop3/workshop3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 12:15:55 2019...
