{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665518966173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665518966174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 17:09:25 2022 " "Processing started: Tue Oct 11 17:09:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665518966174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665518966174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniCPU -c MiniCPU " "Command: quartus_sta MiniCPU -c MiniCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665518966174 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665518966265 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665518966775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518966813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518966813 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665518967099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniCPU.sdc " "Synopsys Design Constraints File file not found: 'MiniCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665518967117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INPUT_CLK INPUT_CLK " "create_clock -period 1.000 -name INPUT_CLK INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665518967118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665518967118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER " "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665518967118 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665518967118 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datac  to: combout " "Cell: inst2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665518967120 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665518967120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665518967121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665518967126 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665518967127 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665518967134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665518967161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665518967161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.488 " "Worst-case setup slack is -8.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.488            -148.572 INPUT_CLK  " "   -8.488            -148.572 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.231            -147.922 RST_DEBOUNCER  " "   -8.231            -147.922 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.288             -56.296 CLK_FPGA  " "   -3.288             -56.296 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 RST_DEBOUNCER  " "    0.246               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 INPUT_CLK  " "    0.393               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 CLK_FPGA  " "    0.426               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.717 " "Worst-case recovery slack is -5.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717             -52.407 INPUT_CLK  " "   -5.717             -52.407 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.460             -50.203 RST_DEBOUNCER  " "   -5.460             -50.203 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476             -44.342 CLK_FPGA  " "   -2.476             -44.342 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.518 " "Worst-case removal slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 RST_DEBOUNCER  " "    0.518               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 INPUT_CLK  " "    0.665               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 CLK_FPGA  " "    1.150               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -58.762 INPUT_CLK  " "   -2.636             -58.762 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -57.155 RST_DEBOUNCER  " "   -2.636             -57.155 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.036 CLK_FPGA  " "   -0.538             -14.036 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518967181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518967181 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665518967192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665518967220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665518968297 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datac  to: combout " "Cell: inst2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665518968361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665518968361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665518968365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665518968378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665518968378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.666 " "Worst-case setup slack is -8.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.666            -150.481 INPUT_CLK  " "   -8.666            -150.481 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.278            -147.114 RST_DEBOUNCER  " "   -8.278            -147.114 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.112             -52.349 CLK_FPGA  " "   -3.112             -52.349 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518968380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 RST_DEBOUNCER  " "    0.325               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 CLK_FPGA  " "    0.426               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 INPUT_CLK  " "    0.575               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518968385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.945 " "Worst-case recovery slack is -5.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.945             -54.792 INPUT_CLK  " "   -5.945             -54.792 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.557             -51.240 RST_DEBOUNCER  " "   -5.557             -51.240 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -39.874 CLK_FPGA  " "   -2.225             -39.874 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518968392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.511 " "Worst-case removal slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 RST_DEBOUNCER  " "    0.511               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 INPUT_CLK  " "    0.761               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 CLK_FPGA  " "    0.890               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518968396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -58.817 INPUT_CLK  " "   -2.636             -58.817 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -57.839 RST_DEBOUNCER  " "   -2.636             -57.839 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.076 CLK_FPGA  " "   -0.538             -14.076 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518968400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518968400 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665518968412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665518968561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665518969536 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datac  to: combout " "Cell: inst2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665518969584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665518969584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665518969588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665518969592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665518969592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.848 " "Worst-case setup slack is -4.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.848             -74.795 INPUT_CLK  " "   -4.848             -74.795 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.824             -77.697 RST_DEBOUNCER  " "   -4.824             -77.697 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -30.534 CLK_FPGA  " "   -1.912             -30.534 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 CLK_FPGA  " "    0.026               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 INPUT_CLK  " "    0.064               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 RST_DEBOUNCER  " "    0.101               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.153 " "Worst-case recovery slack is -3.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.153             -24.575 INPUT_CLK  " "   -3.153             -24.575 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.129             -24.775 RST_DEBOUNCER  " "   -3.129             -24.775 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436             -25.698 CLK_FPGA  " "   -1.436             -25.698 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.208 " "Worst-case removal slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 INPUT_CLK  " "    0.208               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 RST_DEBOUNCER  " "    0.245               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLK_FPGA  " "    0.286               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -47.888 INPUT_CLK  " "   -2.174             -47.888 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -46.696 RST_DEBOUNCER  " "   -2.174             -46.696 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.756 CLK_FPGA  " "   -0.098              -1.756 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969611 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665518969621 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datac  to: combout " "Cell: inst2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665518969768 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665518969768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665518969772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665518969776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665518969776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.526 " "Worst-case setup slack is -4.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.526             -68.210 INPUT_CLK  " "   -4.526             -68.210 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.502             -70.831 RST_DEBOUNCER  " "   -4.502             -70.831 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -26.834 CLK_FPGA  " "   -1.667             -26.834 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.073 " "Worst-case hold slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.138 CLK_FPGA  " "   -0.073              -0.138 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 INPUT_CLK  " "    0.099               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 RST_DEBOUNCER  " "    0.133               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.012 " "Worst-case recovery slack is -3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012             -23.428 INPUT_CLK  " "   -3.012             -23.428 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.988             -23.604 RST_DEBOUNCER  " "   -2.988             -23.604 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -21.712 CLK_FPGA  " "   -1.213             -21.712 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.138 " "Worst-case removal slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 CLK_FPGA  " "    0.138               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 INPUT_CLK  " "    0.228               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 RST_DEBOUNCER  " "    0.262               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -45.618 INPUT_CLK  " "   -2.174             -45.618 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -44.666 RST_DEBOUNCER  " "   -2.174             -44.666 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -1.778 CLK_FPGA  " "   -0.100              -1.778 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665518969798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665518969798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665518971399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665518971400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665518971456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 17:09:31 2022 " "Processing ended: Tue Oct 11 17:09:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665518971456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665518971456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665518971456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665518971456 ""}
