Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 13 19:02:02 2023
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           16 |
| No           | No                    | Yes                    |              54 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             114 |           24 |
| Yes          | Yes                   | No                     |              32 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                             Enable Signal                                                            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        |                                                                                                                                      |                  |                1 |              1 |         1.00 |
| ~design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        |                                                                                                                                      |                  |                1 |              1 |         1.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg_i_1_n_0      |                                                                                                                                      |                  |                1 |              1 |         1.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inc_reg_i_2_n_0         |                                                                                                                                      |                  |                1 |              1 |         1.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff_reg_i_1_n_0   |                                                                                                                                      |                  |                1 |              2 |         2.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]_i_2_n_0     |                                                                                                                                      |                  |                1 |              2 |         2.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d__0             |                                                                                                                                      |                  |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                                                          |                                                                                                                                      |                  |                1 |              4 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_2_n_0 |                                                                                                                                      |                  |                1 |              4 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d__0             |                                                                                                                                      |                  |                1 |              4 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1_n_0                                                | BTNC_IBUF        |                2 |              8 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_d                                                                      | BTNC_IBUF        |                2 |              8 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/E[0]                                                                            | BTNC_IBUF        |                2 |              8 |         4.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff_reg_i_1_n_0                                                           | BTNC_IBUF        |                2 |             10 |         5.00 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        |                                                                                                                                      | BTNC_IBUF        |                3 |             16 |         5.33 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_1_n_0                                                           | BTNC_IBUF        |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                                                          | design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | BTNC_IBUF        |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                                          | design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | BTNC_IBUF        |                3 |             16 |         5.33 |
| ~design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        |                                                                                                                                      | BTNC_IBUF        |                5 |             17 |         3.40 |
|  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_1_n_0 |                                                                                                                                      |                  |                6 |             18 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                                                          |                                                                                                                                      | BTNC_IBUF        |                6 |             21 |         3.50 |
| ~design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[31]_i_1_n_0                                                                  | BTNC_IBUF        |                5 |             32 |         6.40 |
| ~design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1        | design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/E[0]                                                                                | BTNC_IBUF        |                6 |             32 |         5.33 |
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


