# Hi there, I'm Manish Kumar Badamoni ðŸ‘‹

## About Me

I'm a Graduate Student in Electrical and Computer Engineering at **SUNY at Albany**, specializing in **ASIC Design**, **Verification Methodologies**. Currently, I work as a **Senior Research Support Specialist** at the Research Foundation at SUNY. Iâ€™m looking to collaborate as **Verification Engineer/Circuit Design Engineer/ASIC Design Engineer.**

## Skills & Expertise
- **Programming:** SystemVerilog, Verilog, VHDL, Python, C++, Perl, C, Linux.
- **Tools:** Cadence Xcelium, JasperGold, Xilinx Vivado, Synopsys VCS, Mentor Questa, MATLAB
- **Concepts:** x86 Architecture, ARM and RISC-V Architecture, Cache Hierarchy, Multiprocessor Computer Architecture, OOO Pipeline, Cache Coherence Protocols (MSI, MESI, MOESI), Branch Prediction, RTL & ASIC design, UVM, Assertions, Constraints, OOPs, Communication Protocols (SPI, I2C, UART), AMBA Protocols (AXI, APB).
- **Scripting and GUI:** Python, Perl
## Professional Experience

### Senior Research Support Specialist  
**The Research Foundation for SUNY â€“ Albany, NY**  
*May 2025 â€“ Present*  

### Senior Research Aide  
**The Research Foundation for SUNY â€“ Albany, NY**  
*September 2024 â€“ April 2025*  

### Student Assistant  
**College of Nanotechnology, Science, and Engineering â€“ University at Albany, Albany, NY**  
*May 2024 â€“ August 2024*  
- Designed and implemented an **asynchronous FIFO** (First-In-First-Out) buffer in **Verilog** for cross-clock domain communication.  
- Integrated multiple FIFOs between memory and a **systolic array** to manage clock speed variations and prevent data loss.  
- Conducted extensive **functional verification** using GTKWave to ensure data integrity and correct signal timing.  
- Researched **hardware security vulnerabilities** by simulating Trojan injections and manipulating read/write pointer logic.
---

## Course Projects


### Systolic Array Accelerator | Cadence XCelium   
- Designed a MAC (Multiply and Accumulate) unit and an 8-bit 4Ã—4 matrix multiplier by utilizing 16 MAC instances for efficient matrix computations.  
- Developed the matrix multiplier in Verilog for simulation in Cadence, ensuring proper synchronization.

### Design of an Asynchronous Integer Arithmetic and Logic Processor | Xilinx, FPGA  
*April 2024*  
- Developed a binary arithmetic and logic processor for performing integer operations.  
- Created a custom IP in Vivado IP Integrator block design and integrated it into a larger system for efficient data processing.  
- Utilized VHDL to design user-defined IP blocks, ensuring modularity and scalability within the Vivado environment.

## Education

- **Master of Science in Electrical and Computer Engineering**  
  *University at Albany, State University of New York (Aug 2023 â€“ May 2025)*  
  **CGPA:** 3.6 / 4.0  
  *Relevant Coursework:* Integrated Circuit Devices, ASIC Design, Reconfigurable Computing, Deep Learning, Quantum Physics.

- **Bachelor of Technology in Electronics and Communication Engineering**  
  *Indian Institute of Information Technology, Sri City (2019 â€“ 2023)*  
  **CGPA:** 7.5 / 10  

## Contact

- **Email:** [manishkumar.b010@gmail.com](mailto:manishkumar.b010@gmail.com)
- **LinkedIn:** [Manish Kumar Badamoni](https://www.linkedin.com/in/mbadamoni)

---

Feel free to reach out if you would like to collaborate on projects related to digital hardware design, semiconductor technology, or ASIC development!
