ISim log file
Running: F:\University\Computer Architecture\Lab\AZ ISE Project\ArrayMultiplier\TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Test: OK
User(VHDL) Code Called Simulation Stop
In process TestBench.vhd:tb 
 
INFO: Simulator is stopped.
