Report time       : Tue May 15 01:27:24 MPST 2018.
Solution          : hog_svm_fpga.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|          25174|          30133|          35093|          25175|          25175|          25175|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
