============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Dec 15 2025  02:19:55 pm
  Module:                 average
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-266 ps) Setup Check with Pin u_sum/current_total_reg[31]/clk->d
          Group: in2reg
     Startpoint: (R) data_in[1]
          Clock: (R) core_clk
       Endpoint: (R) u_sum/current_total_reg[31]/d
          Clock: (R) core_clk

                     Capture       Launch     
        Clock Edge:+    3200            0     
        Drv Adjust:+       0           17     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3200           17     
                                              
             Setup:-      64                  
       Uncertainty:-     125                  
     Required Time:=    3010                  
      Launch Clock:-      17                  
       Input Delay:-    2000                  
         Data Path:-    1259                  
             Slack:=    -266                  

Exceptions/Constraints:
  input_delay             2000            average.sdc_line_15_34_1   

#-----------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                        (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  data_in[1]                              (u)     -        R     (arrival)            4    55     0    2017 
  u_sum/add_70_48/g6/z                    (u)     in_1->z  F     unmapped_nor2        1     0    60    2077 
  u_sum/add_70_48/g70/z                   (u)     in_0->z  R     unmapped_not         2     0    50    2126 
  u_sum/add_70_48/g71/z                   (u)     in_1->z  F     unmapped_nand2       1     0    60    2187 
  u_sum/add_70_48/g72/z                   (u)     in_1->z  R     unmapped_nand2       3     0    78    2265 
  u_sum/add_70_48/g136/z                  (u)     in_1->z  F     unmapped_nand2       1     0    60    2325 
  u_sum/add_70_48/g137/z                  (u)     in_1->z  R     unmapped_nand2       5     0    93    2418 
  u_sum/add_70_48/g217/z                  (u)     in_0->z  F     unmapped_nand2       1     0    60    2478 
  u_sum/add_70_48/g218/z                  (u)     in_1->z  R     unmapped_nand2       9     0   110    2588 
  u_sum/add_70_48/g287/z                  (u)     in_1->z  F     unmapped_nand2       1     0    60    2648 
  u_sum/add_70_48/g288/z                  (u)     in_1->z  R     unmapped_nand2      17     0   142    2791 
  u_sum/add_70_48/g367/z                  (u)     in_0->z  F     unmapped_nand2       1     0    60    2851 
  u_sum/add_70_48/g368/z                  (u)     in_1->z  R     unmapped_nand2       1     0    60    2911 
  u_sum/add_70_48/g454/z                  (u)     in_0->z  R     unmapped_xnor2       2     0   131    3042 
  u_sum/mux_current_total_next_68_27/g2/z (u)     data1->z R     unmapped_bmux2       1     0   117    3159 
  u_sum/mux_current_total_next_65_13/g1/z (u)     data0->z R     unmapped_bmux2       1     0   117    3276 
  u_sum/current_total_reg[31]/d           -       -        R     unmapped_d_flop      1     -     0    3276 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

