Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 01:58:57 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        6.2654
  Critical Path Slack:         2.2922
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6267
  Critical Path Slack:         7.7067
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.7946
  Critical Path Slack:         0.8063
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        9.5172
  Critical Path Slack:        -0.2004
  Critical Path Clk Period:   10.2000
  Total Negative Slack:       -0.8614
  No. of Violating Paths:      5.0000
  Worst Hold Violation:       -0.1692
  Total Hold Violation:      -13.2958
  No. of Hold Violations:    411.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5177
  Critical Path Slack:         3.8005
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0564
  Total Hold Violation:       -0.1414
  No. of Hold Violations:      9.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29343
  Buf/Inv Cell Count:            6299
  Buf Cell Count:                1204
  Inv Cell Count:                5095
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     23956
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54145.0142
  Noncombinational Area:   37101.9998
  Buf/Inv Area:             6654.0071
  Total Buffer Area:        1630.3295
  Total Inverter Area:      5023.6776
  Macro/Black Box Area:        0.0000
  Net Area:                  845.6232
  Net XLength        :    587493.5625
  Net YLength        :    599666.1875
  -----------------------------------
  Cell Area:               91247.0139
  Design Area:             92092.6371
  Net Length        :    1187159.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         31979
  Nets With Violations:            20
  Max Trans Violations:            10
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            108.1505
  -----------------------------------------
  Overall Compile Time:            109.0784
  Overall Compile Wall Clock Time: 109.3114

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.2004  TNS: 0.8614  Number of Violating Paths: 5  (with Crosstalk delta delays)
  Design  WNS: 0.2004  TNS: 0.8614  Number of Violating Paths: 5  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.1692  TNS: 13.4372  Number of Violating Paths: 420  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.1692  TNS: 13.4372  Number of Violating Paths: 420  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
