[2025-09-17 04:40:51] START suite=qualcomm_srv trace=srv714_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv714_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2633341 heartbeat IPC: 3.797 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5044835 heartbeat IPC: 4.147 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5044835 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5044835 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13999514 heartbeat IPC: 1.117 cumulative IPC: 1.117 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 22849824 heartbeat IPC: 1.13 cumulative IPC: 1.123 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 31656529 heartbeat IPC: 1.135 cumulative IPC: 1.127 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 40586094 heartbeat IPC: 1.12 cumulative IPC: 1.125 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 49497640 heartbeat IPC: 1.122 cumulative IPC: 1.125 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 58421912 heartbeat IPC: 1.121 cumulative IPC: 1.124 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 67398508 heartbeat IPC: 1.114 cumulative IPC: 1.123 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 76372157 heartbeat IPC: 1.114 cumulative IPC: 1.122 (Simulation time: 00 hr 10 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv714_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 85393030 heartbeat IPC: 1.109 cumulative IPC: 1.12 (Simulation time: 00 hr 11 min 20 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 94302581 heartbeat IPC: 1.122 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 27 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 89257746 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 89257746 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv714_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12 instructions: 100000003 cycles: 89257746
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 15.91 Average ROB Occupancy at Mispredict: 26.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3794
BRANCH_INDIRECT: 0.4173
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9153
BRANCH_INDIRECT_CALL: 0.599
BRANCH_RETURN: 0.6051


====Backend Stall Breakdown====
ROB_STALL: 72977
LQ_STALL: 0
SQ_STALL: 499873


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.7381
REPLAY_LOAD: 70.71667
NON_REPLAY_LOAD: 14.352197

== Total ==
ADDR_TRANS: 4063
REPLAY_LOAD: 4243
NON_REPLAY_LOAD: 64671

== Counts ==
ADDR_TRANS: 42
REPLAY_LOAD: 60
NON_REPLAY_LOAD: 4506

cpu0->cpu0_STLB TOTAL        ACCESS:    1875158 HIT:    1870871 MISS:       4287 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1875158 HIT:    1870871 MISS:       4287 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 217.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8363719 HIT:    7433856 MISS:     929863 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6797440 HIT:    6018397 MISS:     779043 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     560666 HIT:     430075 MISS:     130591 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     997793 HIT:     984944 MISS:      12849 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7820 HIT:        440 MISS:       7380 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14964463 HIT:    8016865 MISS:    6947598 MSHR_MERGE:    1642149
cpu0->cpu0_L1I LOAD         ACCESS:   14964463 HIT:    8016865 MISS:    6947598 MSHR_MERGE:    1642149
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30344335 HIT:   26800675 MISS:    3543660 MSHR_MERGE:    1483179
cpu0->cpu0_L1D LOAD         ACCESS:   17043905 HIT:   15178523 MISS:    1865382 MSHR_MERGE:     373390
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13291648 HIT:   11621287 MISS:    1670361 MSHR_MERGE:    1109692
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8782 HIT:        865 MISS:       7917 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12418783 HIT:   10516015 MISS:    1902768 MSHR_MERGE:     952646
cpu0->cpu0_ITLB LOAD         ACCESS:   12418783 HIT:   10516015 MISS:    1902768 MSHR_MERGE:     952646
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28775656 HIT:   27536015 MISS:    1239641 MSHR_MERGE:     314606
cpu0->cpu0_DTLB LOAD         ACCESS:   28775656 HIT:   27536015 MISS:    1239641 MSHR_MERGE:     314606
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.928 cycles
cpu0->LLC TOTAL        ACCESS:    1123953 HIT:    1073010 MISS:      50943 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     779043 HIT:     759072 MISS:      19971 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     130591 HIT:     103923 MISS:      26668 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206939 HIT:     206747 MISS:        192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7380 HIT:       3268 MISS:       4112 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3488
  ROW_BUFFER_MISS:      47262
  AVG DBUS CONGESTED CYCLE: 3.567
Channel 0 WQ ROW_BUFFER_HIT:        937
  ROW_BUFFER_MISS:      18508
  FULL:          0
Channel 0 REFRESHES ISSUED:       7438

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517782       443983        78053         2577
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           86          487          267
  STLB miss resolved @ L2C                0           52           64          260           82
  STLB miss resolved @ LLC                0          109          224         1838          671
  STLB miss resolved @ MEM                0            2          226         2362         2223

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161376        48715      1273177       127972          398
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           45          145           58
  STLB miss resolved @ L2C                0           37           27           39            2
  STLB miss resolved @ LLC                0           67          100          400           71
  STLB miss resolved @ MEM                0            0           63          223          158
[2025-09-17 04:53:18] END   suite=qualcomm_srv trace=srv714_ap (rc=0)
