|vga_snake
clock_50 => clock_50.IN3
k0 => k0.IN2
k1 => k1.IN2
k2 => k2.IN2
k3 => k3.IN2
SW0 => SW0.IN2
SW1 => SW1.IN2
vga_red[0] <= vga_sync:vga_sync_int.red_out
vga_red[1] <= vga_sync:vga_sync_int.red_out
vga_red[2] <= vga_sync:vga_sync_int.red_out
vga_red[3] <= vga_sync:vga_sync_int.red_out
vga_red[4] <= vga_sync:vga_sync_int.red_out
vga_red[5] <= vga_sync:vga_sync_int.red_out
vga_red[6] <= vga_sync:vga_sync_int.red_out
vga_red[7] <= vga_sync:vga_sync_int.red_out
vga_green[0] <= vga_sync:vga_sync_int.green_out
vga_green[1] <= vga_sync:vga_sync_int.green_out
vga_green[2] <= vga_sync:vga_sync_int.green_out
vga_green[3] <= vga_sync:vga_sync_int.green_out
vga_green[4] <= vga_sync:vga_sync_int.green_out
vga_green[5] <= vga_sync:vga_sync_int.green_out
vga_green[6] <= vga_sync:vga_sync_int.green_out
vga_green[7] <= vga_sync:vga_sync_int.green_out
vga_blue[0] <= vga_sync:vga_sync_int.blue_out
vga_blue[1] <= vga_sync:vga_sync_int.blue_out
vga_blue[2] <= vga_sync:vga_sync_int.blue_out
vga_blue[3] <= vga_sync:vga_sync_int.blue_out
vga_blue[4] <= vga_sync:vga_sync_int.blue_out
vga_blue[5] <= vga_sync:vga_sync_int.blue_out
vga_blue[6] <= vga_sync:vga_sync_int.blue_out
vga_blue[7] <= vga_sync:vga_sync_int.blue_out
video_blank <= vga_sync:vga_sync_int.video_on
video_clock <= video_clock_int.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync <= vga_sync:vga_sync_int.horiz_sync_out
vert_sync <= v_sync_int.DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|snake:snake_inst
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add2.IN20
pixel_row[0] => Add3.IN23
pixel_row[0] => LessThan6.IN11
pixel_row[0] => LessThan7.IN11
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan12.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add2.IN19
pixel_row[1] => Add3.IN22
pixel_row[1] => LessThan6.IN10
pixel_row[1] => LessThan7.IN10
pixel_row[1] => LessThan11.IN19
pixel_row[1] => LessThan12.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add2.IN17
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan6.IN9
pixel_row[2] => LessThan7.IN9
pixel_row[2] => LessThan11.IN18
pixel_row[2] => LessThan12.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add2.IN15
pixel_row[3] => Add2.IN16
pixel_row[3] => Add5.IN14
pixel_row[3] => LessThan7.IN8
pixel_row[3] => LessThan11.IN17
pixel_row[3] => LessThan12.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add2.IN13
pixel_row[4] => Add2.IN14
pixel_row[4] => Add5.IN13
pixel_row[4] => LessThan7.IN7
pixel_row[4] => LessThan11.IN16
pixel_row[4] => LessThan12.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add2.IN11
pixel_row[5] => Add2.IN12
pixel_row[5] => Add5.IN12
pixel_row[5] => LessThan7.IN6
pixel_row[5] => LessThan11.IN15
pixel_row[5] => LessThan12.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add2.IN9
pixel_row[6] => Add2.IN10
pixel_row[6] => Add5.IN11
pixel_row[6] => LessThan7.IN5
pixel_row[6] => LessThan11.IN14
pixel_row[6] => LessThan12.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add2.IN7
pixel_row[7] => Add2.IN8
pixel_row[7] => Add5.IN10
pixel_row[7] => LessThan7.IN4
pixel_row[7] => LessThan11.IN13
pixel_row[7] => LessThan12.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add2.IN5
pixel_row[8] => Add2.IN6
pixel_row[8] => Add5.IN9
pixel_row[8] => LessThan7.IN3
pixel_row[8] => LessThan11.IN12
pixel_row[8] => LessThan12.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add2.IN3
pixel_row[9] => Add2.IN4
pixel_row[9] => Add5.IN8
pixel_row[9] => LessThan7.IN2
pixel_row[9] => LessThan11.IN11
pixel_row[9] => LessThan12.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => rdaddress.DATAB
pixel_column[0] => LessThan4.IN10
pixel_column[0] => LessThan5.IN10
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => rdaddress.DATAB
pixel_column[1] => LessThan4.IN9
pixel_column[1] => LessThan5.IN9
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => rdaddress.DATAB
pixel_column[2] => LessThan4.IN8
pixel_column[2] => LessThan5.IN8
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => rdaddress.DATAB
pixel_column[3] => Add4.IN14
pixel_column[3] => LessThan5.IN7
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => rdaddress.DATAB
pixel_column[4] => Add4.IN13
pixel_column[4] => LessThan5.IN6
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => rdaddress.DATAB
pixel_column[5] => Add4.IN12
pixel_column[5] => LessThan5.IN5
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => rdaddress.DATAB
pixel_column[6] => Add4.IN11
pixel_column[6] => LessThan5.IN4
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add3.IN26
pixel_column[7] => Add4.IN10
pixel_column[7] => LessThan5.IN3
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add3.IN25
pixel_column[8] => Add4.IN9
pixel_column[8] => LessThan5.IN2
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add3.IN24
pixel_column[9] => Add4.IN8
pixel_column[9] => LessThan5.IN1
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => freeze_init.CLK
vert_sync => r_pause[0].CLK
vert_sync => r_pause[1].CLK
vert_sync => r_pause[2].CLK
vert_sync => r_pause[3].CLK
vert_sync => r_pause[4].CLK
vert_sync => r_pause[5].CLK
vert_sync => r_pause[6].CLK
vert_sync => r_pause[7].CLK
vert_sync => r_pause[8].CLK
vert_sync => r_pause[9].CLK
vert_sync => r_pause[10].CLK
vert_sync => r_pause[11].CLK
vert_sync => r_pause[12].CLK
vert_sync => r_pause[13].CLK
vert_sync => r_pause[14].CLK
vert_sync => r_pause[15].CLK
vert_sync => r_pause[16].CLK
vert_sync => r_pause[17].CLK
vert_sync => r_pause[18].CLK
vert_sync => freeze.CLK
vert_sync => hv_.CLK
vert_sync => apple_y_pos[0].CLK
vert_sync => apple_y_pos[1].CLK
vert_sync => apple_y_pos[2].CLK
vert_sync => apple_y_pos[3].CLK
vert_sync => apple_y_pos[4].CLK
vert_sync => apple_y_pos[5].CLK
vert_sync => apple_y_pos[6].CLK
vert_sync => apple_y_pos[7].CLK
vert_sync => apple_y_pos[8].CLK
vert_sync => apple_x_pos[0].CLK
vert_sync => apple_x_pos[1].CLK
vert_sync => apple_x_pos[2].CLK
vert_sync => apple_x_pos[3].CLK
vert_sync => apple_x_pos[4].CLK
vert_sync => apple_x_pos[5].CLK
vert_sync => apple_x_pos[6].CLK
vert_sync => apple_x_pos[7].CLK
vert_sync => apple_x_pos[8].CLK
vert_sync => apple_x_pos[9].CLK
vert_sync => snake_y_motion[0].CLK
vert_sync => snake_y_motion[1].CLK
vert_sync => snake_y_motion[2].CLK
vert_sync => snake_y_motion[3].CLK
vert_sync => snake_y_motion[4].CLK
vert_sync => snake_y_motion[5].CLK
vert_sync => snake_y_motion[6].CLK
vert_sync => snake_y_motion[7].CLK
vert_sync => snake_y_motion[8].CLK
vert_sync => snake_x_motion[0].CLK
vert_sync => snake_x_motion[1].CLK
vert_sync => snake_x_motion[2].CLK
vert_sync => snake_x_motion[3].CLK
vert_sync => snake_x_motion[4].CLK
vert_sync => snake_x_motion[5].CLK
vert_sync => snake_x_motion[6].CLK
vert_sync => snake_x_motion[7].CLK
vert_sync => snake_x_motion[8].CLK
vert_sync => snake_x_motion[9].CLK
vert_sync => snake_x_pos[0].CLK
vert_sync => snake_x_pos[1].CLK
vert_sync => snake_x_pos[2].CLK
vert_sync => snake_x_pos[3].CLK
vert_sync => snake_x_pos[4].CLK
vert_sync => snake_x_pos[5].CLK
vert_sync => snake_x_pos[6].CLK
vert_sync => snake_x_pos[7].CLK
vert_sync => snake_x_pos[8].CLK
vert_sync => snake_x_pos[9].CLK
vert_sync => snake_y_pos[0].CLK
vert_sync => snake_y_pos[1].CLK
vert_sync => snake_y_pos[2].CLK
vert_sync => snake_y_pos[3].CLK
vert_sync => snake_y_pos[4].CLK
vert_sync => snake_y_pos[5].CLK
vert_sync => snake_y_pos[6].CLK
vert_sync => snake_y_pos[7].CLK
vert_sync => snake_y_pos[8].CLK
vert_sync => prev_dir~5.DATAIN
vert_sync => direction~5.DATAIN
clk50 => ~NO_FANOUT~
k0 => always2.IN1
k0 => always2.IN1
k0 => always2.IN0
k1 => always2.IN0
k1 => always2.IN0
k1 => always2.IN0
k2 => always2.IN1
k2 => always2.IN1
k2 => always2.IN1
k3 => always2.IN1
k3 => always2.IN1
k3 => always2.IN1
reset => red.IN1
reset => green.IN1
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => hv_.OUTPUTSELECT
reset => freeze.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => r_pause.OUTPUTSELECT
reset => freeze_init.OUTPUTSELECT
reset => a.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_w.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => always2.IN1
pixel_clock => pixel_clock.IN1
red <= red.DB_MAX_OUTPUT_PORT_TYPE
green <= green.DB_MAX_OUTPUT_PORT_TYPE
blue <= blue.DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst
clock => clock.IN1
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdaddress[16] => rdaddress[16].IN1
rdaddress[17] => rdaddress[17].IN1
rdaddress[18] => rdaddress[18].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wraddress[18] => wraddress[18].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_nou1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nou1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nou1:auto_generated.address_a[0]
address_a[1] => altsyncram_nou1:auto_generated.address_a[1]
address_a[2] => altsyncram_nou1:auto_generated.address_a[2]
address_a[3] => altsyncram_nou1:auto_generated.address_a[3]
address_a[4] => altsyncram_nou1:auto_generated.address_a[4]
address_a[5] => altsyncram_nou1:auto_generated.address_a[5]
address_a[6] => altsyncram_nou1:auto_generated.address_a[6]
address_a[7] => altsyncram_nou1:auto_generated.address_a[7]
address_a[8] => altsyncram_nou1:auto_generated.address_a[8]
address_a[9] => altsyncram_nou1:auto_generated.address_a[9]
address_a[10] => altsyncram_nou1:auto_generated.address_a[10]
address_a[11] => altsyncram_nou1:auto_generated.address_a[11]
address_a[12] => altsyncram_nou1:auto_generated.address_a[12]
address_a[13] => altsyncram_nou1:auto_generated.address_a[13]
address_a[14] => altsyncram_nou1:auto_generated.address_a[14]
address_a[15] => altsyncram_nou1:auto_generated.address_a[15]
address_a[16] => altsyncram_nou1:auto_generated.address_a[16]
address_a[17] => altsyncram_nou1:auto_generated.address_a[17]
address_a[18] => altsyncram_nou1:auto_generated.address_a[18]
address_b[0] => altsyncram_nou1:auto_generated.address_b[0]
address_b[1] => altsyncram_nou1:auto_generated.address_b[1]
address_b[2] => altsyncram_nou1:auto_generated.address_b[2]
address_b[3] => altsyncram_nou1:auto_generated.address_b[3]
address_b[4] => altsyncram_nou1:auto_generated.address_b[4]
address_b[5] => altsyncram_nou1:auto_generated.address_b[5]
address_b[6] => altsyncram_nou1:auto_generated.address_b[6]
address_b[7] => altsyncram_nou1:auto_generated.address_b[7]
address_b[8] => altsyncram_nou1:auto_generated.address_b[8]
address_b[9] => altsyncram_nou1:auto_generated.address_b[9]
address_b[10] => altsyncram_nou1:auto_generated.address_b[10]
address_b[11] => altsyncram_nou1:auto_generated.address_b[11]
address_b[12] => altsyncram_nou1:auto_generated.address_b[12]
address_b[13] => altsyncram_nou1:auto_generated.address_b[13]
address_b[14] => altsyncram_nou1:auto_generated.address_b[14]
address_b[15] => altsyncram_nou1:auto_generated.address_b[15]
address_b[16] => altsyncram_nou1:auto_generated.address_b[16]
address_b[17] => altsyncram_nou1:auto_generated.address_b[17]
address_b[18] => altsyncram_nou1:auto_generated.address_b[18]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nou1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_nou1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[13] => decode_3na:decode2.data[0]
address_a[13] => decode_3na:wren_decode_a.data[0]
address_a[14] => decode_3na:decode2.data[1]
address_a[14] => decode_3na:wren_decode_a.data[1]
address_a[15] => decode_3na:decode2.data[2]
address_a[15] => decode_3na:wren_decode_a.data[2]
address_a[16] => decode_3na:decode2.data[3]
address_a[16] => decode_3na:wren_decode_a.data[3]
address_a[17] => decode_3na:decode2.data[4]
address_a[17] => decode_3na:wren_decode_a.data[4]
address_a[18] => decode_3na:decode2.data[5]
address_a[18] => decode_3na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_s2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_s2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_s2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_s2a:rden_decode_b.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_s2a:rden_decode_b.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_s2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => address_reg_b[5].CLK
clock0 => address_reg_b[4].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
q_b[0] <= mux_chb:mux3.result[0]
wren_a => decode_3na:decode2.enable
wren_a => decode_3na:wren_decode_a.enable


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:decode2
data[0] => w_anode1004w[1].IN0
data[0] => w_anode1014w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1140w[1].IN1
data[0] => w_anode1150w[1].IN0
data[0] => w_anode1160w[1].IN1
data[0] => w_anode1170w[1].IN0
data[0] => w_anode1180w[1].IN1
data[0] => w_anode1190w[1].IN0
data[0] => w_anode1200w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1233w[1].IN1
data[0] => w_anode1243w[1].IN0
data[0] => w_anode1253w[1].IN1
data[0] => w_anode1263w[1].IN0
data[0] => w_anode1273w[1].IN1
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1293w[1].IN1
data[0] => w_anode564w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode591w[1].IN0
data[0] => w_anode601w[1].IN1
data[0] => w_anode611w[1].IN0
data[0] => w_anode621w[1].IN1
data[0] => w_anode631w[1].IN0
data[0] => w_anode641w[1].IN1
data[0] => w_anode664w[1].IN0
data[0] => w_anode675w[1].IN1
data[0] => w_anode685w[1].IN0
data[0] => w_anode695w[1].IN1
data[0] => w_anode705w[1].IN0
data[0] => w_anode715w[1].IN1
data[0] => w_anode725w[1].IN0
data[0] => w_anode735w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode768w[1].IN1
data[0] => w_anode778w[1].IN0
data[0] => w_anode788w[1].IN1
data[0] => w_anode798w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode818w[1].IN0
data[0] => w_anode828w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[0] => w_anode911w[1].IN0
data[0] => w_anode921w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode954w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode974w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode994w[1].IN1
data[1] => w_anode1004w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1129w[2].IN0
data[1] => w_anode1140w[2].IN0
data[1] => w_anode1150w[2].IN1
data[1] => w_anode1160w[2].IN1
data[1] => w_anode1170w[2].IN0
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1190w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1222w[2].IN0
data[1] => w_anode1233w[2].IN0
data[1] => w_anode1243w[2].IN1
data[1] => w_anode1253w[2].IN1
data[1] => w_anode1263w[2].IN0
data[1] => w_anode1273w[2].IN0
data[1] => w_anode1283w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode564w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN1
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN0
data[1] => w_anode631w[2].IN1
data[1] => w_anode641w[2].IN1
data[1] => w_anode664w[2].IN0
data[1] => w_anode675w[2].IN0
data[1] => w_anode685w[2].IN1
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN1
data[1] => w_anode757w[2].IN0
data[1] => w_anode768w[2].IN0
data[1] => w_anode778w[2].IN1
data[1] => w_anode788w[2].IN1
data[1] => w_anode798w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode818w[2].IN1
data[1] => w_anode828w[2].IN1
data[1] => w_anode850w[2].IN0
data[1] => w_anode861w[2].IN0
data[1] => w_anode871w[2].IN1
data[1] => w_anode881w[2].IN1
data[1] => w_anode891w[2].IN0
data[1] => w_anode901w[2].IN0
data[1] => w_anode911w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode943w[2].IN0
data[1] => w_anode954w[2].IN0
data[1] => w_anode964w[2].IN1
data[1] => w_anode974w[2].IN1
data[1] => w_anode984w[2].IN0
data[1] => w_anode994w[2].IN0
data[2] => w_anode1004w[3].IN1
data[2] => w_anode1014w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1129w[3].IN0
data[2] => w_anode1140w[3].IN0
data[2] => w_anode1150w[3].IN0
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1170w[3].IN1
data[2] => w_anode1180w[3].IN1
data[2] => w_anode1190w[3].IN1
data[2] => w_anode1200w[3].IN1
data[2] => w_anode1222w[3].IN0
data[2] => w_anode1233w[3].IN0
data[2] => w_anode1243w[3].IN0
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1263w[3].IN1
data[2] => w_anode1273w[3].IN1
data[2] => w_anode1283w[3].IN1
data[2] => w_anode1293w[3].IN1
data[2] => w_anode564w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN0
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[2] => w_anode641w[3].IN1
data[2] => w_anode664w[3].IN0
data[2] => w_anode675w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN1
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode757w[3].IN0
data[2] => w_anode768w[3].IN0
data[2] => w_anode778w[3].IN0
data[2] => w_anode788w[3].IN0
data[2] => w_anode798w[3].IN1
data[2] => w_anode808w[3].IN1
data[2] => w_anode818w[3].IN1
data[2] => w_anode828w[3].IN1
data[2] => w_anode850w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN0
data[2] => w_anode881w[3].IN0
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
data[2] => w_anode911w[3].IN1
data[2] => w_anode921w[3].IN1
data[2] => w_anode943w[3].IN0
data[2] => w_anode954w[3].IN0
data[2] => w_anode964w[3].IN0
data[2] => w_anode974w[3].IN0
data[2] => w_anode984w[3].IN1
data[2] => w_anode994w[3].IN1
data[3] => w_anode1025w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1211w[1].IN1
data[3] => w_anode547w[1].IN0
data[3] => w_anode653w[1].IN1
data[3] => w_anode746w[1].IN0
data[3] => w_anode839w[1].IN1
data[3] => w_anode932w[1].IN0
data[4] => w_anode1025w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1211w[2].IN1
data[4] => w_anode547w[2].IN0
data[4] => w_anode653w[2].IN0
data[4] => w_anode746w[2].IN1
data[4] => w_anode839w[2].IN1
data[4] => w_anode932w[2].IN0
data[5] => w_anode1025w[3].IN1
data[5] => w_anode1118w[3].IN1
data[5] => w_anode1211w[3].IN1
data[5] => w_anode547w[3].IN0
data[5] => w_anode653w[3].IN0
data[5] => w_anode746w[3].IN0
data[5] => w_anode839w[3].IN0
data[5] => w_anode932w[3].IN1
enable => w_anode1025w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1211w[1].IN0
enable => w_anode547w[1].IN0
enable => w_anode653w[1].IN0
enable => w_anode746w[1].IN0
enable => w_anode839w[1].IN0
enable => w_anode932w[1].IN0
eq[0] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode611w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode621w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode631w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode641w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode778w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode818w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode828w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode954w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode994w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_s2a:rden_decode_b
data[0] => w_anode1325w[1].IN0
data[0] => w_anode1342w[1].IN1
data[0] => w_anode1352w[1].IN0
data[0] => w_anode1362w[1].IN1
data[0] => w_anode1372w[1].IN0
data[0] => w_anode1382w[1].IN1
data[0] => w_anode1392w[1].IN0
data[0] => w_anode1402w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1437w[1].IN1
data[0] => w_anode1447w[1].IN0
data[0] => w_anode1457w[1].IN1
data[0] => w_anode1467w[1].IN0
data[0] => w_anode1477w[1].IN1
data[0] => w_anode1487w[1].IN0
data[0] => w_anode1497w[1].IN1
data[0] => w_anode1520w[1].IN0
data[0] => w_anode1531w[1].IN1
data[0] => w_anode1541w[1].IN0
data[0] => w_anode1551w[1].IN1
data[0] => w_anode1561w[1].IN0
data[0] => w_anode1571w[1].IN1
data[0] => w_anode1581w[1].IN0
data[0] => w_anode1591w[1].IN1
data[0] => w_anode1614w[1].IN0
data[0] => w_anode1625w[1].IN1
data[0] => w_anode1635w[1].IN0
data[0] => w_anode1645w[1].IN1
data[0] => w_anode1655w[1].IN0
data[0] => w_anode1665w[1].IN1
data[0] => w_anode1675w[1].IN0
data[0] => w_anode1685w[1].IN1
data[0] => w_anode1708w[1].IN0
data[0] => w_anode1719w[1].IN1
data[0] => w_anode1729w[1].IN0
data[0] => w_anode1739w[1].IN1
data[0] => w_anode1749w[1].IN0
data[0] => w_anode1759w[1].IN1
data[0] => w_anode1769w[1].IN0
data[0] => w_anode1779w[1].IN1
data[0] => w_anode1802w[1].IN0
data[0] => w_anode1813w[1].IN1
data[0] => w_anode1823w[1].IN0
data[0] => w_anode1833w[1].IN1
data[0] => w_anode1843w[1].IN0
data[0] => w_anode1853w[1].IN1
data[0] => w_anode1863w[1].IN0
data[0] => w_anode1873w[1].IN1
data[0] => w_anode1896w[1].IN0
data[0] => w_anode1907w[1].IN1
data[0] => w_anode1917w[1].IN0
data[0] => w_anode1927w[1].IN1
data[0] => w_anode1937w[1].IN0
data[0] => w_anode1947w[1].IN1
data[0] => w_anode1957w[1].IN0
data[0] => w_anode1967w[1].IN1
data[0] => w_anode1990w[1].IN0
data[0] => w_anode2001w[1].IN1
data[0] => w_anode2011w[1].IN0
data[0] => w_anode2021w[1].IN1
data[0] => w_anode2031w[1].IN0
data[0] => w_anode2041w[1].IN1
data[0] => w_anode2051w[1].IN0
data[0] => w_anode2061w[1].IN1
data[1] => w_anode1325w[2].IN0
data[1] => w_anode1342w[2].IN0
data[1] => w_anode1352w[2].IN1
data[1] => w_anode1362w[2].IN1
data[1] => w_anode1372w[2].IN0
data[1] => w_anode1382w[2].IN0
data[1] => w_anode1392w[2].IN1
data[1] => w_anode1402w[2].IN1
data[1] => w_anode1426w[2].IN0
data[1] => w_anode1437w[2].IN0
data[1] => w_anode1447w[2].IN1
data[1] => w_anode1457w[2].IN1
data[1] => w_anode1467w[2].IN0
data[1] => w_anode1477w[2].IN0
data[1] => w_anode1487w[2].IN1
data[1] => w_anode1497w[2].IN1
data[1] => w_anode1520w[2].IN0
data[1] => w_anode1531w[2].IN0
data[1] => w_anode1541w[2].IN1
data[1] => w_anode1551w[2].IN1
data[1] => w_anode1561w[2].IN0
data[1] => w_anode1571w[2].IN0
data[1] => w_anode1581w[2].IN1
data[1] => w_anode1591w[2].IN1
data[1] => w_anode1614w[2].IN0
data[1] => w_anode1625w[2].IN0
data[1] => w_anode1635w[2].IN1
data[1] => w_anode1645w[2].IN1
data[1] => w_anode1655w[2].IN0
data[1] => w_anode1665w[2].IN0
data[1] => w_anode1675w[2].IN1
data[1] => w_anode1685w[2].IN1
data[1] => w_anode1708w[2].IN0
data[1] => w_anode1719w[2].IN0
data[1] => w_anode1729w[2].IN1
data[1] => w_anode1739w[2].IN1
data[1] => w_anode1749w[2].IN0
data[1] => w_anode1759w[2].IN0
data[1] => w_anode1769w[2].IN1
data[1] => w_anode1779w[2].IN1
data[1] => w_anode1802w[2].IN0
data[1] => w_anode1813w[2].IN0
data[1] => w_anode1823w[2].IN1
data[1] => w_anode1833w[2].IN1
data[1] => w_anode1843w[2].IN0
data[1] => w_anode1853w[2].IN0
data[1] => w_anode1863w[2].IN1
data[1] => w_anode1873w[2].IN1
data[1] => w_anode1896w[2].IN0
data[1] => w_anode1907w[2].IN0
data[1] => w_anode1917w[2].IN1
data[1] => w_anode1927w[2].IN1
data[1] => w_anode1937w[2].IN0
data[1] => w_anode1947w[2].IN0
data[1] => w_anode1957w[2].IN1
data[1] => w_anode1967w[2].IN1
data[1] => w_anode1990w[2].IN0
data[1] => w_anode2001w[2].IN0
data[1] => w_anode2011w[2].IN1
data[1] => w_anode2021w[2].IN1
data[1] => w_anode2031w[2].IN0
data[1] => w_anode2041w[2].IN0
data[1] => w_anode2051w[2].IN1
data[1] => w_anode2061w[2].IN1
data[2] => w_anode1325w[3].IN0
data[2] => w_anode1342w[3].IN0
data[2] => w_anode1352w[3].IN0
data[2] => w_anode1362w[3].IN0
data[2] => w_anode1372w[3].IN1
data[2] => w_anode1382w[3].IN1
data[2] => w_anode1392w[3].IN1
data[2] => w_anode1402w[3].IN1
data[2] => w_anode1426w[3].IN0
data[2] => w_anode1437w[3].IN0
data[2] => w_anode1447w[3].IN0
data[2] => w_anode1457w[3].IN0
data[2] => w_anode1467w[3].IN1
data[2] => w_anode1477w[3].IN1
data[2] => w_anode1487w[3].IN1
data[2] => w_anode1497w[3].IN1
data[2] => w_anode1520w[3].IN0
data[2] => w_anode1531w[3].IN0
data[2] => w_anode1541w[3].IN0
data[2] => w_anode1551w[3].IN0
data[2] => w_anode1561w[3].IN1
data[2] => w_anode1571w[3].IN1
data[2] => w_anode1581w[3].IN1
data[2] => w_anode1591w[3].IN1
data[2] => w_anode1614w[3].IN0
data[2] => w_anode1625w[3].IN0
data[2] => w_anode1635w[3].IN0
data[2] => w_anode1645w[3].IN0
data[2] => w_anode1655w[3].IN1
data[2] => w_anode1665w[3].IN1
data[2] => w_anode1675w[3].IN1
data[2] => w_anode1685w[3].IN1
data[2] => w_anode1708w[3].IN0
data[2] => w_anode1719w[3].IN0
data[2] => w_anode1729w[3].IN0
data[2] => w_anode1739w[3].IN0
data[2] => w_anode1749w[3].IN1
data[2] => w_anode1759w[3].IN1
data[2] => w_anode1769w[3].IN1
data[2] => w_anode1779w[3].IN1
data[2] => w_anode1802w[3].IN0
data[2] => w_anode1813w[3].IN0
data[2] => w_anode1823w[3].IN0
data[2] => w_anode1833w[3].IN0
data[2] => w_anode1843w[3].IN1
data[2] => w_anode1853w[3].IN1
data[2] => w_anode1863w[3].IN1
data[2] => w_anode1873w[3].IN1
data[2] => w_anode1896w[3].IN0
data[2] => w_anode1907w[3].IN0
data[2] => w_anode1917w[3].IN0
data[2] => w_anode1927w[3].IN0
data[2] => w_anode1937w[3].IN1
data[2] => w_anode1947w[3].IN1
data[2] => w_anode1957w[3].IN1
data[2] => w_anode1967w[3].IN1
data[2] => w_anode1990w[3].IN0
data[2] => w_anode2001w[3].IN0
data[2] => w_anode2011w[3].IN0
data[2] => w_anode2021w[3].IN0
data[2] => w_anode2031w[3].IN1
data[2] => w_anode2041w[3].IN1
data[2] => w_anode2051w[3].IN1
data[2] => w_anode2061w[3].IN1
data[3] => w_anode1307w[1].IN0
data[3] => w_anode1414w[1].IN1
data[3] => w_anode1508w[1].IN0
data[3] => w_anode1602w[1].IN1
data[3] => w_anode1696w[1].IN0
data[3] => w_anode1790w[1].IN1
data[3] => w_anode1884w[1].IN0
data[3] => w_anode1978w[1].IN1
data[4] => w_anode1307w[2].IN0
data[4] => w_anode1414w[2].IN0
data[4] => w_anode1508w[2].IN1
data[4] => w_anode1602w[2].IN1
data[4] => w_anode1696w[2].IN0
data[4] => w_anode1790w[2].IN0
data[4] => w_anode1884w[2].IN1
data[4] => w_anode1978w[2].IN1
data[5] => w_anode1307w[3].IN0
data[5] => w_anode1414w[3].IN0
data[5] => w_anode1508w[3].IN0
data[5] => w_anode1602w[3].IN0
data[5] => w_anode1696w[3].IN1
data[5] => w_anode1790w[3].IN1
data[5] => w_anode1884w[3].IN1
data[5] => w_anode1978w[3].IN1
eq[0] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1342w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1362w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1372w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1382w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1392w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1402w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1551w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1561w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1614w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1625w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1635w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1655w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1708w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1729w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1739w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1759w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:wren_decode_a
data[0] => w_anode1004w[1].IN0
data[0] => w_anode1014w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1140w[1].IN1
data[0] => w_anode1150w[1].IN0
data[0] => w_anode1160w[1].IN1
data[0] => w_anode1170w[1].IN0
data[0] => w_anode1180w[1].IN1
data[0] => w_anode1190w[1].IN0
data[0] => w_anode1200w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1233w[1].IN1
data[0] => w_anode1243w[1].IN0
data[0] => w_anode1253w[1].IN1
data[0] => w_anode1263w[1].IN0
data[0] => w_anode1273w[1].IN1
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1293w[1].IN1
data[0] => w_anode564w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode591w[1].IN0
data[0] => w_anode601w[1].IN1
data[0] => w_anode611w[1].IN0
data[0] => w_anode621w[1].IN1
data[0] => w_anode631w[1].IN0
data[0] => w_anode641w[1].IN1
data[0] => w_anode664w[1].IN0
data[0] => w_anode675w[1].IN1
data[0] => w_anode685w[1].IN0
data[0] => w_anode695w[1].IN1
data[0] => w_anode705w[1].IN0
data[0] => w_anode715w[1].IN1
data[0] => w_anode725w[1].IN0
data[0] => w_anode735w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode768w[1].IN1
data[0] => w_anode778w[1].IN0
data[0] => w_anode788w[1].IN1
data[0] => w_anode798w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode818w[1].IN0
data[0] => w_anode828w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[0] => w_anode911w[1].IN0
data[0] => w_anode921w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode954w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode974w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode994w[1].IN1
data[1] => w_anode1004w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1129w[2].IN0
data[1] => w_anode1140w[2].IN0
data[1] => w_anode1150w[2].IN1
data[1] => w_anode1160w[2].IN1
data[1] => w_anode1170w[2].IN0
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1190w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1222w[2].IN0
data[1] => w_anode1233w[2].IN0
data[1] => w_anode1243w[2].IN1
data[1] => w_anode1253w[2].IN1
data[1] => w_anode1263w[2].IN0
data[1] => w_anode1273w[2].IN0
data[1] => w_anode1283w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode564w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN1
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN0
data[1] => w_anode631w[2].IN1
data[1] => w_anode641w[2].IN1
data[1] => w_anode664w[2].IN0
data[1] => w_anode675w[2].IN0
data[1] => w_anode685w[2].IN1
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN1
data[1] => w_anode757w[2].IN0
data[1] => w_anode768w[2].IN0
data[1] => w_anode778w[2].IN1
data[1] => w_anode788w[2].IN1
data[1] => w_anode798w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode818w[2].IN1
data[1] => w_anode828w[2].IN1
data[1] => w_anode850w[2].IN0
data[1] => w_anode861w[2].IN0
data[1] => w_anode871w[2].IN1
data[1] => w_anode881w[2].IN1
data[1] => w_anode891w[2].IN0
data[1] => w_anode901w[2].IN0
data[1] => w_anode911w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode943w[2].IN0
data[1] => w_anode954w[2].IN0
data[1] => w_anode964w[2].IN1
data[1] => w_anode974w[2].IN1
data[1] => w_anode984w[2].IN0
data[1] => w_anode994w[2].IN0
data[2] => w_anode1004w[3].IN1
data[2] => w_anode1014w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1129w[3].IN0
data[2] => w_anode1140w[3].IN0
data[2] => w_anode1150w[3].IN0
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1170w[3].IN1
data[2] => w_anode1180w[3].IN1
data[2] => w_anode1190w[3].IN1
data[2] => w_anode1200w[3].IN1
data[2] => w_anode1222w[3].IN0
data[2] => w_anode1233w[3].IN0
data[2] => w_anode1243w[3].IN0
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1263w[3].IN1
data[2] => w_anode1273w[3].IN1
data[2] => w_anode1283w[3].IN1
data[2] => w_anode1293w[3].IN1
data[2] => w_anode564w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN0
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[2] => w_anode641w[3].IN1
data[2] => w_anode664w[3].IN0
data[2] => w_anode675w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN1
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode757w[3].IN0
data[2] => w_anode768w[3].IN0
data[2] => w_anode778w[3].IN0
data[2] => w_anode788w[3].IN0
data[2] => w_anode798w[3].IN1
data[2] => w_anode808w[3].IN1
data[2] => w_anode818w[3].IN1
data[2] => w_anode828w[3].IN1
data[2] => w_anode850w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN0
data[2] => w_anode881w[3].IN0
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
data[2] => w_anode911w[3].IN1
data[2] => w_anode921w[3].IN1
data[2] => w_anode943w[3].IN0
data[2] => w_anode954w[3].IN0
data[2] => w_anode964w[3].IN0
data[2] => w_anode974w[3].IN0
data[2] => w_anode984w[3].IN1
data[2] => w_anode994w[3].IN1
data[3] => w_anode1025w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1211w[1].IN1
data[3] => w_anode547w[1].IN0
data[3] => w_anode653w[1].IN1
data[3] => w_anode746w[1].IN0
data[3] => w_anode839w[1].IN1
data[3] => w_anode932w[1].IN0
data[4] => w_anode1025w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1211w[2].IN1
data[4] => w_anode547w[2].IN0
data[4] => w_anode653w[2].IN0
data[4] => w_anode746w[2].IN1
data[4] => w_anode839w[2].IN1
data[4] => w_anode932w[2].IN0
data[5] => w_anode1025w[3].IN1
data[5] => w_anode1118w[3].IN1
data[5] => w_anode1211w[3].IN1
data[5] => w_anode547w[3].IN0
data[5] => w_anode653w[3].IN0
data[5] => w_anode746w[3].IN0
data[5] => w_anode839w[3].IN0
data[5] => w_anode932w[3].IN1
enable => w_anode1025w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1211w[1].IN0
enable => w_anode547w[1].IN0
enable => w_anode653w[1].IN0
enable => w_anode746w[1].IN0
enable => w_anode839w[1].IN0
enable => w_anode932w[1].IN0
eq[0] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode611w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode621w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode631w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode641w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode778w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode818w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode828w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode954w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode994w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|mux_chb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
data[35] => l1_w0_n17_mux_dataout.IN1
data[36] => l1_w0_n18_mux_dataout.IN1
data[37] => l1_w0_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|vga_snake|fun_snake:snake_inst1
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan6.IN11
pixel_row[0] => LessThan7.IN11
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan12.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan6.IN10
pixel_row[1] => LessThan7.IN10
pixel_row[1] => LessThan11.IN19
pixel_row[1] => LessThan12.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan6.IN9
pixel_row[2] => LessThan7.IN9
pixel_row[2] => LessThan11.IN18
pixel_row[2] => LessThan12.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add2.IN17
pixel_row[3] => Add4.IN14
pixel_row[3] => LessThan7.IN8
pixel_row[3] => LessThan11.IN17
pixel_row[3] => LessThan12.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add2.IN16
pixel_row[4] => Add4.IN13
pixel_row[4] => LessThan7.IN7
pixel_row[4] => LessThan11.IN16
pixel_row[4] => LessThan12.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add2.IN15
pixel_row[5] => Add4.IN12
pixel_row[5] => LessThan7.IN6
pixel_row[5] => LessThan11.IN15
pixel_row[5] => LessThan12.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add2.IN14
pixel_row[6] => Add4.IN11
pixel_row[6] => LessThan7.IN5
pixel_row[6] => LessThan11.IN14
pixel_row[6] => LessThan12.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add2.IN13
pixel_row[7] => Add4.IN10
pixel_row[7] => LessThan7.IN4
pixel_row[7] => LessThan11.IN13
pixel_row[7] => LessThan12.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add2.IN12
pixel_row[8] => Add4.IN9
pixel_row[8] => LessThan7.IN3
pixel_row[8] => LessThan11.IN12
pixel_row[8] => LessThan12.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add2.IN11
pixel_row[9] => Add4.IN8
pixel_row[9] => LessThan7.IN2
pixel_row[9] => LessThan11.IN11
pixel_row[9] => LessThan12.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Mult0.IN20
pixel_column[0] => LessThan4.IN10
pixel_column[0] => LessThan5.IN10
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Mult0.IN19
pixel_column[1] => LessThan4.IN9
pixel_column[1] => LessThan5.IN9
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Mult0.IN18
pixel_column[2] => LessThan4.IN8
pixel_column[2] => LessThan5.IN8
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Mult0.IN17
pixel_column[3] => Add3.IN14
pixel_column[3] => LessThan5.IN7
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Mult0.IN16
pixel_column[4] => Add3.IN13
pixel_column[4] => LessThan5.IN6
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Mult0.IN15
pixel_column[5] => Add3.IN12
pixel_column[5] => LessThan5.IN5
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Mult0.IN14
pixel_column[6] => Add3.IN11
pixel_column[6] => LessThan5.IN4
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Mult0.IN13
pixel_column[7] => Add3.IN10
pixel_column[7] => LessThan5.IN3
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Mult0.IN12
pixel_column[8] => Add3.IN9
pixel_column[8] => LessThan5.IN2
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Mult0.IN11
pixel_column[9] => Add3.IN8
pixel_column[9] => LessThan5.IN1
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => rdaddress.OUTPUTSELECT
vert_sync => freeze_init.CLK
vert_sync => freeze.CLK
vert_sync => hv_.CLK
vert_sync => apple_y_pos[0].CLK
vert_sync => apple_y_pos[1].CLK
vert_sync => apple_y_pos[2].CLK
vert_sync => apple_y_pos[3].CLK
vert_sync => apple_y_pos[4].CLK
vert_sync => apple_y_pos[5].CLK
vert_sync => apple_y_pos[6].CLK
vert_sync => apple_y_pos[7].CLK
vert_sync => apple_y_pos[8].CLK
vert_sync => apple_x_pos[0].CLK
vert_sync => apple_x_pos[1].CLK
vert_sync => apple_x_pos[2].CLK
vert_sync => apple_x_pos[3].CLK
vert_sync => apple_x_pos[4].CLK
vert_sync => apple_x_pos[5].CLK
vert_sync => apple_x_pos[6].CLK
vert_sync => apple_x_pos[7].CLK
vert_sync => apple_x_pos[8].CLK
vert_sync => apple_x_pos[9].CLK
vert_sync => snake_y_motion[0].CLK
vert_sync => snake_y_motion[1].CLK
vert_sync => snake_y_motion[2].CLK
vert_sync => snake_y_motion[3].CLK
vert_sync => snake_y_motion[4].CLK
vert_sync => snake_y_motion[5].CLK
vert_sync => snake_y_motion[6].CLK
vert_sync => snake_y_motion[7].CLK
vert_sync => snake_y_motion[8].CLK
vert_sync => snake_x_motion[0].CLK
vert_sync => snake_x_motion[1].CLK
vert_sync => snake_x_motion[2].CLK
vert_sync => snake_x_motion[3].CLK
vert_sync => snake_x_motion[4].CLK
vert_sync => snake_x_motion[5].CLK
vert_sync => snake_x_motion[6].CLK
vert_sync => snake_x_motion[7].CLK
vert_sync => snake_x_motion[8].CLK
vert_sync => snake_x_motion[9].CLK
vert_sync => snake_x_pos[0].CLK
vert_sync => snake_x_pos[1].CLK
vert_sync => snake_x_pos[2].CLK
vert_sync => snake_x_pos[3].CLK
vert_sync => snake_x_pos[4].CLK
vert_sync => snake_x_pos[5].CLK
vert_sync => snake_x_pos[6].CLK
vert_sync => snake_x_pos[7].CLK
vert_sync => snake_x_pos[8].CLK
vert_sync => snake_x_pos[9].CLK
vert_sync => snake_y_pos[0].CLK
vert_sync => snake_y_pos[1].CLK
vert_sync => snake_y_pos[2].CLK
vert_sync => snake_y_pos[3].CLK
vert_sync => snake_y_pos[4].CLK
vert_sync => snake_y_pos[5].CLK
vert_sync => snake_y_pos[6].CLK
vert_sync => snake_y_pos[7].CLK
vert_sync => snake_y_pos[8].CLK
vert_sync => prev_dir~5.DATAIN
vert_sync => direction~5.DATAIN
clk50 => ~NO_FANOUT~
k0 => always2.IN1
k0 => always2.IN1
k0 => always2.IN0
k1 => always2.IN0
k1 => always2.IN0
k1 => always2.IN0
k2 => always2.IN1
k2 => always2.IN1
k2 => always2.IN1
k3 => always2.IN1
k3 => always2.IN1
k3 => always2.IN1
reset => red.IN1
reset => green.IN1
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_y_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_pos.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_x_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => snake_y_motion.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_x_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => apple_y_pos.OUTPUTSELECT
reset => hv_.OUTPUTSELECT
reset => freeze.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => prev_dir.OUTPUTSELECT
reset => freeze_init.OUTPUTSELECT
reset => a.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_w.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
reset => wraddress.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_x_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => snake_y_motion.OUTPUTSELECT
pause => always2.IN1
pixel_clock => pixel_clock.IN1
red <= red.DB_MAX_OUTPUT_PORT_TYPE
green <= green.DB_MAX_OUTPUT_PORT_TYPE
blue <= blue.DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst
clock => clock.IN1
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdaddress[16] => rdaddress[16].IN1
rdaddress[17] => rdaddress[17].IN1
rdaddress[18] => rdaddress[18].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wraddress[18] => wraddress[18].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_nou1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nou1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nou1:auto_generated.address_a[0]
address_a[1] => altsyncram_nou1:auto_generated.address_a[1]
address_a[2] => altsyncram_nou1:auto_generated.address_a[2]
address_a[3] => altsyncram_nou1:auto_generated.address_a[3]
address_a[4] => altsyncram_nou1:auto_generated.address_a[4]
address_a[5] => altsyncram_nou1:auto_generated.address_a[5]
address_a[6] => altsyncram_nou1:auto_generated.address_a[6]
address_a[7] => altsyncram_nou1:auto_generated.address_a[7]
address_a[8] => altsyncram_nou1:auto_generated.address_a[8]
address_a[9] => altsyncram_nou1:auto_generated.address_a[9]
address_a[10] => altsyncram_nou1:auto_generated.address_a[10]
address_a[11] => altsyncram_nou1:auto_generated.address_a[11]
address_a[12] => altsyncram_nou1:auto_generated.address_a[12]
address_a[13] => altsyncram_nou1:auto_generated.address_a[13]
address_a[14] => altsyncram_nou1:auto_generated.address_a[14]
address_a[15] => altsyncram_nou1:auto_generated.address_a[15]
address_a[16] => altsyncram_nou1:auto_generated.address_a[16]
address_a[17] => altsyncram_nou1:auto_generated.address_a[17]
address_a[18] => altsyncram_nou1:auto_generated.address_a[18]
address_b[0] => altsyncram_nou1:auto_generated.address_b[0]
address_b[1] => altsyncram_nou1:auto_generated.address_b[1]
address_b[2] => altsyncram_nou1:auto_generated.address_b[2]
address_b[3] => altsyncram_nou1:auto_generated.address_b[3]
address_b[4] => altsyncram_nou1:auto_generated.address_b[4]
address_b[5] => altsyncram_nou1:auto_generated.address_b[5]
address_b[6] => altsyncram_nou1:auto_generated.address_b[6]
address_b[7] => altsyncram_nou1:auto_generated.address_b[7]
address_b[8] => altsyncram_nou1:auto_generated.address_b[8]
address_b[9] => altsyncram_nou1:auto_generated.address_b[9]
address_b[10] => altsyncram_nou1:auto_generated.address_b[10]
address_b[11] => altsyncram_nou1:auto_generated.address_b[11]
address_b[12] => altsyncram_nou1:auto_generated.address_b[12]
address_b[13] => altsyncram_nou1:auto_generated.address_b[13]
address_b[14] => altsyncram_nou1:auto_generated.address_b[14]
address_b[15] => altsyncram_nou1:auto_generated.address_b[15]
address_b[16] => altsyncram_nou1:auto_generated.address_b[16]
address_b[17] => altsyncram_nou1:auto_generated.address_b[17]
address_b[18] => altsyncram_nou1:auto_generated.address_b[18]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nou1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_nou1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[13] => decode_3na:decode2.data[0]
address_a[13] => decode_3na:wren_decode_a.data[0]
address_a[14] => decode_3na:decode2.data[1]
address_a[14] => decode_3na:wren_decode_a.data[1]
address_a[15] => decode_3na:decode2.data[2]
address_a[15] => decode_3na:wren_decode_a.data[2]
address_a[16] => decode_3na:decode2.data[3]
address_a[16] => decode_3na:wren_decode_a.data[3]
address_a[17] => decode_3na:decode2.data[4]
address_a[17] => decode_3na:wren_decode_a.data[4]
address_a[18] => decode_3na:decode2.data[5]
address_a[18] => decode_3na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_s2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_s2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_s2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_s2a:rden_decode_b.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_s2a:rden_decode_b.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_s2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => address_reg_b[5].CLK
clock0 => address_reg_b[4].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
q_b[0] <= mux_chb:mux3.result[0]
wren_a => decode_3na:decode2.enable
wren_a => decode_3na:wren_decode_a.enable


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:decode2
data[0] => w_anode1004w[1].IN0
data[0] => w_anode1014w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1140w[1].IN1
data[0] => w_anode1150w[1].IN0
data[0] => w_anode1160w[1].IN1
data[0] => w_anode1170w[1].IN0
data[0] => w_anode1180w[1].IN1
data[0] => w_anode1190w[1].IN0
data[0] => w_anode1200w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1233w[1].IN1
data[0] => w_anode1243w[1].IN0
data[0] => w_anode1253w[1].IN1
data[0] => w_anode1263w[1].IN0
data[0] => w_anode1273w[1].IN1
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1293w[1].IN1
data[0] => w_anode564w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode591w[1].IN0
data[0] => w_anode601w[1].IN1
data[0] => w_anode611w[1].IN0
data[0] => w_anode621w[1].IN1
data[0] => w_anode631w[1].IN0
data[0] => w_anode641w[1].IN1
data[0] => w_anode664w[1].IN0
data[0] => w_anode675w[1].IN1
data[0] => w_anode685w[1].IN0
data[0] => w_anode695w[1].IN1
data[0] => w_anode705w[1].IN0
data[0] => w_anode715w[1].IN1
data[0] => w_anode725w[1].IN0
data[0] => w_anode735w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode768w[1].IN1
data[0] => w_anode778w[1].IN0
data[0] => w_anode788w[1].IN1
data[0] => w_anode798w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode818w[1].IN0
data[0] => w_anode828w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[0] => w_anode911w[1].IN0
data[0] => w_anode921w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode954w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode974w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode994w[1].IN1
data[1] => w_anode1004w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1129w[2].IN0
data[1] => w_anode1140w[2].IN0
data[1] => w_anode1150w[2].IN1
data[1] => w_anode1160w[2].IN1
data[1] => w_anode1170w[2].IN0
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1190w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1222w[2].IN0
data[1] => w_anode1233w[2].IN0
data[1] => w_anode1243w[2].IN1
data[1] => w_anode1253w[2].IN1
data[1] => w_anode1263w[2].IN0
data[1] => w_anode1273w[2].IN0
data[1] => w_anode1283w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode564w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN1
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN0
data[1] => w_anode631w[2].IN1
data[1] => w_anode641w[2].IN1
data[1] => w_anode664w[2].IN0
data[1] => w_anode675w[2].IN0
data[1] => w_anode685w[2].IN1
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN1
data[1] => w_anode757w[2].IN0
data[1] => w_anode768w[2].IN0
data[1] => w_anode778w[2].IN1
data[1] => w_anode788w[2].IN1
data[1] => w_anode798w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode818w[2].IN1
data[1] => w_anode828w[2].IN1
data[1] => w_anode850w[2].IN0
data[1] => w_anode861w[2].IN0
data[1] => w_anode871w[2].IN1
data[1] => w_anode881w[2].IN1
data[1] => w_anode891w[2].IN0
data[1] => w_anode901w[2].IN0
data[1] => w_anode911w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode943w[2].IN0
data[1] => w_anode954w[2].IN0
data[1] => w_anode964w[2].IN1
data[1] => w_anode974w[2].IN1
data[1] => w_anode984w[2].IN0
data[1] => w_anode994w[2].IN0
data[2] => w_anode1004w[3].IN1
data[2] => w_anode1014w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1129w[3].IN0
data[2] => w_anode1140w[3].IN0
data[2] => w_anode1150w[3].IN0
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1170w[3].IN1
data[2] => w_anode1180w[3].IN1
data[2] => w_anode1190w[3].IN1
data[2] => w_anode1200w[3].IN1
data[2] => w_anode1222w[3].IN0
data[2] => w_anode1233w[3].IN0
data[2] => w_anode1243w[3].IN0
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1263w[3].IN1
data[2] => w_anode1273w[3].IN1
data[2] => w_anode1283w[3].IN1
data[2] => w_anode1293w[3].IN1
data[2] => w_anode564w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN0
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[2] => w_anode641w[3].IN1
data[2] => w_anode664w[3].IN0
data[2] => w_anode675w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN1
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode757w[3].IN0
data[2] => w_anode768w[3].IN0
data[2] => w_anode778w[3].IN0
data[2] => w_anode788w[3].IN0
data[2] => w_anode798w[3].IN1
data[2] => w_anode808w[3].IN1
data[2] => w_anode818w[3].IN1
data[2] => w_anode828w[3].IN1
data[2] => w_anode850w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN0
data[2] => w_anode881w[3].IN0
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
data[2] => w_anode911w[3].IN1
data[2] => w_anode921w[3].IN1
data[2] => w_anode943w[3].IN0
data[2] => w_anode954w[3].IN0
data[2] => w_anode964w[3].IN0
data[2] => w_anode974w[3].IN0
data[2] => w_anode984w[3].IN1
data[2] => w_anode994w[3].IN1
data[3] => w_anode1025w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1211w[1].IN1
data[3] => w_anode547w[1].IN0
data[3] => w_anode653w[1].IN1
data[3] => w_anode746w[1].IN0
data[3] => w_anode839w[1].IN1
data[3] => w_anode932w[1].IN0
data[4] => w_anode1025w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1211w[2].IN1
data[4] => w_anode547w[2].IN0
data[4] => w_anode653w[2].IN0
data[4] => w_anode746w[2].IN1
data[4] => w_anode839w[2].IN1
data[4] => w_anode932w[2].IN0
data[5] => w_anode1025w[3].IN1
data[5] => w_anode1118w[3].IN1
data[5] => w_anode1211w[3].IN1
data[5] => w_anode547w[3].IN0
data[5] => w_anode653w[3].IN0
data[5] => w_anode746w[3].IN0
data[5] => w_anode839w[3].IN0
data[5] => w_anode932w[3].IN1
enable => w_anode1025w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1211w[1].IN0
enable => w_anode547w[1].IN0
enable => w_anode653w[1].IN0
enable => w_anode746w[1].IN0
enable => w_anode839w[1].IN0
enable => w_anode932w[1].IN0
eq[0] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode611w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode621w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode631w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode641w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode778w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode818w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode828w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode954w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode994w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_s2a:rden_decode_b
data[0] => w_anode1325w[1].IN0
data[0] => w_anode1342w[1].IN1
data[0] => w_anode1352w[1].IN0
data[0] => w_anode1362w[1].IN1
data[0] => w_anode1372w[1].IN0
data[0] => w_anode1382w[1].IN1
data[0] => w_anode1392w[1].IN0
data[0] => w_anode1402w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1437w[1].IN1
data[0] => w_anode1447w[1].IN0
data[0] => w_anode1457w[1].IN1
data[0] => w_anode1467w[1].IN0
data[0] => w_anode1477w[1].IN1
data[0] => w_anode1487w[1].IN0
data[0] => w_anode1497w[1].IN1
data[0] => w_anode1520w[1].IN0
data[0] => w_anode1531w[1].IN1
data[0] => w_anode1541w[1].IN0
data[0] => w_anode1551w[1].IN1
data[0] => w_anode1561w[1].IN0
data[0] => w_anode1571w[1].IN1
data[0] => w_anode1581w[1].IN0
data[0] => w_anode1591w[1].IN1
data[0] => w_anode1614w[1].IN0
data[0] => w_anode1625w[1].IN1
data[0] => w_anode1635w[1].IN0
data[0] => w_anode1645w[1].IN1
data[0] => w_anode1655w[1].IN0
data[0] => w_anode1665w[1].IN1
data[0] => w_anode1675w[1].IN0
data[0] => w_anode1685w[1].IN1
data[0] => w_anode1708w[1].IN0
data[0] => w_anode1719w[1].IN1
data[0] => w_anode1729w[1].IN0
data[0] => w_anode1739w[1].IN1
data[0] => w_anode1749w[1].IN0
data[0] => w_anode1759w[1].IN1
data[0] => w_anode1769w[1].IN0
data[0] => w_anode1779w[1].IN1
data[0] => w_anode1802w[1].IN0
data[0] => w_anode1813w[1].IN1
data[0] => w_anode1823w[1].IN0
data[0] => w_anode1833w[1].IN1
data[0] => w_anode1843w[1].IN0
data[0] => w_anode1853w[1].IN1
data[0] => w_anode1863w[1].IN0
data[0] => w_anode1873w[1].IN1
data[0] => w_anode1896w[1].IN0
data[0] => w_anode1907w[1].IN1
data[0] => w_anode1917w[1].IN0
data[0] => w_anode1927w[1].IN1
data[0] => w_anode1937w[1].IN0
data[0] => w_anode1947w[1].IN1
data[0] => w_anode1957w[1].IN0
data[0] => w_anode1967w[1].IN1
data[0] => w_anode1990w[1].IN0
data[0] => w_anode2001w[1].IN1
data[0] => w_anode2011w[1].IN0
data[0] => w_anode2021w[1].IN1
data[0] => w_anode2031w[1].IN0
data[0] => w_anode2041w[1].IN1
data[0] => w_anode2051w[1].IN0
data[0] => w_anode2061w[1].IN1
data[1] => w_anode1325w[2].IN0
data[1] => w_anode1342w[2].IN0
data[1] => w_anode1352w[2].IN1
data[1] => w_anode1362w[2].IN1
data[1] => w_anode1372w[2].IN0
data[1] => w_anode1382w[2].IN0
data[1] => w_anode1392w[2].IN1
data[1] => w_anode1402w[2].IN1
data[1] => w_anode1426w[2].IN0
data[1] => w_anode1437w[2].IN0
data[1] => w_anode1447w[2].IN1
data[1] => w_anode1457w[2].IN1
data[1] => w_anode1467w[2].IN0
data[1] => w_anode1477w[2].IN0
data[1] => w_anode1487w[2].IN1
data[1] => w_anode1497w[2].IN1
data[1] => w_anode1520w[2].IN0
data[1] => w_anode1531w[2].IN0
data[1] => w_anode1541w[2].IN1
data[1] => w_anode1551w[2].IN1
data[1] => w_anode1561w[2].IN0
data[1] => w_anode1571w[2].IN0
data[1] => w_anode1581w[2].IN1
data[1] => w_anode1591w[2].IN1
data[1] => w_anode1614w[2].IN0
data[1] => w_anode1625w[2].IN0
data[1] => w_anode1635w[2].IN1
data[1] => w_anode1645w[2].IN1
data[1] => w_anode1655w[2].IN0
data[1] => w_anode1665w[2].IN0
data[1] => w_anode1675w[2].IN1
data[1] => w_anode1685w[2].IN1
data[1] => w_anode1708w[2].IN0
data[1] => w_anode1719w[2].IN0
data[1] => w_anode1729w[2].IN1
data[1] => w_anode1739w[2].IN1
data[1] => w_anode1749w[2].IN0
data[1] => w_anode1759w[2].IN0
data[1] => w_anode1769w[2].IN1
data[1] => w_anode1779w[2].IN1
data[1] => w_anode1802w[2].IN0
data[1] => w_anode1813w[2].IN0
data[1] => w_anode1823w[2].IN1
data[1] => w_anode1833w[2].IN1
data[1] => w_anode1843w[2].IN0
data[1] => w_anode1853w[2].IN0
data[1] => w_anode1863w[2].IN1
data[1] => w_anode1873w[2].IN1
data[1] => w_anode1896w[2].IN0
data[1] => w_anode1907w[2].IN0
data[1] => w_anode1917w[2].IN1
data[1] => w_anode1927w[2].IN1
data[1] => w_anode1937w[2].IN0
data[1] => w_anode1947w[2].IN0
data[1] => w_anode1957w[2].IN1
data[1] => w_anode1967w[2].IN1
data[1] => w_anode1990w[2].IN0
data[1] => w_anode2001w[2].IN0
data[1] => w_anode2011w[2].IN1
data[1] => w_anode2021w[2].IN1
data[1] => w_anode2031w[2].IN0
data[1] => w_anode2041w[2].IN0
data[1] => w_anode2051w[2].IN1
data[1] => w_anode2061w[2].IN1
data[2] => w_anode1325w[3].IN0
data[2] => w_anode1342w[3].IN0
data[2] => w_anode1352w[3].IN0
data[2] => w_anode1362w[3].IN0
data[2] => w_anode1372w[3].IN1
data[2] => w_anode1382w[3].IN1
data[2] => w_anode1392w[3].IN1
data[2] => w_anode1402w[3].IN1
data[2] => w_anode1426w[3].IN0
data[2] => w_anode1437w[3].IN0
data[2] => w_anode1447w[3].IN0
data[2] => w_anode1457w[3].IN0
data[2] => w_anode1467w[3].IN1
data[2] => w_anode1477w[3].IN1
data[2] => w_anode1487w[3].IN1
data[2] => w_anode1497w[3].IN1
data[2] => w_anode1520w[3].IN0
data[2] => w_anode1531w[3].IN0
data[2] => w_anode1541w[3].IN0
data[2] => w_anode1551w[3].IN0
data[2] => w_anode1561w[3].IN1
data[2] => w_anode1571w[3].IN1
data[2] => w_anode1581w[3].IN1
data[2] => w_anode1591w[3].IN1
data[2] => w_anode1614w[3].IN0
data[2] => w_anode1625w[3].IN0
data[2] => w_anode1635w[3].IN0
data[2] => w_anode1645w[3].IN0
data[2] => w_anode1655w[3].IN1
data[2] => w_anode1665w[3].IN1
data[2] => w_anode1675w[3].IN1
data[2] => w_anode1685w[3].IN1
data[2] => w_anode1708w[3].IN0
data[2] => w_anode1719w[3].IN0
data[2] => w_anode1729w[3].IN0
data[2] => w_anode1739w[3].IN0
data[2] => w_anode1749w[3].IN1
data[2] => w_anode1759w[3].IN1
data[2] => w_anode1769w[3].IN1
data[2] => w_anode1779w[3].IN1
data[2] => w_anode1802w[3].IN0
data[2] => w_anode1813w[3].IN0
data[2] => w_anode1823w[3].IN0
data[2] => w_anode1833w[3].IN0
data[2] => w_anode1843w[3].IN1
data[2] => w_anode1853w[3].IN1
data[2] => w_anode1863w[3].IN1
data[2] => w_anode1873w[3].IN1
data[2] => w_anode1896w[3].IN0
data[2] => w_anode1907w[3].IN0
data[2] => w_anode1917w[3].IN0
data[2] => w_anode1927w[3].IN0
data[2] => w_anode1937w[3].IN1
data[2] => w_anode1947w[3].IN1
data[2] => w_anode1957w[3].IN1
data[2] => w_anode1967w[3].IN1
data[2] => w_anode1990w[3].IN0
data[2] => w_anode2001w[3].IN0
data[2] => w_anode2011w[3].IN0
data[2] => w_anode2021w[3].IN0
data[2] => w_anode2031w[3].IN1
data[2] => w_anode2041w[3].IN1
data[2] => w_anode2051w[3].IN1
data[2] => w_anode2061w[3].IN1
data[3] => w_anode1307w[1].IN0
data[3] => w_anode1414w[1].IN1
data[3] => w_anode1508w[1].IN0
data[3] => w_anode1602w[1].IN1
data[3] => w_anode1696w[1].IN0
data[3] => w_anode1790w[1].IN1
data[3] => w_anode1884w[1].IN0
data[3] => w_anode1978w[1].IN1
data[4] => w_anode1307w[2].IN0
data[4] => w_anode1414w[2].IN0
data[4] => w_anode1508w[2].IN1
data[4] => w_anode1602w[2].IN1
data[4] => w_anode1696w[2].IN0
data[4] => w_anode1790w[2].IN0
data[4] => w_anode1884w[2].IN1
data[4] => w_anode1978w[2].IN1
data[5] => w_anode1307w[3].IN0
data[5] => w_anode1414w[3].IN0
data[5] => w_anode1508w[3].IN0
data[5] => w_anode1602w[3].IN0
data[5] => w_anode1696w[3].IN1
data[5] => w_anode1790w[3].IN1
data[5] => w_anode1884w[3].IN1
data[5] => w_anode1978w[3].IN1
eq[0] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1342w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1362w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1372w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1382w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1392w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1402w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1551w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1561w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1614w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1625w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1635w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1655w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1708w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1729w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1739w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1759w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:wren_decode_a
data[0] => w_anode1004w[1].IN0
data[0] => w_anode1014w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1140w[1].IN1
data[0] => w_anode1150w[1].IN0
data[0] => w_anode1160w[1].IN1
data[0] => w_anode1170w[1].IN0
data[0] => w_anode1180w[1].IN1
data[0] => w_anode1190w[1].IN0
data[0] => w_anode1200w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1233w[1].IN1
data[0] => w_anode1243w[1].IN0
data[0] => w_anode1253w[1].IN1
data[0] => w_anode1263w[1].IN0
data[0] => w_anode1273w[1].IN1
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1293w[1].IN1
data[0] => w_anode564w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode591w[1].IN0
data[0] => w_anode601w[1].IN1
data[0] => w_anode611w[1].IN0
data[0] => w_anode621w[1].IN1
data[0] => w_anode631w[1].IN0
data[0] => w_anode641w[1].IN1
data[0] => w_anode664w[1].IN0
data[0] => w_anode675w[1].IN1
data[0] => w_anode685w[1].IN0
data[0] => w_anode695w[1].IN1
data[0] => w_anode705w[1].IN0
data[0] => w_anode715w[1].IN1
data[0] => w_anode725w[1].IN0
data[0] => w_anode735w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode768w[1].IN1
data[0] => w_anode778w[1].IN0
data[0] => w_anode788w[1].IN1
data[0] => w_anode798w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode818w[1].IN0
data[0] => w_anode828w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[0] => w_anode911w[1].IN0
data[0] => w_anode921w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode954w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode974w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode994w[1].IN1
data[1] => w_anode1004w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1129w[2].IN0
data[1] => w_anode1140w[2].IN0
data[1] => w_anode1150w[2].IN1
data[1] => w_anode1160w[2].IN1
data[1] => w_anode1170w[2].IN0
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1190w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1222w[2].IN0
data[1] => w_anode1233w[2].IN0
data[1] => w_anode1243w[2].IN1
data[1] => w_anode1253w[2].IN1
data[1] => w_anode1263w[2].IN0
data[1] => w_anode1273w[2].IN0
data[1] => w_anode1283w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode564w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN1
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN0
data[1] => w_anode631w[2].IN1
data[1] => w_anode641w[2].IN1
data[1] => w_anode664w[2].IN0
data[1] => w_anode675w[2].IN0
data[1] => w_anode685w[2].IN1
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN1
data[1] => w_anode757w[2].IN0
data[1] => w_anode768w[2].IN0
data[1] => w_anode778w[2].IN1
data[1] => w_anode788w[2].IN1
data[1] => w_anode798w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode818w[2].IN1
data[1] => w_anode828w[2].IN1
data[1] => w_anode850w[2].IN0
data[1] => w_anode861w[2].IN0
data[1] => w_anode871w[2].IN1
data[1] => w_anode881w[2].IN1
data[1] => w_anode891w[2].IN0
data[1] => w_anode901w[2].IN0
data[1] => w_anode911w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode943w[2].IN0
data[1] => w_anode954w[2].IN0
data[1] => w_anode964w[2].IN1
data[1] => w_anode974w[2].IN1
data[1] => w_anode984w[2].IN0
data[1] => w_anode994w[2].IN0
data[2] => w_anode1004w[3].IN1
data[2] => w_anode1014w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1129w[3].IN0
data[2] => w_anode1140w[3].IN0
data[2] => w_anode1150w[3].IN0
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1170w[3].IN1
data[2] => w_anode1180w[3].IN1
data[2] => w_anode1190w[3].IN1
data[2] => w_anode1200w[3].IN1
data[2] => w_anode1222w[3].IN0
data[2] => w_anode1233w[3].IN0
data[2] => w_anode1243w[3].IN0
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1263w[3].IN1
data[2] => w_anode1273w[3].IN1
data[2] => w_anode1283w[3].IN1
data[2] => w_anode1293w[3].IN1
data[2] => w_anode564w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN0
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[2] => w_anode641w[3].IN1
data[2] => w_anode664w[3].IN0
data[2] => w_anode675w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN1
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode757w[3].IN0
data[2] => w_anode768w[3].IN0
data[2] => w_anode778w[3].IN0
data[2] => w_anode788w[3].IN0
data[2] => w_anode798w[3].IN1
data[2] => w_anode808w[3].IN1
data[2] => w_anode818w[3].IN1
data[2] => w_anode828w[3].IN1
data[2] => w_anode850w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN0
data[2] => w_anode881w[3].IN0
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
data[2] => w_anode911w[3].IN1
data[2] => w_anode921w[3].IN1
data[2] => w_anode943w[3].IN0
data[2] => w_anode954w[3].IN0
data[2] => w_anode964w[3].IN0
data[2] => w_anode974w[3].IN0
data[2] => w_anode984w[3].IN1
data[2] => w_anode994w[3].IN1
data[3] => w_anode1025w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1211w[1].IN1
data[3] => w_anode547w[1].IN0
data[3] => w_anode653w[1].IN1
data[3] => w_anode746w[1].IN0
data[3] => w_anode839w[1].IN1
data[3] => w_anode932w[1].IN0
data[4] => w_anode1025w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1211w[2].IN1
data[4] => w_anode547w[2].IN0
data[4] => w_anode653w[2].IN0
data[4] => w_anode746w[2].IN1
data[4] => w_anode839w[2].IN1
data[4] => w_anode932w[2].IN0
data[5] => w_anode1025w[3].IN1
data[5] => w_anode1118w[3].IN1
data[5] => w_anode1211w[3].IN1
data[5] => w_anode547w[3].IN0
data[5] => w_anode653w[3].IN0
data[5] => w_anode746w[3].IN0
data[5] => w_anode839w[3].IN0
data[5] => w_anode932w[3].IN1
enable => w_anode1025w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1211w[1].IN0
enable => w_anode547w[1].IN0
enable => w_anode653w[1].IN0
enable => w_anode746w[1].IN0
enable => w_anode839w[1].IN0
enable => w_anode932w[1].IN0
eq[0] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode591w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode611w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode621w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode631w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode641w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode778w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode818w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode828w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode954w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode994w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|mux_chb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
data[35] => l1_w0_n17_mux_dataout.IN1
data[36] => l1_w0_n18_mux_dataout.IN1
data[37] => l1_w0_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|vga_snake|vga_sync:vga_sync_int
clock_50mhz => clock_50mhz.IN1
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= video_pll:video_pll_inst.outclk_0
video_on <= video_on_int.DB_MAX_OUTPUT_PORT_TYPE


|vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= video_pll_0002:video_pll_inst.outclk_0


|vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


