# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.toplevel_tb
# vsim -gui work.toplevel_tb 
# Start time: 20:56:32 on Nov 30,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading altera_mf.altera_mf_components
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
add wave -position end  sim:/toplevel_tb/buttons
add wave -position end  sim:/toplevel_tb/clk
add wave -position end  sim:/toplevel_tb/output
add wave -position end  sim:/toplevel_tb/rst
add wave -position end  sim:/toplevel_tb/switch_input
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: karoawr  Hostname: U_LOST_THE_GAME  ProcessID: 14164
#           Attempting to use alternate WLF file "./wlftsb4i7q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsb4i7q
# Can't move the Now cursor.
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 21:01:19 on Nov 30,2023, Elapsed time: 0:04:47
# Errors: 0, Warnings: 8
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# Compile of decoder7seg.vhd was successful.
# Compile of toppiestLevel.vhd was successful.
# Compile of toppiestLevel_tb.vhd was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui work.toppiestlevel_tb
# vsim -gui work.toppiestlevel_tb 
# Start time: 21:01:54 on Nov 30,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.toppiestlevel_tb(logic)
# Loading work.toppiestlevel(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading altera_mf.altera_mf_components
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
# Loading work.decoder7seg(bhv)
add wave -position end  sim:/toppiestlevel_tb/buttons
add wave -position end  sim:/toppiestlevel_tb/clk
add wave -position end  sim:/toppiestlevel_tb/rst
add wave -position end  sim:/toppiestlevel_tb/SSG0
add wave -position end  sim:/toppiestlevel_tb/SSG1
add wave -position end  sim:/toppiestlevel_tb/SSG2
add wave -position end  sim:/toppiestlevel_tb/switch_input
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: karoawr  Hostname: U_LOST_THE_GAME  ProcessID: 14164
#           Attempting to use alternate WLF file "./wlfthtnybw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthtnybw
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# Break key hit
# Break in Process line__28 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd line 28
add wave -position end  sim:/toppiestlevel_tb/TL/LEDOut
add wave -position end  sim:/toppiestlevel_tb/TL/num0
add wave -position end  sim:/toppiestlevel_tb/TL/num1
add wave -position end  sim:/toppiestlevel_tb/TL/num2
add wave -position end  sim:/toppiestlevel_tb/TL/outport
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toppiestlevel_tb/TL/tL/Data/Mem
# Break key hit
# Break in Process line__18 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd line 18
