//Verilog HDL for "KISTA_SOI_STDLIB", "INVX1" "functional"


module INVX1 ( );

endmodule
