##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_5
		4.2::Critical Path Report for Clock_6
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_6:R vs. Clock_6:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: Clock_2                      | N/A                   | Target: 0.01 MHz    | 
Clock: Clock_2(fixed-function)      | N/A                   | Target: 0.01 MHz    | 
Clock: Clock_5                      | Frequency: 33.03 MHz  | Target: 12.00 MHz   | 
Clock: Clock_6                      | Frequency: 76.02 MHz  | Target: 0.02 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 42.46 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock              | Frequency: 45.40 MHz  | Target: 0.46 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 42.46 MHz  | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_5          Clock_5          83333.3          53055       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6          Clock_6          5e+007           49986846    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          30580       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          23113       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        timer_clock      41666.7          18117       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2144641     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           982596      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
Echo_1(0)_PAD               24083         timer_clock:R     
Echo_2(0)_PAD               25674         timer_clock:R     
Echo_3(0)_PAD               24386         timer_clock:R     
Echo_4(0)_PAD               24513         timer_clock:R     
Echo_5(0)_PAD               26142         timer_clock:R     
Echo_6(0)_PAD               23549         timer_clock:R     
Echo_7(0)_PAD               26280         timer_clock:R     
Motor_Left_Phase_A(0)_PAD   15785         Clock_5:R         
Motor_Left_Phase_B(0)_PAD   17923         Clock_5:R         
Motor_Right_Phase_A(0)_PAD  15763         Clock_5:R         
Motor_Right_Phase_B(0)_PAD  17157         Clock_5:R         
Trigger_1(0)_PAD            29654         timer_clock:R     
Trigger_2(0)_PAD            36073         timer_clock:R     
Trigger_3(0)_PAD            29248         timer_clock:R     
Trigger_4(0)_PAD            30295         timer_clock:R     
Trigger_5(0)_PAD            28797         timer_clock:R     
Trigger_6(0)_PAD            30000         timer_clock:R     
Trigger_7(0)_PAD            30522         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name                    Clock to Out  Clock Name:Phase               
---------------------------  ------------  -----------------------------  
Gripper_Servo(0)_PAD         26533         timer_clock(fixed-function):R  
LED_Blue(0)_PAD              32139         CyBUS_CLK:R                    
LED_Green(0)_PAD             30985         CyBUS_CLK:R                    
LED_Red(0)_PAD               31368         CyBUS_CLK:R                    
Motor_Left_Backward(0)_PAD   34338         CyBUS_CLK:R                    
Motor_Left_Backward(0)_PAD   30268         Clock_6:R                      
Motor_Left_Forward(0)_PAD    34607         CyBUS_CLK:R                    
Motor_Left_Forward(0)_PAD    30536         Clock_6:R                      
Motor_Right_Backward(0)_PAD  31398         CyBUS_CLK:R                    
Motor_Right_Backward(0)_PAD  29196         Clock_6:R                      
Motor_Right_Forward(0)_PAD   32970         CyBUS_CLK:R                    
Motor_Right_Forward(0)_PAD   30775         Clock_6:R                      
RGB_Blue(0)_PAD              32027         CyBUS_CLK:R                    
RGB_Green(0)_PAD             31746         CyBUS_CLK:R                    
RGB_Red(0)_PAD               33651         CyBUS_CLK:R                    
Rack_Servo(0)_PAD            26657         timer_clock(fixed-function):R  
Tx_1(0)_PAD                  33654         UART_1_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 33.03 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26049
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell27     7076  10576  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13926  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   6993  20919  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26049  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26049  53055  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 76.02 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4109   6399  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9749  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2905  12654  49986846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18117p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   3603  14190  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19320  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19320  18117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 45.40 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144641  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8928  10178  2144641  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13528  2144641  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2308  15836  2144641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 42.46 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18117p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   3603  14190  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19320  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19320  18117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 30580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  30580  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    5526   7576  30580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18117p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   3603  14190  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19320  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19320  18117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15084
-------------------------------------   ----- 
End-of-path arrival time (ps)           15084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2009   2009  23113  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6059   8068  23113  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11418  23113  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3666  15084  23113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26049
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell27     7076  10576  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13926  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   6993  20919  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26049  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26049  53055  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 982596p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13894
-------------------------------------   ----- 
End-of-path arrival time (ps)           13894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  982596  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/main_2  macrocell84     4127   7627  982596  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/q       macrocell84     3350  10977  982596  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_6        macrocell77     2917  13894  982596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144641  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8928  10178  2144641  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13528  2144641  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2308  15836  2144641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4109   6399  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9749  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2905  12654  49986846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18117p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   3603  14190  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19320  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19320  18117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21417p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   3603  14190  21417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21767p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12     5188   7238  18117  RISE       1
Net_124/q                                         macrocell12     3350  10588  18117  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2      datapathcell5   3252  13840  21767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 22127p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16029
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_1            macrocell77    5442  16029  22127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 22127p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16029
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_3            macrocell78    5442  16029  22127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 22376p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15780
-------------------------------------   ----- 
End-of-path arrival time (ps)           15780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/main_9      macrocell84    7463   9513  22376  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/q           macrocell84    3350  12863  22376  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_6            macrocell77    2917  15780  22376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23064p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_4        macrocell75    4505  15092  23064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 23064p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_4           macrocell76    4505  15092  23064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15084
-------------------------------------   ----- 
End-of-path arrival time (ps)           15084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2009   2009  23113  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6059   8068  23113  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11418  23113  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3666  15084  23113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 23968p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14189
-------------------------------------   ----- 
End-of-path arrival time (ps)           14189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_4        macrocell74    3602  14189  23968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24331p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_9          macrocell10    4407   6457  24331  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9807  24331  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_2        macrocell75    4018  13826  24331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24331p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_9          macrocell10    4407   6457  24331  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9807  24331  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_2           macrocell76    4018  13826  24331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25063p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13094
-------------------------------------   ----- 
End-of-path arrival time (ps)           13094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_9          macrocell10    4407   6457  24331  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9807  24331  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_2        macrocell74    3287  13094  25063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25292p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_9          macrocell10     4407   6457  24331  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350   9807  24331  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load        datapathcell5   3438  13245  25292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25293p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3    2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_9          macrocell10     4407   6457  24331  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350   9807  24331  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load        datapathcell4   3436  13243  25293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27455p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
Net_124/main_7                                    macrocell12    5188   7238  18117  RISE       1
Net_124/q                                         macrocell12    3350  10588  18117  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset            statusicell3   3624  14212  27455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 28279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell62   7869   9878  28279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 29188p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell59   6960   8969  29188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 29188p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell67   6960   8969  29188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29188p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell68   6960   8969  29188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:capture_last\/main_7
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 30093p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:capture_last\/main_7            macrocell72    6013   8063  30093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 30533p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20060  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_5            macrocell77    5574   7624  30533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 30580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  30580  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    5526   7576  30580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 30580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  30580  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1             macrocell70    5526   7576  30580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell70         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 30580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  30580  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1             macrocell71    5526   7576  30580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell71         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 30967p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18117  RISE       1
\Timer_1:TimerUDB:run_mode\/main_8                macrocell73    5139   7189  30967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31003p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell65   5145   7154  31003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31003p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23113  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell66   5145   7154  31003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 31353p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  19880  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_4            macrocell77    4754   6804  31353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:capture_last\/main_6
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 31365p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  19880  RISE       1
\Timer_1:TimerUDB:capture_last\/main_6            macrocell72    4742   6792  31365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:run_mode\/main_9
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 31448p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20060  RISE       1
\Timer_1:TimerUDB:run_mode\/main_9                macrocell73    4658   6708  31448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:capture_last\/main_8
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 31527p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20060  RISE       1
\Timer_1:TimerUDB:capture_last\/main_8            macrocell72    4579   6629  31527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:run_mode\/main_7
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 32432p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  19880  RISE       1
\Timer_1:TimerUDB:run_mode\/main_7                macrocell73    3674   5724  32432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  34610  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell70   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell70         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  34610  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell71   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell71         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26049
-------------------------------------   ----- 
End-of-path arrival time (ps)           26049
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell27     7076  10576  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13926  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   6993  20919  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26049  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26049  53055  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20920
-------------------------------------   ----- 
End-of-path arrival time (ps)           20920
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell27     7076  10576  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13926  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   6994  20920  56354  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 56355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20919
-------------------------------------   ----- 
End-of-path arrival time (ps)           20919
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell27     7076  10576  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13926  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   6993  20919  56355  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 56585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23238
-------------------------------------   ----- 
End-of-path arrival time (ps)           23238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q       macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:Net_1251_split\/main_4  macrocell1    11763  13013  56585  RISE       1
\Motor_Right_Decoder:Net_1251_split\/q       macrocell1     3350  16363  56585  RISE       1
\Motor_Right_Decoder:Net_1251\/main_7        macrocell93    6875  23238  56585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21145
-------------------------------------   ----- 
End-of-path arrival time (ps)           21145
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell20     4468   7968  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11318  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   4697  16015  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  21145  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  21145  57958  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 60733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22100
-------------------------------------   ----- 
End-of-path arrival time (ps)           22100
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell30    10884  14384  60733  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell30     3350  17734  60733  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6    4366  22100  60733  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 60851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21982
-------------------------------------   ----- 
End-of-path arrival time (ps)           21982
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell28     9224  12854  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell28     3350  16204  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6    5778  21982  60851  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16371
-------------------------------------   ----- 
End-of-path arrival time (ps)           16371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     3890   5140  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   8490  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   7881  16371  60902  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 60907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16367
-------------------------------------   ----- 
End-of-path arrival time (ps)           16367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     3890   5140  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   8490  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   7877  16367  60907  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell20     4468   7968  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11318  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   4697  16015  61258  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61261p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_1                macrocell20     4468   7968  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11318  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   4694  16012  61261  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell29     7160  10550  64548  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell29     3350  13900  64548  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6    4385  18285  64548  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 65440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14384
-------------------------------------   ----- 
End-of-path arrival time (ps)           14384
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell95    10884  14384  65440  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell95         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 65511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14312
-------------------------------------   ----- 
End-of-path arrival time (ps)           14312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:Net_1251_split\/main_2   macrocell98   6059   7309  65511  RISE       1
\Motor_Left_Decoder:Net_1251_split\/q        macrocell98   3350  10659  65511  RISE       1
\Motor_Left_Decoder:Net_1251\/main_7         macrocell79   3653  14312  65511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 65746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:Net_1251\/main_4   macrocell93   12827  14077  65746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66345p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                                    macrocell86     1250   1250  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell24     3702   4952  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350   8302  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   2627  10928  66345  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                                    macrocell86     1250   1250  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell24     3702   4952  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350   8302  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   2625  10926  66347  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 66981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12843
-------------------------------------   ----- 
End-of-path arrival time (ps)           12843
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  60851  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell97     9213  12843  66981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 67247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12576
-------------------------------------   ----- 
End-of-path arrival time (ps)           12576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_3  macrocell106  11326  12576  67247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  60784  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   8591   9841  67433  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 67559p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:Net_1251\/main_5     macrocell93   11015  12265  67559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15055
-------------------------------------   ----- 
End-of-path arrival time (ps)           15055
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell23     2306   5806  67778  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell23     3350   9156  67778  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    5899  15055  67778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  60784  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   8045   9295  67978  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14455
-------------------------------------   ----- 
End-of-path arrival time (ps)           14455
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6   10955  14455  68378  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 68745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:Net_1251\/main_2         macrocell93    9829  11079  68745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 68748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:Net_1203\/main_4   macrocell100   9825  11075  68748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 68748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:Net_1260\/main_1   macrocell103   9825  11075  68748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q  macrocell97    1250   1250  69242  RISE       1
\Motor_Right_Decoder:Net_611\/main_2                  macrocell33    4628   5878  69242  RISE       1
\Motor_Right_Decoder:Net_611\/q                       macrocell33    3350   9228  69242  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_1        statusicell7   4364  13591  69242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13586
-------------------------------------   ----- 
End-of-path arrival time (ps)           13586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q  macrocell97    1250   1250  69242  RISE       1
\Motor_Right_Decoder:Net_530\/main_2                  macrocell32    4628   5878  69247  RISE       1
\Motor_Right_Decoder:Net_530\/q                       macrocell32    3350   9228  69247  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_0        statusicell7   4359  13586  69247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 69263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  53055  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  53055  RISE       1
\Motor_Right_Decoder:Net_1275\/main_0                             macrocell96     7061  10561  69263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 69273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  53070  RISE       1
\Motor_Right_Decoder:Net_1275\/main_1                             macrocell96     7160  10550  69273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 69579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10244
-------------------------------------   ----- 
End-of-path arrival time (ps)           10244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_4  macrocell106   8994  10244  69579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69804p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13029
-------------------------------------   ----- 
End-of-path arrival time (ps)           13029
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell22     3969   7359  69804  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell22     3350  10709  69804  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2320  13029  69804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 70051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9772
-------------------------------------   ---- 
End-of-path arrival time (ps)           9772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_1  macrocell106   8522   9772  70051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 70164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q     macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_5  macrocell104   8409   9659  70164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 70502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:Net_1203\/main_5     macrocell100   8071   9321  70502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 70502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:Net_1260\/main_2     macrocell103   8071   9321  70502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 70566p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_0  macrocell105   8007   9257  70566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell21     2306   5936  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell21     3350   9286  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2931  12217  70616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 70691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9132
-------------------------------------   ---- 
End-of-path arrival time (ps)           9132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:Net_1203\/main_2         macrocell100   7882   9132  70691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 70844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11989
-------------------------------------   ----- 
End-of-path arrival time (ps)           11989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q          macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_3  statusicell7  10739  11989  70844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 70953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_2  macrocell105   7621   8871  70953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_5  macrocell105   7527   8777  71046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 71082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q       macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_3  macrocell104   7491   8741  71082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 71255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q             macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_0  macrocell104   7318   8568  71255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 71623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                macrocell79    1250   1250  66494  RISE       1
\Motor_Left_Decoder:Net_530\/main_1            macrocell25    4355   5605  71623  RISE       1
\Motor_Left_Decoder:Net_530\/q                 macrocell25    3350   8955  71623  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_0  statusicell5   2255  11210  71623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 71625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                macrocell79    1250   1250  66494  RISE       1
\Motor_Left_Decoder:Net_611\/main_1            macrocell26    4355   5605  71625  RISE       1
\Motor_Left_Decoder:Net_611\/q                 macrocell26    3350   8955  71625  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_1  statusicell5   2254  11208  71625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  56585  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_3  macrocell105   6896   8146  71678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 71761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell41   1250   1250  71761  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   6812   8062  71761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 71761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell41   1250   1250  71761  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell87   6812   8062  71761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 71810p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_2   macrocell104   6763   8013  71810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71869p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell81     4455   7955  71869  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell81         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 71909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  58551  RISE       1
\Motor_Left_Decoder:Net_1275\/main_1                             macrocell82     4524   7914  71909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 72015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:Net_1251\/main_5     macrocell79   6558   7808  72015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 72015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q     macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_4  macrocell90   6558   7808  72015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 72063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7760
-------------------------------------   ---- 
End-of-path arrival time (ps)           7760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:Net_1251\/main_3         macrocell93    6510   7760  72063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 72257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:Net_1251\/main_1  macrocell93    6316   7566  72257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  66494  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   3739   4989  72284  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  66494  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   3738   4988  72286  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 72287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:Net_1203\/main_2         macrocell86   6286   7536  72287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  58551  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell80     3985   7375  72448  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell80         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 72724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:Net_1203\/main_6     macrocell86   5850   7100  72724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 72724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:Net_1260\/main_3     macrocell89   5850   7100  72724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 72923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:Net_1203\/main_5     macrocell86   5650   6900  72923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 72923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:Net_1260\/main_2     macrocell89   5650   6900  72923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  53070  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell94     3502   6892  72932  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell94         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 72961p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_2  macrocell106   5612   6862  72961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 73128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Net_1275\/main_0                             macrocell82     3195   6695  73128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 73159p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_0  macrocell106   5414   6664  73159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:Net_1251\/main_2         macrocell79   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_1   macrocell90   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 73348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:Net_1203\/main_6     macrocell100   5225   6475  73348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 73348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:Net_1260\/main_3     macrocell103   5225   6475  73348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  57958  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    5875   9375  73459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 73580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_2  macrocell91   4993   6243  73580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 73637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_0  macrocell92   4936   6186  73637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 73647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_0  macrocell91   4927   6177  73647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 73768p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                              macrocell100   1250   1250  57607  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell99    4805   6055  73768  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell99         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70616  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell83     2306   5936  73887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell83         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 74053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q     macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_4  macrocell104   4520   5770  74053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74124p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_2  macrocell92   4450   5700  74124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74157p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_1  macrocell105   4417   5667  74157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 74203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:Net_1251\/main_6     macrocell93    4370   5620  74203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q       macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell102   3878   5128  74695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:Net_1203\/main_3         macrocell86   3851   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 74828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:Net_1203\/main_0  macrocell100   3745   4995  74828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 74828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:Net_1260\/main_0  macrocell103   3745   4995  74828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  61489  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_4  macrocell105   3724   4974  74850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 74870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:Net_1251\/main_1  macrocell79   3703   4953  74870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q             macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_0  macrocell90   3703   4953  74870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 74947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:Net_1251\/main_6     macrocell79   3627   4877  74947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q     macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_5  macrocell90   3627   4877  74947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell47   1250   1250  74948  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell48   3626   4876  74948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell47    1250   1250  74948  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell101   3626   4876  74948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74966p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  59386  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_5  macrocell106   3607   4857  74966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 74980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q       macrocell79   1250   1250  66494  RISE       1
\Motor_Left_Decoder:Net_1251\/main_0  macrocell79   3593   4843  74980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_3  macrocell92   3564   4814  75009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_3  macrocell91   3556   4806  75017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 75025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:Net_1203\/main_4   macrocell86   3548   4798  75025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:Net_1260\/main_1   macrocell89   3548   4798  75025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 75220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  57579  RISE       1
\Motor_Right_Decoder:Net_1203\/main_3         macrocell100   3354   4604  75220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell42   1250   1250  75399  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   3175   4425  75399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_1  macrocell92   2983   4233  75590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75591p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q       macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell87   2982   4232  75591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 75638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:Net_1251\/main_3         macrocell79   2936   4186  75638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 75638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_2   macrocell90   2936   4186  75638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q       macrocell88   1250   1250  67261  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell88   2934   4184  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75693p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell43   1250   1250  75693  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell87   2881   4131  75693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  65511  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_1  macrocell91   2847   4097  75726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell44   1250   1250  75730  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2843   4093  75730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell44   1250   1250  75730  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell88   2843   4093  75730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                              macrocell86   1250   1250  63045  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell85   2799   4049  75774  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell85         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 75782p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:Net_1203\/main_0  macrocell86   2792   4042  75782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75782p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  61885  RISE       1
\Motor_Left_Decoder:Net_1260\/main_0  macrocell89   2792   4042  75782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 75792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q       macrocell86   1250   1250  63045  RISE       1
\Motor_Left_Decoder:Net_1203\/main_1  macrocell86   2781   4031  75792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_5  macrocell91   2716   3966  75858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 75859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_1   macrocell104   2714   3964  75859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q       macrocell101   1250   1250  60670  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell101   2712   3962  75861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  65790  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_5  macrocell92   2710   3960  75864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 75941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:Net_1251\/main_4   macrocell79   2632   3882  75941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 75941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q       macrocell90   1250   1250  67123  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_3  macrocell90   2632   3882  75941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 76031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_4  macrocell92   2542   3792  76031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 76032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  65973  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_4  macrocell91   2541   3791  76032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell45   1250   1250  76270  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   2304   3554  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell45   1250   1250  76270  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell88   2304   3554  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q       macrocell93   1250   1250  60784  RISE       1
\Motor_Right_Decoder:Net_1251\/main_0  macrocell93   2300   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell46   1250   1250  76279  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell88   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell42   1250   1250  75399  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell87   2256   3506  76317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell51   1250   1250  76327  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell52   2247   3497  76327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell51    1250   1250  76327  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell102   2247   3497  76327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell52    1250   1250  76330  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell102   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell50   1250   1250  76332  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell51   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell50    1250   1250  76332  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell102   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0    macrocell49         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell49    1250   1250  76338  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell101   2236   3486  76338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell48   1250   1250  76339  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell49   2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0    macrocell49         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell48    1250   1250  76339  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell101   2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 76346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q       macrocell100   1250   1250  57607  RISE       1
\Motor_Right_Decoder:Net_1203\/main_1  macrocell100   2228   3478  76346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 76676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                macrocell89    1250   1250  61885  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_2  statusicell5   4907   6157  76676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q                             macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   4417   5667  77666  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 77823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q                macrocell103   1250   1250  54337  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_2  statusicell7   3761   5011  77823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 78088p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q          macrocell90    1250   1250  67123  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_3  statusicell5   3495   4745  78088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 79280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                             macrocell89    1250   1250  61885  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   2803   4053  79280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985836p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13664
-------------------------------------   ----- 
End-of-path arrival time (ps)           13664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  982596  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell11     3873   7373  985836  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell11     3350  10723  985836  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2941  13664  985836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986843p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  982605  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5847   7097  986843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987502p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2938   6438  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987505p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2935   6435  987505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 987525p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  982596  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  982596  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_2      macrocell78     5465   8965  987525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987883p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  982605  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   4807   6057  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:run_mode\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 988603p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:run_mode\/q           macrocell73   1250   1250  984630  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_1  macrocell78   6637   7887  988603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991848p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  991848  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_5  macrocell74   3392   4642  991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991868p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991868  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_0             macrocell74    3412   4622  991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  992029  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_1             macrocell74    3251   4461  992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992034p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  992034  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_3  macrocell75   3206   4456  992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992034p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q    macrocell74   1250   1250  992034  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_3  macrocell76   3206   4456  992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 992075p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  992075  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_0                 macrocell77    3205   4415  992075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  991848  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_5  macrocell75   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q    macrocell75   1250   1250  991848  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_5  macrocell76   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992634p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991868  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_0             macrocell75    2646   3856  992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992634p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991868  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_0                macrocell76    2646   3856  992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 992919p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992919  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_2  macrocell77   2321   3571  992919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 992919p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992919  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_4  macrocell78   2321   3571  992919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  992034  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_3  macrocell74   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  992029  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_1             macrocell75    2335   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  992029  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_1                macrocell76    2335   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q       macrocell77   1250   1250  982605  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_0  macrocell78   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  992075  RISE       1
\Timer_1:TimerUDB:run_mode\/main_0                     macrocell73    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capt_int_temp\/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995350p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:capt_int_temp\/q         macrocell76    1250   1250  995350  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2900   4150  995350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144641  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8928  10178  2144641  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13528  2144641  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2308  15836  2144641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14646
-------------------------------------   ----- 
End-of-path arrival time (ps)           14646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    7733   8983  2146660  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  12333  2146660  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2313  14646  2146660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2148572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148572  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      6980  10560  2148572  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  13910  2148572  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    3684  17594  2148572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2149201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11456
-------------------------------------   ----- 
End-of-path arrival time (ps)           11456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149201  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1  11266  11456  2149201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2150074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16092
-------------------------------------   ----- 
End-of-path arrival time (ps)           16092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150074  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6836  10416  2150074  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13766  2150074  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2326  16092  2150074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  2146660  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8315   9565  2151092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2152366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell57   1250   1250  2152366  RISE       1
\UART_1:BUART:txn\/main_6   macrocell53   9540  10790  2152366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2152366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2152366  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell54   9540  10790  2152366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2152412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2152366  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell56   9494  10744  2152412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell54     1250   1250  2145168  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6880   8130  2152527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2152646p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2152646  RISE       1
\UART_1:BUART:txn\/main_3                macrocell53     6141  10511  2152646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2152978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144641  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell55   8928  10178  2152978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2152978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell56   1250   1250  2144641  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell57   8928  10178  2152978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149042  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell56   8840  10090  2153067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2153506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2145168  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell55   8401   9651  2153506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell54   1250   1250  2145168  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell57   8401   9651  2153506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2153655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell59   8252   9502  2153655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2153655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell61   8252   9502  2153655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2153655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell67   8252   9502  2153655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2153980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell55   1250   1250  2149042  RISE       1
\UART_1:BUART:txn\/main_2    macrocell53   7926   9176  2153980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2153980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149042  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell54   7926   9176  2153980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell55     1250   1250  2149042  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5405   6655  2154002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148572  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell55     5464   9044  2154113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell60   7733   8983  2154174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell62   7733   8983  2154174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  2146660  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell64   7733   8983  2154174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2154460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149201  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell56     8506   8696  2154460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2154538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149201  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell54     8429   8619  2154538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2154591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154591  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell65   6625   8565  2154591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2154591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154591  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell66   6625   8565  2154591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2154644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2154644  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell53     8323   8513  2154644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2154644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2154644  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell54     8323   8513  2154644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2154716p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2154644  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell56     8251   8441  2154716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154744p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell59     1250   1250  2149757  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4662   5912  2154744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154802  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell59   6415   8355  2154802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2154802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154802  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell61   6415   8355  2154802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  2155268  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4139   5389  2155268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell59   6450   7700  2155456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell61   6450   7700  2155456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell67   6450   7700  2155456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154802  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell60   5488   7428  2155729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154802  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell62   5488   7428  2155729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell59   5966   7216  2155941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell61   5966   7216  2155941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell67   5966   7216  2155941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell60   5299   6549  2156607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell62   5299   6549  2156607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell61   1250   1250  2149094  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell64   5299   6549  2156607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156630  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell65   4587   6527  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156630  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell66   4587   6527  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154591  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell63   4415   6355  2156802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157172p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2145168  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell56   4735   5985  2157172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  2155268  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell60   4718   5968  2157188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2155268  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell62   4718   5968  2157188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell60   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell62   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell59   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell64   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell56   1250   1250  2144641  RISE       1
\UART_1:BUART:txn\/main_4    macrocell53   4178   5428  2157729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144641  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell54   4178   5428  2157729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151709  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell59   4124   5374  2157782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151709  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell67   4124   5374  2157782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell65   1250   1250  2151708  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell59   4122   5372  2157785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2151708  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell67   4122   5372  2157785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144641  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell56   4085   5335  2157822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2157897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell67    1250   1250  2157897  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   7019   8269  2157897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell59   3245   5185  2157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell61   3245   5185  2157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell59   3243   5183  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell61   3243   5183  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell54   1250   1250  2145168  RISE       1
\UART_1:BUART:txn\/main_1    macrocell53   3793   5043  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2145168  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell54   3793   5043  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149042  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell55   3777   5027  2158130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell55   1250   1250  2149042  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell57   3777   5027  2158130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158281  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell63   2935   4875  2158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156630  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell63   2922   4862  2158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2152366  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell55   3415   4665  2158492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell59   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell61   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell67   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell53   1250   1250  2158733  RISE       1
\UART_1:BUART:txn\/main_0  macrocell53   3174   4424  2158733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell60   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell62   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell60   2317   4257  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell62   2317   4257  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell68   1250   1250  2159003  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell62   2904   4154  2159003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell60     1250   1250  2152068  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3261   4511  2159025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2151708  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell65   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151709  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell65   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151709  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell66   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2155268  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell59   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2155268  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell61   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2155268  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell67   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell60   2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell62   2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell62   1250   1250  2152106  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell64   2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2160340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149201  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell55     2627   2817  2160340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2160340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149201  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell57     2627   2817  2160340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4109   6399  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9749  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2905  12654  49986846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987471p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  49986846  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   4179   6469  49987471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988410p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  49988410  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/main_1          macrocell34      3195   5485  49988410  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/q               macrocell34      3350   8835  49988410  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2255  11090  49988410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988579p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q        macrocell107     1250   1250  49988579  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   4111   5361  49988579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49989354p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  49988410  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2296   4586  49989354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49989906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:runmode_enable\/q        macrocell111     1250   1250  49988295  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   2784   4034  49989906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3718/main_0
Capture Clock  : Net_3718/clock_0
Path slack     : 49990566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q  macrocell107   1250   1250  49988579  RISE       1
Net_3718/main_0                              macrocell110   4674   5924  49990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3718/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Right_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991674  RISE       1
\Motor_Right_Driver:PWMUDB:prevCompare1\/main_0    macrocell112     2306   4816  49991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0           macrocell112        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49991674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991674  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_1        macrocell113     2306   4816  49991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3725/main_1
Capture Clock  : Net_3725/clock_0
Path slack     : 49991674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991674  RISE       1
Net_3725/main_1                                    macrocell114     2306   4816  49991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3725/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Left_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991677p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991677  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/main_0    macrocell108     2303   4813  49991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49991677p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991677  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_1        macrocell109     2303   4813  49991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3718/main_1
Capture Clock  : Net_3718/clock_0
Path slack     : 49991677p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991677  RISE       1
Net_3718/main_1                                   macrocell110     2303   4813  49991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3718/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49992222p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:status_0\/q               macrocell113   1250   1250  49992222  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell9   6028   7278  49992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49992382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:status_0\/q               macrocell109   1250   1250  49992382  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell8   5868   7118  49992382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3725/main_0
Capture Clock  : Net_3725/clock_0
Path slack     : 49992452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:runmode_enable\/q  macrocell111   1250   1250  49988295  RISE       1
Net_3725/main_0                               macrocell114   2788   4038  49992452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3725/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:prevCompare1\/q   macrocell108   1250   1250  49992941  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_0  macrocell109   2299   3549  49992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49992946p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  49992946  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_0  macrocell113   2294   3544  49992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Right_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  49992979  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/main_0      macrocell111   2301   3511  49992979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Left_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49993019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/clock           controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  49993019  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/main_0      macrocell107   2261   3471  49993019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

