#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000f91600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000000f91790 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0000000000ff7760_0 .var "clk", 0 0;
v0000000000ff85c0_0 .var "rst", 0 0;
S_0000000000f8fca0 .scope module, "top" "top" 3 3, 4 1 0, S_0000000000f91790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_00000000013c8770 .functor BUFZ 10, v0000000000fa3b40_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000000013c81c0 .functor NOT 1, L_0000000000ff7bc0, C4<0>, C4<0>, C4<0>;
v0000000000ff8200_0 .net *"_s7", 9 0, L_00000000013c8770;  1 drivers
v0000000000ff88e0_0 .net "a", 15 0, L_00000000013c8310;  1 drivers
v0000000000ff8840_0 .net "arad", 1 0, L_0000000000ff8e80;  1 drivers
v0000000000ff8d40_0 .net "b", 15 0, L_00000000013c82a0;  1 drivers
v0000000000ff7080_0 .net "brad", 1 0, L_0000000000ff7440;  1 drivers
v0000000000ff8de0_0 .net "clk", 0 0, v0000000000ff7760_0;  1 drivers
v0000000000ff8160_0 .net "h", 0 0, L_0000000000ff7bc0;  1 drivers
v0000000000ff7620_0 .net "o", 9 0, v0000000000fa3b40_0;  1 drivers
v0000000000ff8340_0 .net "op", 2 0, L_0000000000ff7c60;  1 drivers
v0000000000ff73a0_0 .net "pca", 5 0, v0000000000fa4720_0;  1 drivers
v0000000000ff8020_0 .net "rst", 0 0, v0000000000ff85c0_0;  1 drivers
v0000000000ff83e0_0 .net "wad", 1 0, L_0000000000ff7f80;  1 drivers
v0000000000ff8480_0 .net "wd", 15 0, v0000000000fa38c0_0;  1 drivers
v0000000000ff8520_0 .net "we", 0 0, L_00000000013c81c0;  1 drivers
L_0000000000ff7bc0 .part L_00000000013c8770, 9, 1;
L_0000000000ff7f80 .part L_00000000013c8770, 7, 2;
L_0000000000ff7c60 .part L_00000000013c8770, 4, 3;
L_0000000000ff7440 .part L_00000000013c8770, 2, 2;
L_0000000000ff8e80 .part L_00000000013c8770, 0, 2;
S_0000000000f8fe30 .scope module, "alu" "alu" 4 8, 5 1 0, S_0000000000f8fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 16 "r";
enum0000000000f97a90 .enum2/s (32)
   "ADD" 0,
   "TRU" 1,
   "MIN" 2,
   "SE0" 3,
   "SE1" 4
 ;
v0000000000fa4220_0 .net "a", 15 0, L_00000000013c8310;  alias, 1 drivers
v0000000000fa3fa0_0 .net "b", 15 0, L_00000000013c82a0;  alias, 1 drivers
v0000000000fa47c0_0 .net "op", 2 0, L_0000000000ff7c60;  alias, 1 drivers
v0000000000fa38c0_0 .var "r", 15 0;
E_0000000000fa17f0 .event edge, v0000000000fa47c0_0, v0000000000fa4220_0, v0000000000fa3fa0_0;
S_0000000000f8a1f0 .scope module, "imem" "imem" 4 10, 6 1 0, S_0000000000f8fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pc";
    .port_info 1 /OUTPUT 10 "o";
v0000000000fa3b40_0 .var "o", 9 0;
v0000000000fa4180_0 .net "pc", 5 0, v0000000000fa4720_0;  alias, 1 drivers
E_0000000000fa18b0 .event edge, v0000000000fa4180_0;
S_0000000000f8a380 .scope module, "pc" "pc" 4 9, 7 1 0, S_0000000000f8fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /OUTPUT 6 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0000000000fa4400_0 .net "clk", 0 0, v0000000000ff7760_0;  alias, 1 drivers
v0000000000fa3960_0 .net "halt", 0 0, L_0000000000ff7bc0;  alias, 1 drivers
v0000000000fa4720_0 .var "pc", 5 0;
v0000000000fa3be0_0 .net "rst", 0 0, v0000000000ff85c0_0;  alias, 1 drivers
E_0000000000fa1b70 .event posedge, v0000000000fa3be0_0, v0000000000fa4400_0;
S_000000000002ea40 .scope module, "rega" "rega" 4 7, 8 1 0, S_0000000000f8fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "arad";
    .port_info 1 /INPUT 2 "brad";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 2 "wad";
    .port_info 6 /INPUT 16 "wd";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
L_00000000013c8310 .functor BUFZ 16, L_0000000000ff8660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000013c82a0 .functor BUFZ 16, L_0000000000ff8a20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000fa3a00_0 .net *"_s0", 15 0, L_0000000000ff8660;  1 drivers
v0000000000fa3d20_0 .net *"_s10", 3 0, L_0000000000ff7120;  1 drivers
L_00000000013800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fa44a0_0 .net *"_s13", 1 0, L_00000000013800d0;  1 drivers
v0000000000fa4540_0 .net *"_s2", 3 0, L_0000000000ff7b20;  1 drivers
L_0000000001380088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fa3aa0_0 .net *"_s5", 1 0, L_0000000001380088;  1 drivers
v0000000000fa3dc0_0 .net *"_s8", 15 0, L_0000000000ff8a20;  1 drivers
v0000000000fa45e0_0 .net "a", 15 0, L_00000000013c8310;  alias, 1 drivers
v0000000000fa3e60_0 .net "arad", 1 0, L_0000000000ff8e80;  alias, 1 drivers
v0000000000fa3f00_0 .net "b", 15 0, L_00000000013c82a0;  alias, 1 drivers
v0000000000fa42c0_0 .net "brad", 1 0, L_0000000000ff7440;  alias, 1 drivers
v0000000000fa4680_0 .net "clk", 0 0, v0000000000ff7760_0;  alias, 1 drivers
v0000000000ff82a0 .array "regar", 0 3, 15 0;
v0000000000ff7300_0 .net "rst", 0 0, v0000000000ff85c0_0;  alias, 1 drivers
v0000000000ff7ee0_0 .net "wad", 1 0, L_0000000000ff7f80;  alias, 1 drivers
v0000000000ff87a0_0 .net "wd", 15 0, v0000000000fa38c0_0;  alias, 1 drivers
v0000000000ff7260_0 .net "we", 0 0, L_00000000013c81c0;  alias, 1 drivers
E_0000000000fa21b0 .event posedge, v0000000000fa4400_0;
L_0000000000ff8660 .array/port v0000000000ff82a0, L_0000000000ff7b20;
L_0000000000ff7b20 .concat [ 2 2 0 0], L_0000000000ff8e80, L_0000000001380088;
L_0000000000ff8a20 .array/port v0000000000ff82a0, L_0000000000ff7120;
L_0000000000ff7120 .concat [ 2 2 0 0], L_0000000000ff7440, L_00000000013800d0;
    .scope S_000000000002ea40;
T_0 ;
    %wait E_0000000000fa21b0;
    %load/vec4 v0000000000ff7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000ff87a0_0;
    %load/vec4 v0000000000ff7ee0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ff82a0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f8fe30;
T_1 ;
Ewait_0 .event/or E_0000000000fa17f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000000000fa47c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000000000fa4220_0;
    %load/vec4 v0000000000fa3fa0_0;
    %add;
    %store/vec4 v0000000000fa38c0_0, 0, 16;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000000000fa4220_0;
    %store/vec4 v0000000000fa38c0_0, 0, 16;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000000000fa3fa0_0;
    %load/vec4 v0000000000fa4220_0;
    %sub;
    %store/vec4 v0000000000fa38c0_0, 0, 16;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fa38c0_0, 0, 16;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000000000fa38c0_0, 0, 16;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f8a380;
T_2 ;
    %wait E_0000000000fa1b70;
    %load/vec4 v0000000000fa3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000000fa4720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fa3960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000fa4720_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000000fa4720_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f8a1f0;
T_3 ;
Ewait_1 .event/or E_0000000000fa18b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000000000fa4180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.0 ;
    %pushi/vec4 64, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.1 ;
    %pushi/vec4 176, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.2 ;
    %pushi/vec4 320, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.3 ;
    %pushi/vec4 258, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.4 ;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.5 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.6 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.7 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.8 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.9 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.10 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.11 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.12 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.13 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.14 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.15 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.16 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 385, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 146, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 275, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0000000000fa3b40_0, 0, 10;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000f91790;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000000000ff7760_0;
    %inv;
    %store/vec4 v0000000000ff7760_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f91790;
T_5 ;
    %vpi_call/w 3 6 "$dumpfile", "fibo.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f8fca0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff85c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff7760_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff85c0_0, 0, 1;
    %delay 500, 0;
    %vpi_call/w 3 13 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test.v";
    "top.v";
    "alu.v";
    "imem.v";
    "pc.v";
    "rega.v";
