/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [10:0] _03_;
  reg [6:0] _04_;
  reg [8:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [39:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = _01_ ? celloutsig_1_13z : _00_;
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_2z : celloutsig_1_15z;
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_0_0z = ~(in_data[28] & in_data[61]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_1_11z = ~(celloutsig_1_6z[1] & celloutsig_1_9z);
  assign celloutsig_0_22z = !(celloutsig_0_9z[0] ? celloutsig_0_11z : in_data[49]);
  assign celloutsig_1_15z = ~((celloutsig_1_11z | celloutsig_1_7z) & celloutsig_1_4z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[9] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_1_9z = celloutsig_1_3z[1] | celloutsig_1_4z;
  assign celloutsig_0_5z = celloutsig_0_4z[8] | celloutsig_0_3z;
  assign celloutsig_0_3z = celloutsig_0_1z[3] ^ celloutsig_0_0z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z[10] ^ celloutsig_0_2z);
  reg [10:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 11'h000;
    else _19_ <= { celloutsig_1_5z[4:1], celloutsig_1_9z, celloutsig_1_9z, _02_[4:2], _01_, _02_[0] };
  assign { _00_, _03_[9:0] } = _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_4z[16:12], celloutsig_0_2z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_1z[2], _04_, celloutsig_0_2z };
  reg [4:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 5'h00;
    else _22_ <= in_data[134:130];
  assign { _02_[4:2], _01_, _02_[0] } = _22_;
  assign celloutsig_0_4z = { in_data[80:62], celloutsig_0_0z } / { 1'h1, in_data[35:17] };
  assign celloutsig_0_13z = { celloutsig_0_9z[2:1], celloutsig_0_7z, _04_, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z } / { 1'h1, in_data[67:37], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_13z[32:28], celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, celloutsig_0_13z[25:18], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[154:149] % { 1'h1, _02_[3:2], celloutsig_1_3z };
  assign celloutsig_0_9z = _04_[4:0] * _04_[5:1];
  assign celloutsig_0_15z = _05_[3] ? _04_[6:2] : celloutsig_0_13z[22:18];
  assign celloutsig_1_3z = _02_[4] ? { in_data[117:116], celloutsig_1_2z } : { _02_[3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = _04_[5] & in_data[32];
  assign celloutsig_0_21z = celloutsig_0_15z[3] & celloutsig_0_14z[9];
  assign celloutsig_1_0z = in_data[134] & in_data[123];
  assign celloutsig_1_2z = _02_[4] & _01_;
  assign celloutsig_1_13z = | { _01_, _02_[4:2], _02_[0], celloutsig_1_6z[7:4] };
  assign celloutsig_0_2z = | { in_data[24:20], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> in_data[13:10];
  assign celloutsig_1_6z = { _01_, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } >>> in_data[136:127];
  assign { _02_[10:5], _02_[1] } = { celloutsig_1_5z[4:1], celloutsig_1_9z, celloutsig_1_9z, _01_ };
  assign _03_[10] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
