/* SPDX-License-Identifier: CC0-1.0 */
#include <rk3399/usbstage.h>
#include <inttypes.h>
#include <stdlib.h>
#include <stdatomic.h>

#include <byteorder.h>
#include <cache.h>
#include <main.h>
#include <rk3399.h>
#include <stage.h>
#include <mmu.h>
#include <dwc3_regs.h>
#include <dwc3.h>
#include <xhci_regs.h>
#include <usb.h>
#include <dump_mem.h>
#include <runqueue.h>

volatile struct uart *const console_uart = regmap_uart;

const struct mmu_multimap initial_mappings[] = {
#include <rk3399/base_mappings.inc.c>
	{.addr = 0, PGTAB_PAGE(MEM_TYPE_NORMAL)| MEM_ACCESS_RW_PRIV | 0},
	{.addr = 0xf8000000, .desc = 0},
	{.addr = 0xff8c0000, .desc =  PGTAB_PAGE(MEM_TYPE_WRITE_THROUGH) | MEM_ACCESS_RW_PRIV | 0xff8c0000},
	{.addr = 0xff8c1000, .desc =  PGTAB_PAGE(MEM_TYPE_NORMAL) | MEM_ACCESS_RW_PRIV | 0xff8c1000},
	{.addr = 0xff8c2000, .desc = 0},
	{}
};

static struct sched_runqueue runqueue = {.head = 0, .tail = &runqueue.head};
struct sched_runqueue *get_runqueue() {return &runqueue;}
static u64 _Alignas(4096) UNINITIALIZED pagetable_frames[11][512];
u64 (*const pagetables)[512] = pagetable_frames;
const size_t num_pagetables = ARRAY_SIZE(pagetable_frames);

static const u32 num_ep = 13;

static void dwc3_write_dctl(volatile struct dwc3_regs *dwc3, u32 val) {
	dwc3->device_control = val & ~(u32)DWC3_DCTL_LST_CHANGE_REQ_MASK;
}


struct dwc3_gadget_ops {
	buf_id_t (*prepare_descriptor)(const struct dwc3_setup *setup, struct dwc3_state *st, const struct usb_setup *req);
	_Bool (*set_configuration)(const struct dwc3_setup *setup, struct dwc3_state *st, const struct usb_setup *req);
	void (*release_buffer)(const struct dwc3_setup *setup, struct dwc3_state *st, buf_id_t buf);
};

enum {LAST_TRB = DWC3_TRB_ISP_IMI | DWC3_TRB_IOC | DWC3_TRB_LAST};

static void dwc3_ep0_restart(const struct dwc3_setup *setup, struct dwc3_state *st) {
	puts("restarting ep0\n");
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	dwc3_post_depcmd(dwc3, 0, DWC3_DEPCMD_SET_STALL, 0, 0, 0);
	dwc3_wait_depcmd(dwc3, 0);
	struct dwc3_bufs *bufs = setup->bufs;
	dwc3_submit_trb(dwc3, 0, &bufs->ep0_trb, (u64)&bufs->setup_packet, 8, DWC3_TRB_TYPE_CONTROL_SETUP | LAST_TRB);
	st->ep0phase = DWC3_EP0_SETUP;
}

static void dwc3_dispatch_control_request(const struct dwc3_setup *setup, struct dwc3_state *st, struct usb_setup *req) {
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	struct dwc3_bufs *bufs = setup->bufs;
	dump_mem(req, 16);
	u16 req_header = (u16)req->bRequestType << 8 | req->bRequest;
	const u16 wLength = from_le16(req->wLength);
	const u16 wValue = from_le16(req->wValue);
	if ((req_header & 0xe0ff) == 0x8006) { /* GET_DESCRIPTOR */
		assert(wLength);
		buf_id_t buf = setup->ops->prepare_descriptor(setup, st, req);
		if (buf) {
			st->ep0_buf = buf;
			u32 len = st->ep0_buf_size;
			dump_mem((void*)st->ep0_buf_addr, len);
			if (len > wLength) {len = wLength;}
			dwc3_submit_trb(dwc3, 1, &bufs->ep0_trb, st->ep0_buf_addr, len, DWC3_TRB_TYPE_CONTROL_DATA | LAST_TRB);
			st->ep0phase = DWC3_EP0_DATA;
		} else {
			dwc3_ep0_restart(setup, st);
			return;
		}
	} else if ((req_header & 0xe0ff) == 0x0005) { /* SET_ADDRESS */
		assert(!wLength);
		assert(wValue < 0x80);
		u32 tmp = st->dcfg & ~(u32)DWC3_DCFG_DEVADDR_MASK;
		dwc3->device_config = st->dcfg = tmp | wValue << 3;
		st->ep0phase = DWC3_EP0_STATUS2;
	} else if ((req_header & 0xe0ff) == 0x0009) { /* SET_CONFIGURATION */
		assert(!wLength);
		dwc3_write_dctl(dwc3, dwc3->device_control | DWC3_DCTL_ACCEPT_U1 | DWC3_DCTL_ACCEPT_U2);

		if (setup->ops->set_configuration(setup, st, req)) {
			st->ep0phase = DWC3_EP0_STATUS2;
		} else {
			dwc3_ep0_restart(setup, st);
			return;
		}
	} else {die("unexpected control request: %04"PRIx16"\n", req_header);}
}

static void process_ep0_event(const struct dwc3_setup *setup, struct dwc3_state *st, u32 event) {
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	struct dwc3_bufs *bufs = setup->bufs;
	u32 UNUSED ep = event >> 1 & 0x1f, type = event >> 6 & 15, status = event >> 12 & 15;
	printf(" type%"PRIu32" status%"PRIu32, type, status);
	const enum dwc3_ep0phase phase = st->ep0phase;
	if (type == DWC3_DEPEVT_XFER_COMPLETE) {
		if (phase == DWC3_EP0_SETUP) {
			puts(" setup complete\n");
			atomic_thread_fence(memory_order_acquire);
			struct usb_setup *req = &bufs->setup_packet;
			dwc3_dispatch_control_request(setup, st, req);
			invalidate_range(req, sizeof(*req));
		} else if (phase == DWC3_EP0_DATA) {
			puts(" data complete");
			setup->ops->release_buffer(setup, st, st->ep0_buf);
			st->ep0_buf = 0;
			st->ep0phase = DWC3_EP0_STATUS3;
		} else if (phase == DWC3_EP0_STATUS2 || phase == DWC3_EP0_STATUS3) {
			puts(" restarting EP0 cycle");
			dwc3_submit_trb(dwc3, 0, &bufs->ep0_trb, (u64)&bufs->setup_packet, 8, DWC3_TRB_TYPE_CONTROL_SETUP | LAST_TRB);
			st->ep0phase = DWC3_EP0_SETUP;
		} else {die("XferComplete in unexpected EP0 phase");}
		assert(st->ep0phase != phase);
	} else if (type == DWC3_DEPEVT_XFER_NOT_READY) {
		u32 state = status & 3;
		if (state == 1 && phase == DWC3_EP0_DATA) {
			puts(" data not ready");
		} else if (state == 2 && (phase == DWC3_EP0_STATUS2 || phase == DWC3_EP0_STATUS3)) {
			puts(" status not ready");
			assert(phase == DWC3_EP0_STATUS3 || ep == 1);
			u32 cmd = phase == DWC3_EP0_STATUS2
				? DWC3_TRB_TYPE_CONTROL_STATUS2
				: DWC3_TRB_TYPE_CONTROL_STATUS3;
			dwc3_submit_trb(dwc3, ep, &bufs->ep0_trb, (u64)&bufs->setup_packet, 0, cmd | LAST_TRB);
		} else {die(" unexpected XferNotReady");}
	} else {die(" unexpected ep0 event\n");}
}

static enum usb_speed dwc3_speed_to_standard[8] = {
	USB_HIGH_SPEED,
	USB_FULL_SPEED,
	USB_LOW_SPEED,
	NUM_USB_SPEED,
	USB_SUPER_SPEED,
	USB_SUPER_SPEED_PLUS,
	NUM_USB_SPEED,
	NUM_USB_SPEED,
};

static void process_device_event(const struct dwc3_setup *setup, struct dwc3_state *st, u32 event) {
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	switch (event >> 8 & 15) {
	case DWC3_DEVT_DISCONNECT:
		puts(" disconnect");
		dwc3_write_dctl(dwc3, dwc3->device_control & ~(u32)DWC3_DCTL_INIT_U1 & ~(u32)DWC3_DCTL_INIT_U2);
		st->ep0phase = DWC3_EP0_DISCONNECTED;
		break;
	case DWC3_DEVT_RESET:
		dwc3_write_dctl(dwc3, dwc3->device_control & ~(u32)DWC3_DCTL_TEST_CONTROL_MASK);
		for_range(ep, 1, num_ep) {	/* don't clear DEP0 */
			dwc3_post_depcmd(dwc3, ep, DWC3_DEPCMD_CLEAR_STALL, 0, 0, 0);
		}
		dwc3->device_config = st->dcfg &= ~(u32)DWC3_DCFG_DEVADDR_MASK;
		puts(" USB reset");
		st->ep0phase = DWC3_EP0_SETUP;
		break;
	case DWC3_DEVT_CONNECTION_DONE:
		printf(" connection done, status 0x%08"PRIx32, dwc3->device_status);
		enum usb_speed speed = dwc3_speed_to_standard[dwc3->device_status & 7];
		assert(speed < NUM_USB_SPEED);
		st->speed = speed;
		dwc3_write_dctl(dwc3, dwc3->device_control & ~(u32)DWC3_DCTL_HIRDTHRES_MASK & ~(u32)DWC3_DCTL_L1_HIBERNATION_EN);
		dwc3->device_endpoint_enable |= 1 << 4;
		break;
	case DWC3_DEVT_LINK_STATE_CHANGE:
		puts(" link status change");
		break;
	default: abort();
	}
}

struct usbstage_state {
	struct dwc3_state st;
	_Bool expect_header;
};
struct usbstage_bufs {
	struct dwc3_bufs bufs;
	_Alignas(16) u8 desc[32];
	struct xhci_trb ep4_trb;
	_Alignas(16) u8 header[512];
};

const u8 _Alignas(64) device_desc[18] = {
	0x12, USB_DEVICE_DESC,	/* length, descriptor type (device) */
	0x00, 0x02,	/* USB version: 2.0 */
	0x00, 0x00, 0x00,	/* device class, subclass, protocol: defined by interface */
	0x40,	/* max packet size for EP0: 64 */
	0x07, 0x22, 0x0c, 0x33,	/* vendor (2270: Rockchip) and product (330c: RK3399) */
	0x00, 0x01,	/* device version: 1.0 */
	0x00, 0x00, 0x00,	/* manufacturer, product, serial number */
	01,	/* number of configurations */
};

const u8 _Alignas(64) device_qualifier[10] = {
	0x0a, USB_DEVICE_DESC,	/* length, descriptor type (device) */
	0x00, 0x02,	/* USB version: 2.0 */
	0x00, 0x00, 0x00,	/* device class, subclass, protocol: defined by interface */
	0x40,	/* max packet size for EP0: 64 */
	01,	/* number of configurations */
	0,	/* reserved byte */
};

const u8 _Alignas(64) conf_desc[32] = {
	9, USB_CONFIG_DESC,	/* 9-byte configuration descriptor */
		0x20, 0x00,	/* total length 32 bytes */
		1,	/* 1 interface */
		1,	/* configuration value 1 */
		0,	/* configuration 0 */
		0x80,	/* no special attributes */
		0xc8,	/* max. power 200â€¯mA */
	9, USB_INTERFACE_DESC,	/* 9-byte interface descriptor */
		0,	/* interface number 0 */
		0,	/* alternate setting */
		2,	/* 2 endpoints */
		0xff, 6, 5,	/* class: vendor specified */
		0,	/* interface 0 */
	7, USB_EP_DESC,	/* 7-byte endpoint descriptor */
		0x81,	/* address 81 (device-to-host) */
		0x02,	/* attributes: bulk endpoint */
		0x00, 0x04, /* max. packet size: 1024 */
		0,	/* interval value 0 */
	7, USB_EP_DESC,	/* 7-byte endpoint descriptor */
		0x02,	/* address 2 (host-to-device) */
		0x02,	/* attributes: bulk endpoint */
		0x00, 0x04,	/* max. packet size: 1024 */
		0,	/* interval value 0 */
};

static buf_id_t prepare_descriptor(const struct dwc3_setup *setup, struct dwc3_state *st, const struct usb_setup *req) {
	u8 *buf = ((struct usbstage_bufs *)setup->bufs)->desc;
	const u8 descriptor_type = from_le16(req->wValue) >> 8;
	st->ep0_buf_addr = (u64)buf;
	u16 max_packet_size = usb_max_packet_size[st->speed];

	if (descriptor_type == USB_DEVICE_DESC) {
		for_array(i, device_desc) {buf[i] = device_desc[i];}
		if (max_packet_size < 64) {buf[7] = max_packet_size;}
		st->ep0_buf_size = device_desc[0];
		return 1;
	} else if (descriptor_type == USB_DEVICE_QUALIFIER) {
		for_array(i, device_qualifier) {buf[i] = device_qualifier[i];}
		st->ep0_buf_size = device_qualifier[0];
		return 1;
	} else if (descriptor_type == USB_CONFIG_DESC) {
		for_array(i, conf_desc) {buf[i] = conf_desc[i];}
		if (max_packet_size < 1024) {
			buf[22] = max_packet_size & 0xff;
			buf[23] = max_packet_size >> 8;
			buf[29] = max_packet_size & 0xff;
			buf[30] = max_packet_size >> 8;
		}
		st->ep0_buf_size = from_le16(*(u16 *)(conf_desc + 2));
		return 1;
	} else {return 0;}
}

static _Bool set_configuration(const struct dwc3_setup *setup, struct dwc3_state *st, const struct usb_setup *req) {
	assert(from_le16(req->wValue) == 1);
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	struct usbstage_state *ust = (struct usbstage_state *)st;
	ust->expect_header = 1;
	struct usbstage_bufs *bufs = (struct usbstage_bufs *)setup->bufs;

	u16 max_packet_size = usb_max_packet_size[st->speed];
	assert(max_packet_size <= sizeof(bufs->header));
	dwc3_configure_bulk_ep(dwc3, 4, DWC3_DEPCFG0_INIT, max_packet_size);
	dwc3_wait_depcmd(dwc3, 4);
	struct xhci_trb *ep4_trb = &bufs->ep4_trb;
	dwc3_submit_trb(dwc3, 4, ep4_trb, (u64)&bufs->header, 512, DWC3_TRB_TYPE_NORMAL | DWC3_TRB_CSP | LAST_TRB | DWC3_TRB_HWO);
	return 1;
}

static void release_buffer(const struct dwc3_setup UNUSED *setup, struct dwc3_state UNUSED *st, buf_id_t UNUSED buf) {
	/* do nothing, buffers are statically allocated */
}

static const struct dwc3_gadget_ops usbstage_ops = {
	.prepare_descriptor = prepare_descriptor,
	.set_configuration = set_configuration,
	.release_buffer = release_buffer,
};

enum usbstage_command {
	CMD_LOAD = 0,
	CMD_CALL,
	CMD_START,
	CMD_FLASH,
	NUM_CMD
};

static struct stage_store *stage_store;
void handoff(u64, u64, u64, u64, u64, u64, u64, u64);
__asm__("handoff: add x8, sp, #0; add sp, x1, #0; stp x30, x8, [sp, #-16]!; blr x0;ldp x30, x8, [sp]; add sp, x8, #0");

void next_stage(u64, u64, u64, u64, u64, u64);

void usbstage_flash_spi(const u8 *buf, u64 start, u64 length);

static void xfer_complete(const struct dwc3_setup *setup, struct usbstage_state *st) {
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	struct usbstage_bufs *bufs = (struct usbstage_bufs *)setup->bufs;

	u64 *header = (u64 *)bufs->header;
	if (st->expect_header) {invalidate_range(header, sizeof(bufs->header));}

#if DEBUG_MSG
	dump_mem(bufs->header, 64);
#endif
	u64 cmd = header[0];
	if (st->expect_header) {
		switch (cmd) {
		case CMD_FLASH:
		case CMD_LOAD:;
			u64 size = header[1];
			assert((size & 0xff0001ff) == 0);
			u64 addr = cmd == CMD_LOAD ?  header[2] : 0x100000;
			dwc3_submit_trb(dwc3, 4, &bufs->ep4_trb, addr, size, DWC3_TRB_TYPE_NORMAL | DWC3_TRB_CSP | LAST_TRB | DWC3_TRB_HWO);
			st->expect_header = 0;
			break;
		case CMD_START:;
			dwc3_write_dctl(dwc3, dwc3->device_control & ~(u32)DWC3_DCTL_RUN);
			while (~dwc3->device_status & DWC3_DSTS_HALTED) {
				u32 evtcount = dwc3->event_count;
				if (evtcount) {dwc3->event_count = evtcount;}
				__asm__("yield");
			}
			stage_teardown(stage_store);
			next_stage(header[3], header[4], header[5], header[6], header[1], header[2]);
			assert(UNREACHABLE);
		case CMD_CALL:;
			handoff(header[1], header[2], header[3], header[4], header[5], header[6], header[7], header[8]);

			flush_range(header, sizeof(bufs->header));
			dwc3_submit_trb(dwc3, 4, &bufs->ep4_trb, (u64)&bufs->header, 512, DWC3_TRB_TYPE_NORMAL | DWC3_TRB_CSP | LAST_TRB | DWC3_TRB_HWO);
			st->expect_header = 1;
			break;
		default:assert(UNREACHABLE);
		}
	} else {
		switch (cmd) {
		case CMD_LOAD: break;
		case CMD_FLASH:
			usbstage_flash_spi((const u8 *)0x100000, header[2], header[1]);
			break;
		default: assert(UNREACHABLE);
		}
		flush_range(header, sizeof(bufs->header));
		dwc3_submit_trb(dwc3, 4, &bufs->ep4_trb, (u64)&bufs->header, 512, DWC3_TRB_TYPE_NORMAL | DWC3_TRB_CSP | LAST_TRB | DWC3_TRB_HWO);
		st->expect_header = 1;
	}
}

static void process_event(const struct dwc3_setup *setup, struct usbstage_state *st, u32 event) {
	volatile struct dwc3_regs *dwc3 = setup->dwc3;
	printf("0x%08"PRIx32, event);
	if (event & 1) { /* generic event */
		assert((event >> 1 & 0x7f) == 0);
		process_device_event(setup, &st->st, event);
	} else { /* endpoint event */
		u32 ep = event >> 1 & 0x1f;
		printf(" ep%"PRIu32, ep);
		if (ep <= 1) {
			process_ep0_event(setup, &st->st, event);
		} else {
			u32 type = event >> 6 & 15, status = event >> 12 & 15;
			printf(" type%"PRIu32" status%"PRIx32, type, status);
			printf("DEPCMD: %"PRIx32"\n", dwc3->device_ep_cmd[ep].cmd);
			if (type == DWC3_DEPEVT_XFER_COMPLETE) {
				xfer_complete(setup, st);
			}
		}
	}
	puts("\n");
}

_Noreturn void main(struct stage_store *store) {
	stage_setup(store);
	stage_store = store;
	puts("usbstage\n");

	volatile struct dwc3_regs *const dwc3 = (struct dwc3_regs*)((char *)regmap_otg0 + 0xc100);
	struct usbstage_bufs *bufs = (struct usbstage_bufs *)0xff8c0100;
	const struct dwc3_setup setup = {
		.dwc3 = dwc3,
		.bufs = (struct dwc3_bufs *)bufs,
		.evt_slots = 64,
		.hwparams = {
			dwc3->hardware_parameters[0],
			dwc3->hardware_parameters[1],
			dwc3->hardware_parameters[2],
			dwc3->hardware_parameters[3],
			dwc3->hardware_parameters[4],
			dwc3->hardware_parameters[5],
			dwc3->hardware_parameters[6],
			dwc3->hardware_parameters[7],
			dwc3->hardware_parameters8,
		},
		.ops = &usbstage_ops
	};
	const u32 mdwidth = setup.hwparams[0] >> 8 & 0xff;
	const u32 ram2_bytes = (setup.hwparams[7] >> 16) * (mdwidth / 8);
	struct usbstage_state st = {.st = {
		.ep0phase = DWC3_EP0_DISCONNECTED,
		.dcfg = DWC3_HIGH_SPEED | 0 << 12 | (ram2_bytes / 512) << 17 | DWC3_DCFG_LPM_CAPABLE,
	},
		.expect_header = 0,
	};

	for_range(i, 0, setup.evt_slots) {setup.bufs->event_buffer[i] = 0;}
	flush_range(setup.bufs->event_buffer, sizeof(setup.bufs->event_buffer));

#if 1
	debug("soft-resetting the USB controller\n");
	dwc3->device_control = DWC3_DCTL_SOFT_RESET;
	u64 softreset_start = get_timestamp();
	while (dwc3->device_control & DWC3_DCTL_SOFT_RESET) {
		if (get_timestamp() - softreset_start > 100000 * CYCLES_PER_MICROSECOND) {
			die("USB softreset timeout\n");
		}
		udelay(1000);
	}
	dwc3->global_control |= DWC3_GCTL_CORE_SOFT_RESET;
	udelay(10);
	dwc3->phy_config |= DWC3_GUSB2PHYCFG_PHY_SOFT_RESET;
	dwc3->pipe_control |= DWC3_GUSB2PHYCFG_PHY_SOFT_RESET;
	udelay(1000);
	dwc3->phy_config &= ~(u32)DWC3_GUSB2PHYCFG_PHY_SOFT_RESET;
	dwc3->pipe_control &= ~(u32)DWC3_GUSB3PIPECTL_PHY_SOFT_RESET;
	udelay(1000);
	dwc3->global_status = 0x30;
	dwc3->global_control &= ~(u32)DWC3_GCTL_CORE_SOFT_RESET
		& ~(u32)DWC3_GCTL_DISABLE_SCRAMBLING
		& ~(u32)DWC3_GCTL_SCALEDOWN_MASK;
	debug("soft reset finished\n");
	dwc3->user_control1 |= DWC3_GUCTL1_USB3_USE_USB2_CLOCK;
	dwc3->pipe_control |= DWC3_GUSB3PIPECTL_SUSPEND_ENABLE;
	udelay(10000);
	u32 val = dwc3->phy_config;
	val &= ~(u32)DWC3_GUSB2PHYCFG_ENABLE_SLEEP
		& ~(u32)DWC3_GUSB2PHYCFG_SUSPEND_PHY
		& ~(u32)DWC3_GUSB2PHYCFG_USB2_FREE_CLOCK
		& ~(u32)DWC3_GUSB2PHYCFG_TURNAROUND_MASK;
	val |= DWC3_GUSB2PHYCFG_PHY_INTERFACE
		| DWC3_GUSB2PHYCFG_TURNAROUND(5);
	dwc3->phy_config = val;
	udelay(60000);
	printf("GSTS: %08"PRIx32" DSTS: %08"PRIx32"\n", dwc3->global_status, dwc3->device_status);

	dwc3->global_control |= DWC3_GCTL_PORT_CAP_DEVICE;
	/* HiSpeed */
	dwc3->device_config = st.st.dcfg;
	printf("DCFG: %08"PRIx32"\n", dwc3->device_config);
	udelay(10000);
	printf("new config GSTS: %08"PRIx32" DSTS: %08"PRIx32"\n", dwc3->global_status, dwc3->device_status);
#else
	{
		u32 tmp = dwc3->device_control & ~(u32)DWC3_DCTL_RUN;
		dwc3_write_dctl(dwc3, tmp | DWC3_DCTL_KEEP_CONNECT);
	}
#endif
	u32 max_packet_size = 64;
	dwc3_new_configuration(dwc3, max_packet_size, num_ep);
	printf("DALEPENA: %"PRIx32"\n", dwc3->device_endpoint_enable);

	dwc3->event_buffer_address[0] = (u32)(u64)&setup.bufs->event_buffer;
	dwc3->event_buffer_address[1] = (u32)((u64)&setup.bufs->event_buffer >> 32);
	atomic_thread_fence(memory_order_release);
	dwc3->event_buffer_size = 256;
	dwc3->device_event_enable = 0x1e1f;

	dwc3_submit_trb(dwc3, 0, &setup.bufs->ep0_trb, (u64)&setup.bufs->setup_packet, 8, DWC3_TRB_TYPE_CONTROL_SETUP | LAST_TRB);
	dwc3_wait_depcmd(dwc3, 0);
	printf("cmd %"PRIx32"\n", dwc3->device_ep_cmd[0].cmd);
	udelay(100);
	dwc3_write_dctl(dwc3, dwc3->device_control | DWC3_DCTL_RUN);
	printf("GSTS: %08"PRIx32" DSTS: %08"PRIx32"\n", dwc3->global_status, dwc3->device_status);

	{
		u32 evtcount = dwc3->event_count;
		printf("%"PRIu32" events pending, evtsiz0x%"PRIx32"\n", evtcount, dwc3->event_buffer_size);
	}
	timestamp_t last_status = get_timestamp();
	u32 evt_pos = 0;
	while (1) {
		u32 evtcount = dwc3->event_count;
		assert(evtcount % 4 == 0);
		evtcount /= 4;
		if (!evtcount) {
			timestamp_t now = get_timestamp();
			if (now - last_status > 300000 * TICKS_PER_MICROSECOND) {
				last_status = now;
				printf("GSTS: %08"PRIx32" DSTS: %08"PRIx32"\n", dwc3->global_status, dwc3->device_status);
			}
			__asm__("yield");
			continue;
		}
		printf("GSTS: %08"PRIx32" DSTS: %08"PRIx32"\n", dwc3->global_status, dwc3->device_status);
		dwc3->event_buffer_size = 256 | 1 << 31;
		atomic_thread_fence(memory_order_acq_rel);	/* prevent reordering of accesses to event buffer to before the flag is set */
		u32 *evtbuf = setup.bufs->event_buffer;
		for_range(i, 0, evtcount) {
			u32 event = evtbuf[evt_pos];
			evt_pos = (evt_pos + 1) % setup.evt_slots;
			process_event(&setup, &st, event);
		}
		atomic_thread_fence(memory_order_acq_rel);
		invalidate_range(evtbuf, sizeof(setup.bufs->event_buffer));
		atomic_thread_fence(memory_order_release);
		dwc3->event_count = evtcount * 4;
		dwc3->event_buffer_size = 256;
		puts("\n");
	}
}
