ğŸ¦ Banking System (Verilog & C++)
ğŸ“Œ Project Overview
This project implements a Banking System in two different languages: Verilog and C++. The goal is to compare hardware-based (FPGA) and software-based (C++) implementations of basic banking operations.

âœ… Features
âœ” User authentication (PIN verification)
âœ” Balance inquiry
âœ” Deposit and withdrawal operations
âœ” Error handling for incorrect PINs and insufficient funds
âœ” Verilog: Implements a Finite State Machine (FSM) for transactions
âœ” C++: Uses OOP (Object-Oriented Programming) for modular design
ğŸš€ Getting Started
ğŸ”§ Requirements
Verilog Implementation
Verilog Compiler (Icarus Verilog, ModelSim, or Vivado)
Waveform viewer (GTKWave)
Git for version control
C++ Implementation
C++ Compiler (GCC, Clang, or MSVC)
Any IDE (VS Code, Code::Blocks, or CLion)
Git for version control
ğŸ’¾ Installation & Running
Verilog Version
1ï¸âƒ£ Clone the repository

2ï¸âƒ£ Run the testbench

3ï¸âƒ£ View the waveform

C++ Version
1ï¸âƒ£ Navigate to the C++ directory

2ï¸âƒ£ Compile the program

3ï¸âƒ£ Run the program

ğŸ”„ Comparison: Verilog vs C++
Feature	Verilog (Hardware)	C++ (Software)
Execution Speed	Fast (FPGA-based)	Slower (CPU-based)
Concurrency	High (parallelism)	Sequential execution
Flexibility	Limited (FPGA logic)	High (easy to update)
Power Efficiency	High	Low
Debugging	Waveforms & simulation	Debugging tools & logs
ğŸ“œ Verilog Finite State Machine (FSM)
ğŸ“Œ Example Transactions
Login & Balance Check

Enter PIN: **** (Correct)
Access Granted âœ…
Current Balance: $1000
Deposit
Enter deposit amount: $500
New Balance: $1500
Withdraw
Enter withdrawal amount: $2000
âŒ Error: Insufficient Funds
ğŸ§ª Testing
Verilog: Testbench simulation + waveform analysis
C++: Unit tests for each function
