1-bit shifter code[includes arithmetic shifter]

design.v
-----------

module shifter(y,a,b);
  input reg [3:0]y;
  output reg [3:0]a,b;
  always@(y)
    begin  
      a = y >> 4'b1;
      b = y >>> 4'b1;
      $display("a= %b b=%b", a, b);
    end
endmodule

testbench.v
------------

module testb(y);
  output reg [3:0] y;
  wire [3:0] a, b;
  shifter my_shifter(.y(y), .a(a), .b(b));
  initial begin
    
	#10 y = 4'b1101;
    
    
  end
endmodule : testb
