-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    x_0_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_1_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_2_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_3_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_4_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_5_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_6_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    x_7_V_read : IN STD_LOGIC_VECTOR (26 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (26 downto 0) );
end;


architecture behav of reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal icmp_ln1496_fu_66_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_fu_80_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_72_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln86_1_fu_86_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln1496_2_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_3_fu_114_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln86_4_fu_128_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln1496_5_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_2_fu_100_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln86_5_fu_142_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln1496_6_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln86_5_fu_142_p3 when (icmp_ln1496_6_fu_150_p2(0) = '1') else 
        select_ln86_2_fu_100_p3;
    icmp_ln1496_1_fu_80_p2 <= "1" when (signed(x_2_V_read) < signed(x_3_V_read)) else "0";
    icmp_ln1496_2_fu_94_p2 <= "1" when (signed(select_ln86_fu_72_p3) < signed(select_ln86_1_fu_86_p3)) else "0";
    icmp_ln1496_3_fu_108_p2 <= "1" when (signed(x_4_V_read) < signed(x_5_V_read)) else "0";
    icmp_ln1496_4_fu_122_p2 <= "1" when (signed(x_6_V_read) < signed(x_7_V_read)) else "0";
    icmp_ln1496_5_fu_136_p2 <= "1" when (signed(select_ln86_3_fu_114_p3) < signed(select_ln86_4_fu_128_p3)) else "0";
    icmp_ln1496_6_fu_150_p2 <= "1" when (signed(select_ln86_2_fu_100_p3) < signed(select_ln86_5_fu_142_p3)) else "0";
    icmp_ln1496_fu_66_p2 <= "1" when (signed(x_0_V_read) < signed(x_1_V_read)) else "0";
    select_ln86_1_fu_86_p3 <= 
        x_3_V_read when (icmp_ln1496_1_fu_80_p2(0) = '1') else 
        x_2_V_read;
    select_ln86_2_fu_100_p3 <= 
        select_ln86_1_fu_86_p3 when (icmp_ln1496_2_fu_94_p2(0) = '1') else 
        select_ln86_fu_72_p3;
    select_ln86_3_fu_114_p3 <= 
        x_5_V_read when (icmp_ln1496_3_fu_108_p2(0) = '1') else 
        x_4_V_read;
    select_ln86_4_fu_128_p3 <= 
        x_7_V_read when (icmp_ln1496_4_fu_122_p2(0) = '1') else 
        x_6_V_read;
    select_ln86_5_fu_142_p3 <= 
        select_ln86_4_fu_128_p3 when (icmp_ln1496_5_fu_136_p2(0) = '1') else 
        select_ln86_3_fu_114_p3;
    select_ln86_fu_72_p3 <= 
        x_1_V_read when (icmp_ln1496_fu_66_p2(0) = '1') else 
        x_0_V_read;
end behav;
