{
  "Top": "dct",
  "RtlTop": "dct",
  "RtlPrefix": "",
  "RtlSubPrefix": "dct_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dct"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "373",
    "Latency": "372"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dct",
    "Version": "1.0",
    "DisplayName": "Dct",
    "Revision": "2114183884",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dct_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/dct.cpp",
      "..\/..\/dct_coeff_table.txt",
      "..\/..\/in.dat",
      "..\/..\/out.golden.dat"
    ],
    "TestBench": ["..\/..\/dct_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1.vhd",
      "impl\/vhdl\/dct_ama_submuladd_16s_16s_12ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_ama_submuladd_16s_16s_13ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1.vhd",
      "impl\/vhdl\/dct_buf_2d_in_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_buf_2d_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_col_inbuf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_control_s_axi.vhd",
      "impl\/vhdl\/dct_dct_1d.vhd",
      "impl\/vhdl\/dct_dct_1d_1.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_Col_DCT_Loop.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_Row_DCT_Loop.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.vhd",
      "impl\/vhdl\/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.vhd",
      "impl\/vhdl\/dct_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_14ns_29ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_14ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_29ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_17s_12ns_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_17s_12ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_17s_13ns_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_17s_13ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_18s_13ns_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_18s_14ns_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mul_16s_15ns_29_1_1.vhd",
      "impl\/vhdl\/dct_mul_16s_15s_29_1_1.vhd",
      "impl\/vhdl\/dct_mul_17s_13ns_29_1_1.vhd",
      "impl\/vhdl\/dct_mul_17s_14ns_29_1_1.vhd",
      "impl\/vhdl\/dct_row_outbuf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1.v",
      "impl\/verilog\/dct_ama_submuladd_16s_16s_12ns_29s_29_4_1.v",
      "impl\/verilog\/dct_ama_submuladd_16s_16s_13ns_29s_29_4_1.v",
      "impl\/verilog\/dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1.v",
      "impl\/verilog\/dct_buf_2d_in_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct_buf_2d_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct_col_inbuf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct_control_s_axi.v",
      "impl\/verilog\/dct_dct_1d.v",
      "impl\/verilog\/dct_dct_1d_1.v",
      "impl\/verilog\/dct_dct_Pipeline_Col_DCT_Loop.v",
      "impl\/verilog\/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.v",
      "impl\/verilog\/dct_dct_Pipeline_Row_DCT_Loop.v",
      "impl\/verilog\/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.v",
      "impl\/verilog\/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v",
      "impl\/verilog\/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v",
      "impl\/verilog\/dct_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dct_mac_muladd_16s_14ns_29ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_14ns_29s_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_13ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_29ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_29s_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_17s_12ns_13ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_17s_12ns_29s_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_17s_13ns_13ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_17s_13ns_29s_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_18s_13ns_13ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_18s_14ns_13ns_29_4_1.v",
      "impl\/verilog\/dct_mul_16s_15ns_29_1_1.v",
      "impl\/verilog\/dct_mul_16s_15s_29_1_1.v",
      "impl\/verilog\/dct_mul_17s_13ns_29_1_1.v",
      "impl\/verilog\/dct_mul_17s_14ns_29_1_1.v",
      "impl\/verilog\/dct_row_outbuf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dct_v1_0\/data\/dct.mdd",
      "impl\/misc\/drivers\/dct_v1_0\/data\/dct.tcl",
      "impl\/misc\/drivers\/dct_v1_0\/data\/dct.yaml",
      "impl\/misc\/drivers\/dct_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/dct_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dct_v1_0\/src\/xdct.c",
      "impl\/misc\/drivers\/dct_v1_0\/src\/xdct.h",
      "impl\/misc\/drivers\/dct_v1_0\/src\/xdct_hw.h",
      "impl\/misc\/drivers\/dct_v1_0\/src\/xdct_linux.c",
      "impl\/misc\/drivers\/dct_v1_0\/src\/xdct_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "input_r": {
          "offset": "128",
          "range": "128"
        },
        "output_r": {
          "offset": "256",
          "range": "128"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dct",
      "BindInstances": "row_outbuf_U col_outbuf_U col_inbuf_U buf_2d_in_U buf_2d_in_1_U buf_2d_in_2_U buf_2d_in_3_U buf_2d_in_4_U buf_2d_in_5_U buf_2d_in_6_U buf_2d_in_7_U buf_2d_out_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "dct_Pipeline_RD_Loop_Row_RD_Loop_Col",
          "InstanceName": "grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98",
          "BindInstances": "icmp_ln69_fu_233_p2 add_ln69_1_fu_239_p2 add_ln69_fu_256_p2 icmp_ln71_fu_262_p2 select_ln66_fu_268_p3 select_ln69_fu_276_p3 add_ln73_fu_304_p2 add_ln71_fu_310_p2"
        },
        {
          "ModuleName": "dct_Pipeline_Row_DCT_Loop",
          "InstanceName": "grp_dct_Pipeline_Row_DCT_Loop_fu_120",
          "BindInstances": "icmp_ln39_fu_177_p2 add_ln39_fu_195_p2",
          "Instances": [{
              "ModuleName": "dct_1d_1",
              "InstanceName": "grp_dct_1d_1_fu_154",
              "BindInstances": "tmp_fu_217_p2 tmp5716_fu_243_p2 add_ln26_fu_348_p2 mac_muladd_16s_14ns_29ns_29_4_1_U28 mul_16s_15ns_29_1_1_U10 mul_16s_15s_29_1_1_U14 mac_muladd_16s_15s_13ns_29_4_1_U18 ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 tmp7_fu_364_p2 mac_muladd_17s_13ns_29s_29_4_1_U23 ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 mac_muladd_16s_14ns_29ns_29_4_1_U28 mac_muladd_17s_13ns_29s_29_4_1_U23 mac_muladd_16s_15s_13ns_29_4_1_U18 tmp11_fu_374_p2 tmp12_fu_384_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 tmp17_fu_390_p2 mac_muladd_18s_14ns_13ns_29_4_1_U24 mac_muladd_18s_14ns_13ns_29_4_1_U24 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 mac_muladd_16s_14ns_29ns_29_4_1_U34 mul_16s_15s_29_1_1_U11 mac_muladd_16s_14ns_29s_29_4_1_U20 mul_16s_15s_29_1_1_U15 ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 tmp25_fu_415_p2 mac_muladd_17s_12ns_13ns_29_4_1_U26 mac_muladd_16s_14ns_29s_29_4_1_U20 mac_muladd_16s_14ns_29ns_29_4_1_U34 ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 mac_muladd_17s_12ns_13ns_29_4_1_U26 tmp27_fu_425_p2 sub_ln26_fu_460_p2 mac_muladd_16s_15s_29ns_29_4_1_U35 mul_16s_15ns_29_1_1_U12 mac_muladd_16s_15s_29s_29_4_1_U21 mul_16s_15ns_29_1_1_U16 mac_muladd_17s_12ns_29s_29_4_1_U29 tmp35_fu_490_p2 mac_muladd_17s_13ns_13ns_29_4_1_U27 mac_muladd_16s_15s_29s_29_4_1_U21 mac_muladd_16s_15s_29ns_29_4_1_U35 mac_muladd_17s_12ns_29s_29_4_1_U29 mac_muladd_17s_13ns_13ns_29_4_1_U27 tmp39_fu_500_p2 tmp40_fu_510_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 mac_muladd_18s_13ns_13ns_29_4_1_U30 mac_muladd_18s_13ns_13ns_29_4_1_U30 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 mac_muladd_16s_14ns_29ns_29_4_1_U37 mul_16s_15s_29_1_1_U13 mac_muladd_16s_14ns_29s_29_4_1_U22 mul_16s_15s_29_1_1_U17 mac_muladd_17s_13ns_29s_29_4_1_U31 mac_muladd_17s_12ns_13ns_29_4_1_U32 mac_muladd_16s_14ns_29s_29_4_1_U22 mac_muladd_16s_14ns_29ns_29_4_1_U37 mac_muladd_17s_13ns_29s_29_4_1_U31 mac_muladd_17s_12ns_13ns_29_4_1_U32"
            }]
        },
        {
          "ModuleName": "dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop",
          "InstanceName": "grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133",
          "BindInstances": "icmp_ln44_fu_97_p2 add_ln44_1_fu_103_p2 add_ln44_fu_120_p2 icmp_ln46_fu_126_p2 select_ln35_fu_132_p3 select_ln44_fu_144_p3 add_ln48_fu_180_p2 add_ln48_1_fu_186_p2 add_ln46_fu_192_p2"
        },
        {
          "ModuleName": "dct_Pipeline_Col_DCT_Loop",
          "InstanceName": "grp_dct_Pipeline_Col_DCT_Loop_fu_139",
          "BindInstances": "icmp_ln51_fu_51_p2 add_ln51_fu_57_p2",
          "Instances": [{
              "ModuleName": "dct_1d",
              "InstanceName": "grp_dct_1d_fu_34",
              "BindInstances": "tmp_fu_397_p2 tmp5733_fu_422_p2 add_ln26_fu_523_p2 mac_muladd_16s_14ns_29ns_29_4_1_U93 mul_16s_15ns_29_1_1_U76 mac_muladd_16s_15s_29s_29_4_1_U89 mac_muladd_16s_15s_13ns_29_4_1_U84 ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 tmp7_fu_450_p2 mul_17s_14ns_29_1_1_U80 ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 mac_muladd_16s_14ns_29ns_29_4_1_U93 mac_muladd_16s_15s_29s_29_4_1_U89 mac_muladd_16s_15s_13ns_29_4_1_U84 tmp11_fu_551_p2 tmp12_fu_559_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 tmp17_fu_456_p2 mac_muladd_18s_14ns_13ns_29_4_1_U94 mac_muladd_18s_14ns_13ns_29_4_1_U94 ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 mac_muladd_16s_14ns_29ns_29_4_1_U95 mul_16s_15s_29_1_1_U77 mul_16s_15ns_29_1_1_U81 mac_muladd_16s_15s_13ns_29_4_1_U90 ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 tmp25_fu_477_p2 mac_muladd_17s_12ns_29s_29_4_1_U91 ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 mac_muladd_16s_14ns_29ns_29_4_1_U95 mac_muladd_17s_12ns_29s_29_4_1_U91 mac_muladd_16s_15s_13ns_29_4_1_U90 tmp27_fu_487_p2 sub_ln26_fu_601_p2 mac_muladd_16s_15s_29ns_29_4_1_U99 mul_16s_15ns_29_1_1_U78 mac_muladd_16s_15s_29s_29_4_1_U87 mac_muladd_16s_14ns_29s_29_4_1_U96 mul_17s_13ns_29_1_1_U82 tmp35_fu_497_p2 mac_muladd_17s_13ns_13ns_29_4_1_U92 mac_muladd_16s_15s_29s_29_4_1_U87 mac_muladd_16s_15s_29ns_29_4_1_U99 mac_muladd_16s_14ns_29s_29_4_1_U96 mac_muladd_17s_13ns_13ns_29_4_1_U92 tmp39_fu_622_p2 tmp40_fu_630_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 mac_muladd_18s_13ns_13ns_29_4_1_U100 mac_muladd_18s_13ns_13ns_29_4_1_U100 ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 mac_muladd_16s_14ns_29ns_29_4_1_U101 mul_16s_15s_29_1_1_U79 mac_muladd_16s_14ns_29s_29_4_1_U88 mul_16s_15s_29_1_1_U83 mac_muladd_17s_13ns_29s_29_4_1_U102 mac_muladd_17s_12ns_13ns_29_4_1_U97 mac_muladd_16s_14ns_29s_29_4_1_U88 mac_muladd_16s_14ns_29ns_29_4_1_U101 mac_muladd_17s_13ns_29s_29_4_1_U102 mac_muladd_17s_12ns_13ns_29_4_1_U97"
            }]
        },
        {
          "ModuleName": "dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop",
          "InstanceName": "grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145",
          "BindInstances": "icmp_ln57_fu_97_p2 add_ln57_1_fu_103_p2 add_ln57_fu_120_p2 icmp_ln59_fu_126_p2 select_ln35_fu_132_p3 select_ln57_fu_144_p3 add_ln61_fu_180_p2 add_ln61_1_fu_186_p2 add_ln59_fu_192_p2"
        },
        {
          "ModuleName": "dct_Pipeline_WR_Loop_Row_WR_Loop_Col",
          "InstanceName": "grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151",
          "BindInstances": "icmp_ln84_fu_109_p2 add_ln84_1_fu_115_p2 add_ln84_fu_132_p2 icmp_ln86_fu_138_p2 select_ln81_fu_144_p3 select_ln84_fu_152_p3 add_ln88_fu_176_p2 add_ln86_fu_182_p2"
        }
      ]
    },
    "Info": {
      "dct_Pipeline_RD_Loop_Row_RD_Loop_Col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_1d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_Pipeline_Row_DCT_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_Pipeline_Col_DCT_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_Pipeline_WR_Loop_Row_WR_Loop_Col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dct_Pipeline_RD_Loop_Row_RD_Loop_Col": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.082"
        },
        "Loops": [{
            "Name": "RD_Loop_Row_RD_Loop_Col",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "42",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_1d_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "4",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.088"
        },
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "1257",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "945",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_Pipeline_Row_DCT_Loop": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "41",
          "LatencyWorst": "41",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.088"
        },
        "Loops": [{
            "Name": "Row_DCT_Loop",
            "TripCount": "8",
            "Latency": "39",
            "PipelineII": "4",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "1405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1043",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_1d": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "4",
          "PipelineDepth": "17",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "1708",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1173",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_Pipeline_Col_DCT_Loop": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Loops": [{
            "Name": "Col_DCT_Loop",
            "TripCount": "8",
            "Latency": "45",
            "PipelineII": "4",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "1794",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1339",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_Pipeline_WR_Loop_Row_WR_Loop_Col": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "WR_Loop_Row_WR_Loop_Col",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct": {
        "Latency": {
          "LatencyBest": "372",
          "LatencyAvg": "372",
          "LatencyWorst": "372",
          "PipelineII": "373",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "56",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "25",
          "FF": "3699",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3744",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-23 16:04:49 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
