// Seed: 451531647
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5
    , id_11,
    output uwire id_6,
    input wire id_7,
    output supply1 id_8,
    input tri id_9
);
  wire id_12;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input tri0 module_1,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    output logic id_11
    , id_14,
    input tri0 id_12
);
  wire id_15;
  assign id_11 = 1;
  logic id_16[1 : 1], id_17, id_18, id_19;
  wire id_20;
  ;
  assign id_5 = id_9;
  always @(posedge ~id_16);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_5,
      id_10,
      id_3,
      id_1,
      id_9,
      id_5,
      id_3
  );
  always_latch @(posedge id_19) begin : LABEL_0
    id_11 <= id_16;
  end
endmodule
