module pc_addr #(parameter N=32)
  (input logic branch,
   input logic [1:0]ctrpc,
   input logic [N-1:0]pc_next,
   input logic [N-1:0]reg_out,
   input logic [N-1:0]imm,
   output logic [N-1:0] pc_in
  );

  always_comb
    begin
      if(branch)
        pc_in=imm-4;
      else
        begin
          case(ctrpc)
          //JAL
            2'b10:pc_in=pc_next+4;
          //JALR
            2'b11:pc_in=reg_out+pc_next+4;
            default:pc_in=pc_next;
            
          endcase
        end        
    end
  
endmodule
