# RTLDesignwithVerilog

#Contents
[2. DAY 1 - Introduction to Verilog RTL Design and Synthesis](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#2-day-1---introduction-to-verilog-rtl-design-and-synthesis) <br>
* [2.1 SKY130RTL D1SK1 - Introduction to open-source simulator iverilog](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#21-sky130rtl-d1sk1---introduction-to-open-source-simulator-iverilog) <br>
  - [2.1.1 SKY130RTL D1SK1 L1 Introduction iverilog design and test bench](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#211-sky130rtl-d1sk1-l1-introduction-iverilog-design-and-test-bench) <br>
* [2.2 SKY130RTL D1SK2 - Labs using iverilog  and gtkwave](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#22-sky130rtl-d1sk2---labs-using-iverilog--and-gtkwave) <br>
  - [2.2.1 SKY130RTL D1SK2 L1 Lab 1 Introduction to Lab](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#221-sky130rtl-d1sk2-l1-lab-1-introduction-to-lab) <br>
  - [2.2.2 SKY130RTL D1SK2 L2 Lab 2 Introduction to iVerilog GTKWave part1](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#222-sky130rtl-d1sk2-l2-lab-2-introduction-to-iverilog-gtkwave-part1) <br>
  - [2.2.3 SKY130RTL D1SK2 L3 Lab 2 Introduction to iVerilog GTKWave part2](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#223-sky130rtl-d1sk2-l3-lab-2-introduction-to-iverilog-gtkwave-part2) <br>
* [2.3 SKY130RTL D1SK3 - Introduction to Yosys and Logic Synthesis](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#23-sky130rtl-d1sk3---introduction-to-yosys-and-logic-synthesis) <br>
  - [2.3.1 SKY130RTL D1SK3 L1 Introduction to Yosys](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#231-sky130rtl-d1sk3-l1-introduction-to-yosys) <br>
  - [2.3.2 SKY130RTL D1SK3 L2 Introduction to logic synthesis part1](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#232-sky130rtl-d1sk3-l2-introduction-to-logic-synthesis-part1) <br>
  - [2.3.3 SKY130RTL D1SK3 L3 Introduction to logic synthesis part2](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#233-sky130rtl-d1sk3-l3-introduction-to-logic-synthesis-part2) <br>
* [2.4 SKY130RTL D1SK4 - Labs Using Yosys and SKY130 PDKs](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#24-sky130rtl-d1sk4---labs-using-yosys-and-sky130-pdks) <br>
  - [2.4.1 SKY130RTL D1SK4 L1 lab3 Yosys 1 good mux](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#241-sky130rtl-d1sk4-l1-lab3-yosys-1-good-mux) <br>

[NOTE](https://github.com/Suysh-msra/RTLDesignwithVerilog#note)

[3. DAY 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#3-day-2---timing-libs-hierarchical-vs-flat-synthesis-and-efficient-flop-coding-styles) <br>
* [3.1 SKY130RTL D2SK1 - Introduction to timing .libs](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#31-sky130rtl-d2sk1---introduction-to-timing-dot-libs) <br>
* [3.2 SKY130RTL D2SK2 - Hierarchical vs Flat Synthesis](https://github.com/Suysh-msra/RTLDesignwithVerilog#32-sky130rtl-d2sk2---hierarchical-vs-flat-synthesis) <br>
* [3.3 SKY130RTL D2SK3 - Various Flop Coding Styles and Optimization](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#33-sky130rtl-d2sk3---various-flop-coding-styles-and-optimization) <br>
  - [3.3.1 SKY130RTL D2SK3 L1 Why Flops and Flop coding styles](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#331-sky130rtl-d2sk3-l1-why-flops-and-flop-coding-styles) <br>
  - [3.3.2 SKY130RTL D2SK3 L3 lab Flop Synthesis Simulation](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#332-sky130rtl-d2sk3-l3-lab-flop-synthesis-simulation) <br>
  - [3.3.3 SKY130RTL D2SK3 L5 Interesting Optimisations](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#333-sky130rtl-d2sk3-l5-interesting-optimisations) <br>

[4. DAY 3 - Combinational and Sequential Optimizations](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#4-day-3---combinational-and-sequential-optimizations) <br>
* [4.1 SKY130RTL D3SK2 - Combinational Logic Optimizations](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#41-sky130rtl-d3sk2---combinational-logic-optimizations) <br>
* [4.2 SKY130RTL D3SK3 - Sequential Logic Optimizations](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#42-sky130rtl-d3sk3---sequential-logic-optimizations) <br>
* [4.3 SKY130RTL D3SK3 - Sequential Logic Optimizations for unused outputs](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#43-sky130rtl-d3sk3---sequential-logic-optimizations-for-unused-outputs) <br>

[5. DAY 4 - GLS, Blocking VS Non-blocking and Synthesis-Simulation mismatch](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#5-day-4---gls-blocking-vs-non-blocking-and-synthesis-simulation-mismatch) <br>
* [5.1 SKY130RTL D4SK1 - GLS, Synthesis-Simulation mismatch and Blocking/Non-blocking Statements](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#51-sky130rtl-d4sk1---gls-synthesis-simulation-mismatch-and-blockingnon-blocking-statements) <br>
  - [5.1.1 SKY130RTL D4SK1 L1 GLS Concepts and Flow Using iVerilog](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#511-sky130rtl-d4sk1-l1-gls-concepts-and-flow-using-iverilog) <br>
  - [5.1.2 SKY130RTL D4SK1 L2 Synthesis and Simulation Mismatch](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#512-sky130rtl-d4sk1-l2-synthesis-and-simulation-mismatch) <br>
  - [5.1.3 SKY130RTL D4SK1 L3 Blocking and Non-Blocking Statements in Verilog](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#513-sky130rtl-d4sk1-l3-blocking-and-non-blocking-statements-in-verilog) <br>
* [5.2 SKY130RTL D4SK2 - Labs on GLS and Synthesis-Simulation Mismatch](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#52-sky130rtl-d4sk2---labs-on-gls-and-synthesis-simulation-mismatch) <br>
* [5.3 SKY130RTL D4SK3 - Labs on Synthesis-Simulation mismatch for blocking statements](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#53-sky130rtl-d4sk3---labs-on-synthesis-simulation-mismatch-for-blocking-statements) <br>
  
  
[6. DAY 5 - If, case, for loop and for generate ](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#6-day-5---if-case-for-loop-and-for-generate) <br>
* [6.1 SKY130RTL D5SK1 - If Case constructs](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#61-sky130rtl-d5sk1---if-case-constructs) <br>
* [6.2 SKY130RTL D5SK2 - Labs on "Incomplete If Case"](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#62-sky130rtl-d5sk2---labs-on-incomplete-if-case) <br>
* [6.3 SKY130RTL D5SK3 - Labs on "Incomplete and Overlapping Case"](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#63-sky130rtl-d5sk3---labs-on-incomplete-and-overlapping-case) <br>
* [6.4 SKY130RTL D5SK4 - For Loop and For Generate](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#64-sky130rtl-d5sk4---for-loop-and-for-generate) <br>
* [6.5 SKY130RTL D5SK5 - Labs on "For loop" and "For Generate"](https://github.com/Suysh-msra/RTLDesignwithVerilog/blob/main/README.md#65-sky130rtl-d5sk5---labs-on-for-loop-and-for-generate) <br>

 

