#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14b65db10 .scope module, "union_ts" "union_ts" 2 3;
 .timescale 0 0;
v0x14b714250_0 .var "clk", 0 0;
v0x14b7142f0_0 .var/i "clk_num", 31 0;
v0x14b714390_0 .var/i "i", 31 0;
v0x14b714420_0 .var/i "out", 31 0;
v0x14b7144b0_0 .var "rst", 0 0;
E_0x14b654f00 .event posedge, v0x14b70d5b0_0;
S_0x14b650150 .scope module, "MIPS" "mips" 2 12, 3 4 0, S_0x14b65db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x14b713630_0 .net "ALUSrc", 0 0, L_0x14b714d60;  1 drivers
v0x14b7136c0_0 .net "ALUctr", 4 0, L_0x14b715260;  1 drivers
v0x14b713750_0 .net "Branch", 0 0, L_0x14b715380;  1 drivers
v0x14b7137e0_0 .net "ExtOp", 1 0, L_0x14b715140;  1 drivers
v0x14b713870_0 .net "Jump", 0 0, L_0x14b7155a0;  1 drivers
v0x14b713900_0 .net "MemWr", 0 0, L_0x14b714e80;  1 drivers
v0x14b713990_0 .net "MemtoReg", 0 0, L_0x14b715020;  1 drivers
v0x14b713a20_0 .net "RegDst", 0 0, L_0x14b714b80;  1 drivers
v0x14b713ab0_0 .net "RegWr", 0 0, L_0x14b714c40;  1 drivers
v0x14b713bc0_0 .net "clk", 0 0, v0x14b714250_0;  1 drivers
v0x14b713cd0_0 .net "func", 5 0, L_0x14b7146a0;  1 drivers
v0x14b713d60_0 .net "instruction", 31 0, L_0x14b712c00;  1 drivers
v0x14b713df0_0 .net "op", 5 0, L_0x14b714600;  1 drivers
v0x14b713e80_0 .net "rd", 4 0, L_0x14b714940;  1 drivers
v0x14b713f10_0 .net "rs", 4 0, L_0x14b714800;  1 drivers
v0x14b713fa0_0 .net "rst", 0 0, v0x14b7144b0_0;  1 drivers
v0x14b714030_0 .net "rt", 4 0, L_0x14b7148a0;  1 drivers
v0x14b7141c0_0 .net "shamt", 4 0, L_0x14b7149e0;  1 drivers
L_0x14b714600 .part L_0x14b712c00, 26, 6;
L_0x14b7146a0 .part L_0x14b712c00, 0, 6;
L_0x14b714800 .part L_0x14b712c00, 21, 5;
L_0x14b7148a0 .part L_0x14b712c00, 16, 5;
L_0x14b714940 .part L_0x14b712c00, 11, 5;
L_0x14b7149e0 .part L_0x14b712c00, 6, 5;
S_0x14b638f10 .scope module, "CTRL" "ctrl" 3 30, 4 1 0, S_0x14b650150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "RegWr";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWr";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ExtOp";
    .port_info 8 /OUTPUT 5 "ALUctr";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "Jump";
v0x14b665630_0 .net "ALUSrc", 0 0, L_0x14b714d60;  alias, 1 drivers
v0x14b70afe0_0 .net "ALUctr", 4 0, L_0x14b715260;  alias, 1 drivers
v0x14b70b0a0_0 .net "Branch", 0 0, L_0x14b715380;  alias, 1 drivers
v0x14b70b150_0 .net "ExtOp", 1 0, L_0x14b715140;  alias, 1 drivers
v0x14b70b200_0 .net "Jump", 0 0, L_0x14b7155a0;  alias, 1 drivers
v0x14b70b2e0_0 .net "MemWr", 0 0, L_0x14b714e80;  alias, 1 drivers
v0x14b70b380_0 .net "MemtoReg", 0 0, L_0x14b715020;  alias, 1 drivers
v0x14b70b420_0 .net "RegDst", 0 0, L_0x14b714b80;  alias, 1 drivers
v0x14b70b4c0_0 .net "RegWr", 0 0, L_0x14b714c40;  alias, 1 drivers
v0x14b70b5d0_0 .net *"_ivl_11", 13 0, v0x14b70b670_0;  1 drivers
v0x14b70b670_0 .var "controls", 13 0;
v0x14b70b720_0 .net "func", 5 0, L_0x14b7146a0;  alias, 1 drivers
v0x14b70b7d0_0 .net "op", 5 0, L_0x14b714600;  alias, 1 drivers
E_0x14b64f8d0 .event edge, v0x14b70b7d0_0, v0x14b70b720_0;
L_0x14b714b80 .part v0x14b70b670_0, 13, 1;
L_0x14b714c40 .part v0x14b70b670_0, 12, 1;
L_0x14b714d60 .part v0x14b70b670_0, 11, 1;
L_0x14b714e80 .part v0x14b70b670_0, 10, 1;
L_0x14b715020 .part v0x14b70b670_0, 9, 1;
L_0x14b715140 .part v0x14b70b670_0, 7, 2;
L_0x14b715260 .part v0x14b70b670_0, 2, 5;
L_0x14b715380 .part v0x14b70b670_0, 1, 1;
L_0x14b7155a0 .part v0x14b70b670_0, 0, 1;
S_0x14b70b990 .scope module, "DPU" "datapath" 3 31, 5 10 0, S_0x14b650150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegDst";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /INPUT 1 "MemWr";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 2 "ExtOp";
    .port_info 6 /INPUT 5 "ALUctr";
    .port_info 7 /INPUT 1 "Branch";
    .port_info 8 /INPUT 1 "Jump";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 32 "instruction";
v0x14b712420_0 .net "ALUSrc", 0 0, L_0x14b714d60;  alias, 1 drivers
v0x14b712500_0 .net "ALUctr", 4 0, L_0x14b715260;  alias, 1 drivers
v0x14b7125d0_0 .net "Branch", 0 0, L_0x14b715380;  alias, 1 drivers
v0x14b7126a0_0 .net "ExtOp", 1 0, L_0x14b715140;  alias, 1 drivers
v0x14b712770_0 .net "Jump", 0 0, L_0x14b7155a0;  alias, 1 drivers
v0x14b712880_0 .net "MemWr", 0 0, L_0x14b714e80;  alias, 1 drivers
v0x14b712950_0 .net "MemtoReg", 0 0, L_0x14b715020;  alias, 1 drivers
v0x14b712a20_0 .net "NPC", 31 2, v0x14b710f10_0;  1 drivers
v0x14b712af0_0 .net "PC", 31 2, v0x14b712220_0;  1 drivers
v0x14b712c80_0 .net "RegDst", 0 0, L_0x14b714b80;  alias, 1 drivers
v0x14b712d10_0 .net "RegWr", 0 0, L_0x14b714c40;  alias, 1 drivers
v0x14b712da0_0 .net "alure", 31 0, v0x14b70c270_0;  1 drivers
v0x14b712e30_0 .net "clk", 0 0, v0x14b714250_0;  alias, 1 drivers
v0x14b712ec0_0 .net "data2", 31 0, v0x14b710300_0;  1 drivers
v0x14b712f90_0 .net "dout", 31 0, L_0x14b7185f0;  1 drivers
v0x14b713060_0 .net "exout", 31 0, v0x14b70fba0_0;  1 drivers
v0x14b713130_0 .net "instruction", 31 0, L_0x14b712c00;  alias, 1 drivers
v0x14b7132c0_0 .net "r1", 31 0, L_0x14b716b50;  1 drivers
v0x14b713350_0 .net "r2", 31 0, L_0x14b7171d0;  1 drivers
v0x14b7133e0_0 .net "reset", 0 0, v0x14b7144b0_0;  alias, 1 drivers
v0x14b713470_0 .net "wdata", 31 0, v0x14b7108c0_0;  1 drivers
v0x14b713500_0 .net "zero", 0 0, L_0x14b717930;  1 drivers
L_0x14b715d70 .part L_0x14b712c00, 26, 6;
L_0x14b715e10 .part L_0x14b712c00, 0, 16;
L_0x14b715eb0 .part L_0x14b712c00, 0, 26;
L_0x14b715f90 .part L_0x14b712c00, 21, 5;
L_0x14b716030 .part L_0x14b712c00, 16, 5;
L_0x14b716100 .part L_0x14b712c00, 11, 5;
L_0x14b7161a0 .part L_0x14b712c00, 6, 5;
L_0x14b7162a0 .part L_0x14b712c00, 0, 6;
L_0x14b717330 .part L_0x14b712c00, 26, 6;
L_0x14b717420 .part L_0x14b712c00, 21, 5;
L_0x14b7174c0 .part L_0x14b712c00, 16, 5;
L_0x14b7175c0 .part L_0x14b712c00, 11, 5;
L_0x14b717660 .part L_0x14b712c00, 6, 5;
L_0x14b717770 .part L_0x14b712c00, 0, 6;
L_0x14b717810 .part L_0x14b712c00, 0, 16;
L_0x14b717a50 .part L_0x14b712c00, 6, 5;
L_0x14b718730 .part L_0x14b712c00, 26, 6;
S_0x14b70bce0 .scope module, "AM" "ALU" 5 33, 6 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ALUctr";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
v0x14b70bfd0_0 .net "A", 31 0, L_0x14b716b50;  alias, 1 drivers
v0x14b70c090_0 .net "ALUctr", 4 0, L_0x14b715260;  alias, 1 drivers
v0x14b70c130_0 .net "B", 31 0, v0x14b710300_0;  alias, 1 drivers
L_0x140008298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70c1c0_0 .net/2u *"_ivl_0", 31 0, L_0x140008298;  1 drivers
v0x14b70c270_0 .var "result", 31 0;
v0x14b70c360_0 .net "shamt", 4 0, L_0x14b717a50;  1 drivers
v0x14b70c410_0 .net "zero", 0 0, L_0x14b717930;  alias, 1 drivers
E_0x14b70bf70 .event edge, v0x14b70afe0_0, v0x14b70bfd0_0, v0x14b70c130_0, v0x14b70c360_0;
L_0x14b717930 .cmp/eq 32, v0x14b70c270_0, L_0x140008298;
S_0x14b70c540 .scope module, "DMM" "dm_4k" 5 34, 7 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /OUTPUT 32 "dout";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "MemWr";
v0x14b70c7c0_0 .net "MemWr", 0 0, L_0x14b714e80;  alias, 1 drivers
v0x14b70c880_0 .net *"_ivl_0", 7 0, L_0x14b717af0;  1 drivers
v0x14b70c920_0 .net *"_ivl_10", 7 0, L_0x14b717db0;  1 drivers
v0x14b70c9e0_0 .net *"_ivl_12", 32 0, L_0x14b717e50;  1 drivers
L_0x140008370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b70ca90_0 .net *"_ivl_15", 0 0, L_0x140008370;  1 drivers
L_0x1400083b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14b70cb80_0 .net/2u *"_ivl_16", 32 0, L_0x1400083b8;  1 drivers
v0x14b70cc30_0 .net *"_ivl_18", 32 0, L_0x14b717f80;  1 drivers
v0x14b70cce0_0 .net *"_ivl_2", 32 0, L_0x14b717b90;  1 drivers
v0x14b70cd90_0 .net *"_ivl_20", 7 0, L_0x14b7180c0;  1 drivers
v0x14b70cea0_0 .net *"_ivl_22", 32 0, L_0x14b7181a0;  1 drivers
L_0x140008400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b70cf50_0 .net *"_ivl_25", 0 0, L_0x140008400;  1 drivers
L_0x140008448 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b70d000_0 .net/2u *"_ivl_26", 32 0, L_0x140008448;  1 drivers
v0x14b70d0b0_0 .net *"_ivl_28", 32 0, L_0x14b718280;  1 drivers
v0x14b70d160_0 .net *"_ivl_30", 7 0, L_0x14b718450;  1 drivers
L_0x1400082e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b70d210_0 .net *"_ivl_5", 0 0, L_0x1400082e0;  1 drivers
L_0x140008328 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b70d2c0_0 .net/2u *"_ivl_6", 32 0, L_0x140008328;  1 drivers
v0x14b70d370_0 .net *"_ivl_8", 32 0, L_0x14b717c30;  1 drivers
v0x14b70d500_0 .net "addr", 31 0, v0x14b70c270_0;  alias, 1 drivers
v0x14b70d5b0_0 .net "clk", 0 0, v0x14b714250_0;  alias, 1 drivers
v0x14b70d640_0 .net "din", 31 0, L_0x14b7171d0;  alias, 1 drivers
v0x14b70d6d0 .array "dm", 0 4095, 7 0;
v0x14b70d760_0 .net "dout", 31 0, L_0x14b7185f0;  alias, 1 drivers
v0x14b70d7f0_0 .net "op", 5 0, L_0x14b718730;  1 drivers
E_0x14b70c790 .event negedge, v0x14b70d5b0_0;
L_0x14b717af0 .array/port v0x14b70d6d0, L_0x14b717c30;
L_0x14b717b90 .concat [ 32 1 0 0], v0x14b70c270_0, L_0x1400082e0;
L_0x14b717c30 .arith/sum 33, L_0x14b717b90, L_0x140008328;
L_0x14b717db0 .array/port v0x14b70d6d0, L_0x14b717f80;
L_0x14b717e50 .concat [ 32 1 0 0], v0x14b70c270_0, L_0x140008370;
L_0x14b717f80 .arith/sum 33, L_0x14b717e50, L_0x1400083b8;
L_0x14b7180c0 .array/port v0x14b70d6d0, L_0x14b718280;
L_0x14b7181a0 .concat [ 32 1 0 0], v0x14b70c270_0, L_0x140008400;
L_0x14b718280 .arith/sum 33, L_0x14b7181a0, L_0x140008448;
L_0x14b718450 .array/port v0x14b70d6d0, v0x14b70c270_0;
L_0x14b7185f0 .concat [ 8 8 8 8], L_0x14b718450, L_0x14b7180c0, L_0x14b717db0, L_0x14b717af0;
S_0x14b70d8f0 .scope module, "RM" "RegFile" 5 30, 8 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 30 "PC";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "shamt";
    .port_info 6 /INPUT 6 "func";
    .port_info 7 /INPUT 32 "data";
    .port_info 8 /INPUT 1 "RegWr";
    .port_info 9 /INPUT 1 "RegDst";
    .port_info 10 /OUTPUT 32 "ra";
    .port_info 11 /OUTPUT 32 "rb";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "reset";
v0x14b70dca0_0 .net "PC", 31 2, v0x14b712220_0;  alias, 1 drivers
v0x14b70dd60_0 .net "RegDst", 0 0, L_0x14b714b80;  alias, 1 drivers
v0x14b70de20_0 .net "RegWr", 0 0, L_0x14b714c40;  alias, 1 drivers
v0x14b70def0_0 .net *"_ivl_0", 31 0, L_0x14b716660;  1 drivers
v0x14b70df80_0 .net *"_ivl_10", 6 0, L_0x14b716990;  1 drivers
L_0x1400080e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b70e050_0 .net *"_ivl_13", 1 0, L_0x1400080e8;  1 drivers
L_0x140008130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e100_0 .net/2u *"_ivl_14", 31 0, L_0x140008130;  1 drivers
v0x14b70e1b0_0 .net *"_ivl_18", 31 0, L_0x14b716d20;  1 drivers
L_0x140008178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e260_0 .net *"_ivl_21", 26 0, L_0x140008178;  1 drivers
L_0x1400081c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e370_0 .net/2u *"_ivl_22", 31 0, L_0x1400081c0;  1 drivers
v0x14b70e420_0 .net *"_ivl_24", 0 0, L_0x14b716dc0;  1 drivers
v0x14b70e4c0_0 .net *"_ivl_26", 31 0, L_0x14b716f40;  1 drivers
v0x14b70e570_0 .net *"_ivl_28", 6 0, L_0x14b716fe0;  1 drivers
L_0x140008058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e620_0 .net *"_ivl_3", 26 0, L_0x140008058;  1 drivers
L_0x140008208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b70e6d0_0 .net *"_ivl_31", 1 0, L_0x140008208;  1 drivers
L_0x140008250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e780_0 .net/2u *"_ivl_32", 31 0, L_0x140008250;  1 drivers
L_0x1400080a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b70e830_0 .net/2u *"_ivl_4", 31 0, L_0x1400080a0;  1 drivers
v0x14b70e9c0_0 .net *"_ivl_6", 0 0, L_0x14b7167b0;  1 drivers
v0x14b70ea50_0 .net *"_ivl_8", 31 0, L_0x14b7168f0;  1 drivers
v0x14b70eaf0_0 .net "clk", 0 0, v0x14b714250_0;  alias, 1 drivers
v0x14b70eba0_0 .net "data", 31 0, v0x14b7108c0_0;  alias, 1 drivers
v0x14b70ec30_0 .net "func", 5 0, L_0x14b717770;  1 drivers
v0x14b70ecc0_0 .var/i "i", 31 0;
v0x14b70ed50_0 .net "op", 5 0, L_0x14b717330;  1 drivers
v0x14b70ede0_0 .net "ra", 31 0, L_0x14b716b50;  alias, 1 drivers
v0x14b70ee90_0 .net "rb", 31 0, L_0x14b7171d0;  alias, 1 drivers
v0x14b70ef40_0 .net "rd", 4 0, L_0x14b7175c0;  1 drivers
v0x14b70efe0_0 .net "reset", 0 0, v0x14b7144b0_0;  alias, 1 drivers
v0x14b70f080 .array "rgs", 0 31, 31 0;
v0x14b70f120_0 .net "rs", 4 0, L_0x14b717420;  1 drivers
v0x14b70f1d0_0 .net "rt", 4 0, L_0x14b7174c0;  1 drivers
v0x14b70f280_0 .net "shamt", 4 0, L_0x14b717660;  1 drivers
E_0x14b70beb0/0 .event negedge, v0x14b70d5b0_0;
E_0x14b70beb0/1 .event posedge, v0x14b70efe0_0;
E_0x14b70beb0 .event/or E_0x14b70beb0/0, E_0x14b70beb0/1;
L_0x14b716660 .concat [ 5 27 0 0], L_0x14b717420, L_0x140008058;
L_0x14b7167b0 .cmp/ne 32, L_0x14b716660, L_0x1400080a0;
L_0x14b7168f0 .array/port v0x14b70f080, L_0x14b716990;
L_0x14b716990 .concat [ 5 2 0 0], L_0x14b717420, L_0x1400080e8;
L_0x14b716b50 .functor MUXZ 32, L_0x140008130, L_0x14b7168f0, L_0x14b7167b0, C4<>;
L_0x14b716d20 .concat [ 5 27 0 0], L_0x14b7174c0, L_0x140008178;
L_0x14b716dc0 .cmp/ne 32, L_0x14b716d20, L_0x1400081c0;
L_0x14b716f40 .array/port v0x14b70f080, L_0x14b716fe0;
L_0x14b716fe0 .concat [ 5 2 0 0], L_0x14b7174c0, L_0x140008208;
L_0x14b7171d0 .functor MUXZ 32, L_0x140008250, L_0x14b716f40, L_0x14b716dc0, C4<>;
S_0x14b70f480 .scope module, "ReOrM" "im_4k" 5 29, 9 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "addr";
    .port_info 1 /OUTPUT 32 "dout";
L_0x14b712c00 .functor BUFZ 32, L_0x14b714a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b70f680_0 .net *"_ivl_0", 31 0, L_0x14b714a80;  1 drivers
v0x14b70f740_0 .net "addr", 31 2, v0x14b712220_0;  alias, 1 drivers
v0x14b70f7e0_0 .net "dout", 31 0, L_0x14b712c00;  alias, 1 drivers
v0x14b70f870 .array "im", 0 1023, 31 0;
L_0x14b714a80 .array/port v0x14b70f870, v0x14b712220_0;
S_0x14b70f910 .scope module, "extM" "extender" 5 31, 10 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 2 "Extop";
    .port_info 2 /OUTPUT 32 "Exout";
v0x14b70fba0_0 .var "Exout", 31 0;
v0x14b70fc60_0 .net "Extop", 1 0, L_0x14b715140;  alias, 1 drivers
v0x14b70fd20_0 .net "imm16", 15 0, L_0x14b717810;  1 drivers
E_0x14b70fb60 .event edge, v0x14b70b150_0, v0x14b70fd20_0;
S_0x14b70fe20 .scope module, "mux2_32M" "mux2" 5 32, 11 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v0x14b7100a0_0 .net "a", 31 0, L_0x14b7171d0;  alias, 1 drivers
v0x14b710190_0 .net "b", 31 0, v0x14b70fba0_0;  alias, 1 drivers
v0x14b710230_0 .net "s", 0 0, L_0x14b714d60;  alias, 1 drivers
v0x14b710300_0 .var "y", 31 0;
E_0x14b710040 .event edge, v0x14b665630_0, v0x14b70d640_0, v0x14b70fba0_0;
S_0x14b7103e0 .scope module, "mux2_M" "mux2" 5 35, 11 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v0x14b710660_0 .net "a", 31 0, v0x14b70c270_0;  alias, 1 drivers
v0x14b710750_0 .net "b", 31 0, L_0x14b7185f0;  alias, 1 drivers
v0x14b7107f0_0 .net "s", 0 0, L_0x14b715020;  alias, 1 drivers
v0x14b7108c0_0 .var "y", 31 0;
E_0x14b710600 .event edge, v0x14b70b380_0, v0x14b70c270_0, v0x14b70d760_0;
S_0x14b7109a0 .scope module, "npc" "NPC" 5 28, 12 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "PC";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 6 "op";
    .port_info 4 /INPUT 16 "imm16";
    .port_info 5 /INPUT 26 "target";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 30 "NPC";
    .port_info 8 /INPUT 32 "busA";
    .port_info 9 /INPUT 5 "rs";
    .port_info 10 /INPUT 5 "rt";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 5 "shamt";
    .port_info 13 /INPUT 6 "func";
v0x14b710db0_0 .net "B_NPC", 31 2, L_0x14b715a90;  1 drivers
v0x14b710e70_0 .net "J_NPC", 31 2, L_0x14b715bd0;  1 drivers
v0x14b710f10_0 .var "NPC", 31 2;
v0x14b710fc0_0 .net "N_NPC", 31 2, L_0x14b715c70;  1 drivers
v0x14b711070_0 .net "PC", 31 2, v0x14b712220_0;  alias, 1 drivers
v0x14b711190_0 .net *"_ivl_1", 0 0, L_0x14b7156b0;  1 drivers
L_0x140008010 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b711220_0 .net/2u *"_ivl_12", 29 0, L_0x140008010;  1 drivers
v0x14b7112d0_0 .net *"_ivl_2", 13 0, L_0x14b715750;  1 drivers
v0x14b711380_0 .net *"_ivl_4", 29 0, L_0x14b7159f0;  1 drivers
v0x14b711490_0 .net *"_ivl_9", 3 0, L_0x14b715b30;  1 drivers
v0x14b711540_0 .net "branch", 0 0, L_0x14b715380;  alias, 1 drivers
v0x14b7115f0_0 .net "busA", 31 0, L_0x14b716b50;  alias, 1 drivers
v0x14b711680_0 .net "func", 5 0, L_0x14b7162a0;  1 drivers
v0x14b711730_0 .net "imm16", 15 0, L_0x14b715e10;  1 drivers
v0x14b7117e0_0 .net "jump", 0 0, L_0x14b7155a0;  alias, 1 drivers
v0x14b711870_0 .net "op", 5 0, L_0x14b715d70;  1 drivers
v0x14b711910_0 .net "rd", 4 0, L_0x14b716100;  1 drivers
v0x14b711ac0_0 .net "rs", 4 0, L_0x14b715f90;  1 drivers
v0x14b711b70_0 .net "rt", 4 0, L_0x14b716030;  1 drivers
v0x14b711c20_0 .net "shamt", 4 0, L_0x14b7161a0;  1 drivers
v0x14b711cd0_0 .net "target", 25 0, L_0x14b715eb0;  1 drivers
v0x14b711d80_0 .net "zero", 0 0, L_0x14b717930;  alias, 1 drivers
E_0x14b710d20/0 .event edge, v0x14b711870_0, v0x14b70c410_0, v0x14b70b0a0_0, v0x14b710db0_0;
E_0x14b710d20/1 .event edge, v0x14b710fc0_0, v0x14b711b70_0, v0x14b70bfd0_0, v0x14b70b200_0;
E_0x14b710d20/2 .event edge, v0x14b710e70_0, v0x14b711730_0;
E_0x14b710d20 .event/or E_0x14b710d20/0, E_0x14b710d20/1, E_0x14b710d20/2;
L_0x14b7156b0 .part L_0x14b715e10, 15, 1;
LS_0x14b715750_0_0 .concat [ 1 1 1 1], L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0;
LS_0x14b715750_0_4 .concat [ 1 1 1 1], L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0;
LS_0x14b715750_0_8 .concat [ 1 1 1 1], L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0, L_0x14b7156b0;
LS_0x14b715750_0_12 .concat [ 1 1 0 0], L_0x14b7156b0, L_0x14b7156b0;
L_0x14b715750 .concat [ 4 4 4 2], LS_0x14b715750_0_0, LS_0x14b715750_0_4, LS_0x14b715750_0_8, LS_0x14b715750_0_12;
L_0x14b7159f0 .concat [ 16 14 0 0], L_0x14b715e10, L_0x14b715750;
L_0x14b715a90 .arith/sum 30, L_0x14b7159f0, v0x14b712220_0;
L_0x14b715b30 .part v0x14b712220_0, 26, 4;
L_0x14b715bd0 .concat [ 26 4 0 0], L_0x14b715eb0, L_0x14b715b30;
L_0x14b715c70 .arith/sum 30, v0x14b712220_0, L_0x140008010;
S_0x14b711ef0 .scope module, "pc" "PC" 5 27, 13 1 0, S_0x14b70b990;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "NPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 30 "PC";
v0x14b712190_0 .net "NPC", 31 2, v0x14b710f10_0;  alias, 1 drivers
v0x14b712220_0 .var "PC", 31 2;
v0x14b7122b0_0 .net "clk", 0 0, v0x14b714250_0;  alias, 1 drivers
v0x14b712380_0 .net "reset", 0 0, v0x14b7144b0_0;  alias, 1 drivers
    .scope S_0x14b638f10;
T_0 ;
    %wait E_0x14b64f8d0;
    %load/vec4 v0x14b70b7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.0 ;
    %load/vec4 v0x14b70b720_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %jmp T_0.38;
T_0.22 ;
    %pushi/vec4 12288, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.23 ;
    %pushi/vec4 12292, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.24 ;
    %pushi/vec4 12296, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.25 ;
    %pushi/vec4 12300, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.26 ;
    %pushi/vec4 12304, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.27 ;
    %pushi/vec4 12308, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.28 ;
    %pushi/vec4 12312, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.29 ;
    %pushi/vec4 12316, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.30 ;
    %pushi/vec4 12320, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.31 ;
    %pushi/vec4 12324, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.32 ;
    %pushi/vec4 12288, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.33 ;
    %pushi/vec4 8192, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.34 ;
    %pushi/vec4 12336, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.35 ;
    %pushi/vec4 12340, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.36 ;
    %pushi/vec4 12344, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.37 ;
    %pushi/vec4 12348, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.38;
T_0.38 ;
    %pop/vec4 1;
    %jmp T_0.21;
T_0.1 ;
    %pushi/vec4 6336, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.2 ;
    %pushi/vec4 6, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.3 ;
    %pushi/vec4 6, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.4 ;
    %pushi/vec4 6848, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.5 ;
    %pushi/vec4 3264, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.6 ;
    %pushi/vec4 6400, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.7 ;
    %pushi/vec4 6340, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.8 ;
    %pushi/vec4 6344, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.9 ;
    %pushi/vec4 2, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.10 ;
    %pushi/vec4 2, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.11 ;
    %pushi/vec4 2, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.12 ;
    %pushi/vec4 6848, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.13 ;
    %pushi/vec4 6848, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.14 ;
    %pushi/vec4 3264, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.15 ;
    %pushi/vec4 6220, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.16 ;
    %pushi/vec4 6224, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.17 ;
    %pushi/vec4 6228, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.18 ;
    %pushi/vec4 1, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.19 ;
    %pushi/vec4 4097, 0, 14;
    %assign/vec4 v0x14b70b670_0, 0;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14b711ef0;
T_1 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x14b712220_0, 0, 30;
    %end;
    .thread T_1;
    .scope S_0x14b711ef0;
T_2 ;
    %wait E_0x14b70beb0;
    %load/vec4 v0x14b712380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x14b712220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b712190_0;
    %assign/vec4 v0x14b712220_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b7109a0;
T_3 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %end;
    .thread T_3;
    .scope S_0x14b7109a0;
T_4 ;
    %wait E_0x14b710d20;
    %load/vec4 v0x14b711870_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v0x14b710fc0_0;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x14b711d80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x14b710db0_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x14b711d80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0x14b710db0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x14b711b70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b7115f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x14b710db0_0;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x14b711b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b7115f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x14b710db0_0;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x14b710fc0_0;
    %store/vec4 v0x14b710f10_0, 0, 30;
T_4.17 ;
T_4.15 ;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b7115f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %load/vec4 v0x14b710db0_0;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x14b711540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b7115f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %load/vec4 v0x14b710db0_0;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x14b7117e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v0x14b710e70_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x14b7117e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.24, 8;
    %load/vec4 v0x14b710e70_0;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %load/vec4 v0x14b710fc0_0;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x14b711b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711730_0;
    %pushi/vec4 63497, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 30, 2, 3;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x14b711b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b711730_0;
    %pushi/vec4 8, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v0x14b7115f0_0;
    %parti/s 30, 2, 3;
    %store/vec4 v0x14b710f10_0, 0, 30;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x14b710fc0_0;
    %store/vec4 v0x14b710f10_0, 0, 30;
T_4.29 ;
T_4.27 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14b70f480;
T_5 ;
    %vpi_call 9 10 "$readmemh", "code.txt", v0x14b70f870 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14b70d8f0;
T_6 ;
    %wait E_0x14b70beb0;
    %load/vec4 v0x14b70efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b70ecc0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x14b70ecc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14b70ecc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %load/vec4 v0x14b70ecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b70ecc0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %load/vec4 v0x14b70de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x14b70ed50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %load/vec4 v0x14b70f1d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b70ef40_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b70f280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14b70ec30_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x14b70dca0_0;
    %addi 1, 0, 30;
    %concati/vec4 0, 0, 2;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14b70dd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x14b70eba0_0;
    %load/vec4 v0x14b70ef40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x14b70dd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0x14b70eba0_0;
    %load/vec4 v0x14b70f1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
T_6.16 ;
T_6.15 ;
T_6.13 ;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x14b70eba0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14b70eba0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b70f1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b70eba0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b70f1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x14b70dca0_0;
    %addi 1, 0, 30;
    %concati/vec4 0, 0, 2;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x14b70ef40_0;
    %load/vec4 v0x14b70f280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b70ec30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %load/vec4 v0x14b70f1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70f080, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b70f910;
T_7 ;
    %wait E_0x14b70fb60;
    %load/vec4 v0x14b70fc60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14b70fd20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14b70fba0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14b70fc60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14b70fd20_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14b70fd20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14b70fba0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14b70fc60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x14b70fd20_0;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x14b70fba0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14b70fe20;
T_8 ;
    %wait E_0x14b710040;
    %load/vec4 v0x14b710230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x14b7100a0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x14b710190_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x14b710300_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14b70bce0;
T_9 ;
    %wait E_0x14b70bf70;
    %load/vec4 v0x14b70c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.0 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %add;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.1 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %sub;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.2 ;
    %load/vec4 v0x14b70bfd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x14b70c130_0;
    %parti/s 1, 31, 6;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %load/vec4 v0x14b70bfd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.24, 8;
T_9.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.24, 8;
 ; End of false expr.
    %blend;
T_9.24;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.26, 8;
T_9.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.26, 8;
 ; End of false expr.
    %blend;
T_9.26;
    %assign/vec4 v0x14b70c270_0, 0;
T_9.22 ;
    %jmp T_9.20;
T_9.3 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %and;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.4 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %or;
    %inv;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.5 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %or;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.6 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %xor;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.7 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70c360_0;
    %shiftl 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.8 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70c360_0;
    %shiftr 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.9 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.28, 8;
T_9.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.28, 8;
 ; End of false expr.
    %blend;
T_9.28;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.10 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70bfd0_0;
    %shiftl 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.11 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70c360_0;
    %shiftr/s 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.12 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70bfd0_0;
    %shiftr/s 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.13 ;
    %load/vec4 v0x14b70c130_0;
    %ix/getv 4, v0x14b70bfd0_0;
    %shiftr 4;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.14 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %add;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.15 ;
    %load/vec4 v0x14b70bfd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x14b70c130_0;
    %parti/s 1, 31, 6;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %load/vec4 v0x14b70bfd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %assign/vec4 v0x14b70c270_0, 0;
T_9.30 ;
    %jmp T_9.20;
T_9.16 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.17 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %and;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.18 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %or;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x14b70bfd0_0;
    %load/vec4 v0x14b70c130_0;
    %xor;
    %assign/vec4 v0x14b70c270_0, 0;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14b70c540;
T_10 ;
    %wait E_0x14b70c790;
    %load/vec4 v0x14b70c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14b70d7f0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x14b70d640_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x14b70d500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70d6d0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14b70d640_0;
    %split/vec4 8;
    %ix/getv 3, v0x14b70d500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70d6d0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14b70d500_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70d6d0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14b70d500_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70d6d0, 0, 4;
    %load/vec4 v0x14b70d500_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b70d6d0, 0, 4;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b7103e0;
T_11 ;
    %wait E_0x14b710600;
    %load/vec4 v0x14b7107f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x14b710660_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x14b710750_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x14b7108c0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14b65db10;
T_12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14b7142f0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x14b65db10;
T_13 ;
    %vpi_call 2 16 "$dumpfile", "single_cpu_wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14b65db10 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14b65db10;
T_14 ;
T_14.0 ;
    %delay 5, 0;
    %load/vec4 v0x14b714250_0;
    %inv;
    %store/vec4 v0x14b714250_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x14b65db10;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b714250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7144b0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b7144b0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7144b0_0, 0;
    %delay 490, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x14b65db10;
T_16 ;
    %wait E_0x14b654f00;
    %vpi_func 2 38 "$fopen" 32, "out.txt", "a+" {0 0 0};
    %store/vec4 v0x14b714420_0, 0, 32;
    %vpi_call 2 40 "$fdisplay", v0x14b714420_0, "clock [%d pos]", v0x14b7142f0_0 {0 0 0};
    %load/vec4 v0x14b7142f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7142f0_0, 0, 32;
    %vpi_call 2 42 "$fdisplay", v0x14b714420_0, "instruction = %h", v0x14b713130_0 {0 0 0};
    %load/vec4 v0x14b712af0_0;
    %concati/vec4 0, 0, 2;
    %vpi_call 2 43 "$fdisplay", v0x14b714420_0, "PC = %h", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 44 "$fdisplay", v0x14b714420_0, "Registers:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b714390_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x14b714390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_call 2 47 "$fdisplay", v0x14b714420_0, "R[%d] = %h", v0x14b714390_0, &A<v0x14b70f080, v0x14b714390_0 > {0 0 0};
    %load/vec4 v0x14b714390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b714390_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 2 49 "$fdisplay", v0x14b714420_0, "DataMem:" {0 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 50 "$fdisplay", v0x14b714420_0, "DM[0000_0014H] = %h", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 51 "$fdisplay", v0x14b714420_0, "DM[0000_0015H] = %h", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14b70d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 52 "$fdisplay", v0x14b714420_0, "DM[0000_001CH] = %h", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 53 "$fdisplay", v0x14b714420_0, "-------------------------------" {0 0 0};
    %vpi_call 2 55 "$fclose", v0x14b714420_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./mips.v";
    "./ctrl.v";
    "./datapath.v";
    "./ALU.v";
    "./dm.v";
    "./RegFile.v";
    "./im.v";
    "./extender.v";
    "./mux.v";
    "./NPC.v";
    "./PC.v";
