
///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 14:31:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 14:50:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 15:09:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 15:22:31
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 16:34:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 16:59:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:16:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:32:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:44:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 03, 2024 21:42:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 04, 2024 09:59:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
