Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Nov 23 23:01:05 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_Cascade_v2_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 3.102ns (84.248%)  route 0.580ns (15.752%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.171     3.725 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[7]
                         net (fo=1, unplaced)         0.034     3.759    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.092ns (84.228%)  route 0.579ns (15.772%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.161     3.715 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[5]
                         net (fo=1, unplaced)         0.033     3.748    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 3.088ns (84.188%)  route 0.580ns (15.812%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.157     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[6]
                         net (fo=1, unplaced)         0.034     3.745    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[14]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 3.050ns (84.068%)  route 0.578ns (15.932%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     3.673 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[4]
                         net (fo=1, unplaced)         0.032     3.705    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[12]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 3.045ns (84.000%)  route 0.580ns (16.000%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     3.668 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.034     3.702    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 3.037ns (83.988%)  route 0.579ns (16.012%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     3.660 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[1]
                         net (fo=1, unplaced)         0.033     3.693    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 3.024ns (83.907%)  route 0.580ns (16.093%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     3.647 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[2]
                         net (fo=1, unplaced)         0.034     3.681    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 3.009ns (83.886%)  route 0.578ns (16.114%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     3.548 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, unplaced)         0.006     3.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     3.632 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[0]
                         net (fo=1, unplaced)         0.032     3.664    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[8]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 2.990ns (83.895%)  route 0.574ns (16.105%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.334     3.607 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/O[7]
                         net (fo=1, unplaced)         0.034     3.641    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.989ns (83.914%)  route 0.573ns (16.086%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     1.192 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     1.192    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     1.257 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     1.257    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.979 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     1.979    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     2.125 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.264     2.389    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_22
                         LUT2 (Prop_LUT2_I0_O)        0.083     2.472 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28/O
                         net (fo=1, unplaced)         0.025     2.497    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.289     2.786 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, unplaced)         0.006     2.792    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.865 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     2.871    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     2.977 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.209     3.186    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
                         LUT6 (Prop_LUT6_I5_O)        0.057     3.243 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, unplaced)         0.030     3.273    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.333     3.606 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/O[5]
                         net (fo=1, unplaced)         0.033     3.639    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  6.399    




