From 6868ea831d22b31882bdeab2f6c2f2d44554948c Mon Sep 17 00:00:00 2001
From: Ben Horgan <ben.horgan@arm.com>
Date: Fri, 30 Sep 2022 11:27:14 +0100
Subject: [PATCH 16/21] tc2: fpga: configure interconnect pll

Signed-off-by: Ben Horgan <ben.horgan@arm.com>
Change-Id: Ib86c178ee352c461c56c65d6cb8dccde5158e434
Signed-off-by: Ben Horgan <ben.horgan@arm.com>
---
 product/tc2/include/scp_pik.h             |  2 ++
 product/tc2/scp_ramfw/config_system_pll.c | 13 +++++++++++++
 2 files changed, 15 insertions(+)

diff --git a/product/tc2/include/scp_pik.h b/product/tc2/include/scp_pik.h
index 534aa9e7..6b446e34 100644
--- a/product/tc2/include/scp_pik.h
+++ b/product/tc2/include/scp_pik.h
@@ -45,6 +45,8 @@ struct pik_scp_reg {
     FWK_R uint32_t ID3;
 };
 
+/* benhor01: INTPLL ?? */
+#define PLL_STATUS_0_INTPLL_LOCK     UINT32_C(1 << 3)
 #define PLL_STATUS_0_SYSPLL_LOCK     UINT32_C(1 << 5)
 #define PLL_STATUS_0_DISPLAYPLL_LOCK UINT32_C(1 << 6)
 
diff --git a/product/tc2/scp_ramfw/config_system_pll.c b/product/tc2/scp_ramfw/config_system_pll.c
index 0a7eb174..46a34928 100644
--- a/product/tc2/scp_ramfw/config_system_pll.c
+++ b/product/tc2/scp_ramfw/config_system_pll.c
@@ -71,6 +71,19 @@ static const struct fwk_element system_pll_element_table[
                     .min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
                 }),
             },
+        [CLOCK_PLL_IDX_INTERCONNECT] =
+            {
+                .name = "INT_PLL",
+                .data = &((struct mod_system_pll_dev_config){
+                    .control_reg = (void *)SCP_PLL_INTERCONNECT,
+                    .status_reg = (void *)&SCP_PIK_PTR->PLL_STATUS[0],
+                    .lock_flag_mask = PLL_STATUS_0_INTPLL_LOCK,
+                    .initial_rate = 2000 * FWK_MHZ,
+                    .min_rate = MOD_SYSTEM_PLL_MIN_RATE,
+                    .max_rate = MOD_SYSTEM_PLL_MAX_RATE,
+                    .min_step = MOD_SYSTEM_PLL_MIN_INTERVAL,
+                }),
+            },
         [CLOCK_PLL_IDX_DPU] =
             {
                 .name = "DPU_PLL",
-- 
2.25.1

