

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>C-tests</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Outputs/Exports">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="C-tests">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="C-tests" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Ctests"
		  data-hnd-context="474"
		  data-hnd-title="C-tests"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="OutputsExports.html" title="Outputs/Exports" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="MISRAC.html" title="MISRA-C" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="CHeader1.html" title="C++ Header" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>C-tests</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="C-tests"></a><span class="rvts198">C-tests</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">C-tests can be used to test IP which can include CPU simulation environment or pure UVM/SV environment.</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps72 noindent"><span class="rvts186">C-tests can be run on CPU which is connected to IPs with different bus interfaces.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">C-tests can be run on UCM/SV environment using the DPI calls.&nbsp;</span></li>
</ol>
<p class="rvps8"><span class="rvts35">Tests Includes:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps313 noindent"><span class="rvts34">All type access including special accesses.</span></li>
 <li class="rvps313 noindent"><span class="rvts34">Different types of tests like Random read/write, walking ones, 0’s and 1’s writes.</span></li>
 <li class="rvps313 noindent"><span class="rvts34">Memory read/Write test with random values, walking ones, 0’s and 1’s writes.</span></li>
 <li class="rvps313 noindent"><span class="rvts34">Customize the generation of tests using properties.</span></li>
 <li class="rvps313 noindent"><span class="rvts34">Test for special registers like alias register, shadow register, etc.</span></li>
</ul>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts35">Customization can be done using the “-custom_template &nbsp;&lt;template file&gt; ” option in command line:</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">&lt;Template file&gt; is a python format yaml file&nbsp;</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts35">Sample</span><span class="rvts34"> :</span><span class="rvts238">&nbsp;</span></p>
<p class="rvps11"><span class="rvts370">configure = {</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">'</span><span class="rvts809">output</span><span class="rvts370">' :{</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; '</span><span class="rvts809">ctest</span><span class="rvts370">' : {</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; </span><span class="rvts809">'mout'</span><span class="rvts370">: </span><span class="rvts810">'false</span><span class="rvts370">', '</span><span class="rvts809">default data-type</span><span class="rvts370">':{&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts809">'Variable'</span><span class="rvts370">:</span><span class="rvts810">'int</span><span class="rvts370">' '</span><span class="rvts809">template'</span><span class="rvts370"> :{</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;‘</span><span class="rvts809">Default</span><span class="rvts370">’ :{</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;'</span><span class="rvts809">reg_read</span><span class="rvts370">' : </span><span class="rvts810">'read_mirror(%a,%rd)</span><span class="rvts370">', '</span><span class="rvts809">reg_write</span><span class="rvts370">': '</span><span class="rvts810">write_mirror(%a, %d)</span><span class="rvts370">'</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">}</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; }</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; }</span></p>
<p class="rvps11"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&nbsp; &nbsp; }</span></p>
<p class="rvps11"><span class="rvts370">&nbsp;&nbsp;}</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts34">mout – to generate multi-out file</span></p>
<p class="rvps2"><span class="rvts34">default data-type – for setting the datatype of variable in the c-tests</span></p>
<p class="rvps2"><span class="rvts34">%a – for address of register</span></p>
<p class="rvps2"><span class="rvts34">%d – for write data</span></p>
<p class="rvps2"><span class="rvts34">%rd – for read data</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts35">C-tests Properties:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts35">ctest_type=sw&lt;+/-&gt;&lt;field sw access&gt;:hw&lt;+/-&gt;&lt;field hw access&gt;:&lt;test_name&gt;</span></li>
</ul>
<p class="rvps2"><span class="rvts34">This property can be applied at top of the test-case or in the “-top_property” command line</span></p>
<p class="rvps2"><span class="rvts34">option.</span></p>
<p class="rvps2"><span class="rvts35">Example of possible Values for the property:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts34">ctest_type=sw+rw:hw+ro:ReadResetValue&nbsp;</span></li>
</ul>
<p class="rvps11"><span class="rvts34">(Generate ReadResetValue test for register fields having sw access RW and hw access RO)</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts34">ctest_type=sw+rw:hw-rw-wo:ReadResetValue</span></li>
</ul>
<p class="rvps11"><span class="rvts34">(Generate ReadResetValue test for register fields having sw access RW and not hw access RW/WO)</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts34">ctest_type=sw+rw::WalkingOnes&nbsp;</span></li>
</ul>
<p class="rvps11"><span class="rvts34">(Generate WalkingOnes test for register fields having sw access RW and any hw access)</span></p>
<p class="rvps2"><span class="rvts780">(Note: It is mandatory to generate the c-headers with the c-tests)</span></p>
<p class="rvps2"><span class="rvts780"><br/></span></p>
<p class="rvps2"><span class="rvts35">In IDS-Word:</span><span class="rvts175">&nbsp;</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 662px; height : 247px; padding : 1px;" src="lib/NewItem3298.png"></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts35">In IDS-Excel:</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 662px; height : 201px; padding : 1px;" src="lib/NewItem3297.png"></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts35">In SystemRDL :</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap block {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; name &nbsp;= "block Address Map";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg registerA {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } Fld1[31:24] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = w;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } Fld2[23:16] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } Fld3[15:8] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } Fld4[7:0] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; registerA registerA @0x0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts35">Output generated:</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts35">ctest.c file : Contains all the test.</span></li>
</ul>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define agni_knobs 1</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifndef AGNISYS_BLOCK_CTEST_C_</span></p>
<p class="rvps2"><span class="rvts370">#define AGNISYS_BLOCK_CTEST_C_</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#include &lt;stdint.h&gt;</span></p>
<p class="rvps2"><span class="rvts370">#include "allDefines.h"</span></p>
<p class="rvps2"><span class="rvts370">#include "undefined.h"</span></p>
<p class="rvps2"><span class="rvts370">#include "api_firmware.h"</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_RESET_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_readResetValues();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_RANDOM_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_writeRandom_chk();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_writeOnes();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ZERO_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_writezero();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_writeWalkingOnes();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_A_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_writeWalkingOnesA();</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_ctest()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_CHECK_MSG_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; printf ("###################BEGIN TEST###################");</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; static int errorCount[6]={0,0,0,0,0,0};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int i;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_RESET_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[0] += block_readResetValues();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_WRITE_RANDOM_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[1] += block_writeRandom_chk();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_WRITE_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[2] += block_writeOnes();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_WRITE_ZERO_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[3] += block_writezero();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[4] += block_writeWalkingOnes();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_A_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; for (i=0; i&lt;agni_knobs; i++)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount[5] += block_writeWalkingOnesA();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_RESET_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_readResetValues()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, block_A_DEFAULT) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_RANDOM_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_writeRandom_chk()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_data = rand();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_WR_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_WR_DEFAULT_VAL = BLOCK_A_FLD2_MASK ; &nbsp;//FLD2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_WR_DEFAULT_VAL = BLOCK_A_FLD3_MASK ; &nbsp;//FLD3</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_WR_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_write_data = (BLOCK_A_data | BLOCK_A_FLD1_WR_DEFAULT_VAL | BLOCK_A_FLD2_WR_DEFAULT_VAL | BLOCK_A_FLD3_WR_DEFAULT_VAL | BLOCK_A_FLD4_WR_DEFAULT_VAL) &amp; (block_A_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">REG32_WRITE(block_A_ADDRESS, BLOCK_A_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_DEFAULT_VAL = &nbsp;~BLOCK_A_FLD2_MASK ; &nbsp;//FLD2 is write-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_DEFAULT_VAL = block_A_DEFAULT &amp; BLOCK_A_FLD3_MASK ; &nbsp;//FLD3 is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_read_data = &nbsp;(BLOCK_A_write_data | BLOCK_A_FLD1_DEFAULT_VAL | BLOCK_A_FLD2_DEFAULT_VAL | BLOCK_A_FLD3_DEFAULT_VAL | BLOCK_A_FLD4_DEFAULT_VAL) &amp; block_A_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, BLOCK_A_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_writeOnes()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_data = 0xffffffff ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_WR_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_WR_DEFAULT_VAL = BLOCK_A_FLD2_MASK ; &nbsp;//FLD2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_WR_DEFAULT_VAL = BLOCK_A_FLD3_MASK ; &nbsp;//FLD3</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_WR_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_write_data = (BLOCK_A_data | BLOCK_A_FLD1_WR_DEFAULT_VAL | BLOCK_A_FLD2_WR_DEFAULT_VAL | BLOCK_A_FLD3_WR_DEFAULT_VAL | BLOCK_A_FLD4_WR_DEFAULT_VAL) &amp; (block_A_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">REG32_WRITE(block_A_ADDRESS, BLOCK_A_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_DEFAULT_VAL = &nbsp;~BLOCK_A_FLD2_MASK ; &nbsp;//FLD2 is write-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_DEFAULT_VAL = block_A_DEFAULT &amp; BLOCK_A_FLD3_MASK ; &nbsp;//FLD3 is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_read_data = &nbsp;(BLOCK_A_write_data | BLOCK_A_FLD1_DEFAULT_VAL | BLOCK_A_FLD2_DEFAULT_VAL | BLOCK_A_FLD3_DEFAULT_VAL | BLOCK_A_FLD4_DEFAULT_VAL) &amp; block_A_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, BLOCK_A_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ZERO_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_writezero()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_data = 0x00000000 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_WR_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_WR_DEFAULT_VAL = BLOCK_A_FLD2_MASK ; &nbsp;//FLD2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_WR_DEFAULT_VAL = BLOCK_A_FLD3_MASK ; &nbsp;//FLD3</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_WR_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_write_data = (BLOCK_A_data | BLOCK_A_FLD1_WR_DEFAULT_VAL | BLOCK_A_FLD2_WR_DEFAULT_VAL | BLOCK_A_FLD3_WR_DEFAULT_VAL | BLOCK_A_FLD4_WR_DEFAULT_VAL) &amp; (block_A_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">REG32_WRITE(block_A_ADDRESS, BLOCK_A_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_DEFAULT_VAL = &nbsp;~BLOCK_A_FLD2_MASK ; &nbsp;//FLD2 is write-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_DEFAULT_VAL = block_A_DEFAULT &amp; BLOCK_A_FLD3_MASK ; &nbsp;//FLD3 is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_read_data = &nbsp;(BLOCK_A_write_data | BLOCK_A_FLD1_DEFAULT_VAL | BLOCK_A_FLD2_DEFAULT_VAL | BLOCK_A_FLD3_DEFAULT_VAL | BLOCK_A_FLD4_DEFAULT_VAL) &amp; block_A_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, BLOCK_A_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_writeWalkingOnes()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_data = 0x55555555 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_WR_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_WR_DEFAULT_VAL = BLOCK_A_FLD2_MASK ; &nbsp;//FLD2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_WR_DEFAULT_VAL = BLOCK_A_FLD3_MASK ; &nbsp;//FLD3</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_WR_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_write_data = (BLOCK_A_data | BLOCK_A_FLD1_WR_DEFAULT_VAL | BLOCK_A_FLD2_WR_DEFAULT_VAL | BLOCK_A_FLD3_WR_DEFAULT_VAL | BLOCK_A_FLD4_WR_DEFAULT_VAL) &amp; (block_A_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">REG32_WRITE(block_A_ADDRESS, BLOCK_A_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_DEFAULT_VAL = &nbsp;~BLOCK_A_FLD2_MASK ; &nbsp;//FLD2 is write-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_DEFAULT_VAL = block_A_DEFAULT &amp; BLOCK_A_FLD3_MASK ; &nbsp;//FLD3 is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_read_data = &nbsp;(BLOCK_A_write_data | BLOCK_A_FLD1_DEFAULT_VAL | BLOCK_A_FLD2_DEFAULT_VAL | BLOCK_A_FLD3_DEFAULT_VAL | BLOCK_A_FLD4_DEFAULT_VAL) &amp; block_A_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, BLOCK_A_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_A_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int block_writeWalkingOnesA()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_A_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_A //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_data = 0xAAAAAAAA ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_WR_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_WR_DEFAULT_VAL = BLOCK_A_FLD2_MASK ; &nbsp;//FLD2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_WR_DEFAULT_VAL = BLOCK_A_FLD3_MASK ; &nbsp;//FLD3</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_WR_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_write_data = (BLOCK_A_data | BLOCK_A_FLD1_WR_DEFAULT_VAL | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;BLOCK_A_FLD2_WR_DEFAULT_VAL | BLOCK_A_FLD3_WR_DEFAULT_VAL | BLOCK_A_FLD4_WR_DEFAULT_VAL) &amp; (block_A_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">REG32_WRITE(block_A_ADDRESS, BLOCK_A_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD1_DEFAULT_VAL = BLOCK_A_FLD1_MASK ; &nbsp;//FLD1 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD2_DEFAULT_VAL = &nbsp;~BLOCK_A_FLD2_MASK ; &nbsp;//FLD2 is write-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD3_DEFAULT_VAL = block_A_DEFAULT &amp; BLOCK_A_FLD3_MASK ; &nbsp;//FLD3 is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_FLD4_DEFAULT_VAL = BLOCK_A_FLD4_MASK ; &nbsp;//FLD4 is read-write from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_A_read_data = &nbsp;(BLOCK_A_write_data | BLOCK_A_FLD1_DEFAULT_VAL | BLOCK_A_FLD2_DEFAULT_VAL | BLOCK_A_FLD3_DEFAULT_VAL | BLOCK_A_FLD4_DEFAULT_VAL) &amp; block_A_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">errorCount += READ32_CHK(block_A_ADDRESS, BLOCK_A_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts35">allDefine.h file: Contains all the #defines which is used in the Ctests</span><span class="rvts175">.</span></li>
</ul>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define hwint32 int</span></p>
<p class="rvps2"><span class="rvts370">#define hwint8 int</span></p>
<p class="rvps2"><span class="rvts370">#define hwint int</span></p>
<p class="rvps2"><span class="rvts370">typedef unsigned int &nbsp; &nbsp;unsignInt32;</span></p>
<p class="rvps2"><span class="rvts370">typedef signed int &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">signInt32;</span></p>
<p class="rvps2"><span class="rvts370">typedef unsigned char</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">unsignInt8;</span></p>
<p class="rvps2"><span class="rvts370">typedef signed char</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp;signInt8;</span></p>
<p class="rvps2"><span class="rvts370">typedef unsigned char</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">byte;</span></p>
<p class="rvps2"><span class="rvts370">typedef unsigned short &nbsp;unsignInt16;</span></p>
<p class="rvps2"><span class="rvts370">typedef signed short &nbsp; &nbsp;signInt16;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">typedef uint8_t unsignWord8;</span></p>
<p class="rvps2"><span class="rvts370">typedef uint16_t unsignWord16;</span></p>
<p class="rvps2"><span class="rvts370">typedef uint32_t unsignWord32;</span></p>
<p class="rvps2"><span class="rvts370">typedef uint64_t unsignWord64;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define &nbsp; AGNISYS_REG_RESET_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">//#define &nbsp; AGNISYS_REG_WRITE_RANDOM_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define &nbsp; AGNISYS_REG_WRITE_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define &nbsp; AGNISYS_REG_WRITE_ZERO_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_A_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts35">Api_firmware.h file : Contains all default read/write API’s used in tests</span></li>
</ul>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifndef AGNISYS_API_FIRMWARE_H__</span></p>
<p class="rvps2"><span class="rvts370">#define AGNISYS_API_FIRMWARE_H__</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int write32_mem(volatile uint32_t* addr, uint32_t val)</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">*addr = (uint32_t)(val);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_CHECK_MSG_ON</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">printf("Write Addr ", (uintptr_t) addr);</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">printf("with Data ", (uint32_t) val);</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">#endif</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">return 0;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts373">int read32_mem_chk(volatile uint32_t* addr, uint32_t exp)</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">uint32_t rddata = *addr;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">if (rddata != exp){</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_CHECK_MSG_ON</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">printf("Mismatch reading ", (uintptr_t)addr);</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">#endif</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">return 1;</span></p>
<p class="rvps2"><span class="rvts370">} else {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifdef &nbsp; AGNISYS_REG_CHECK_MSG_ON</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">PrintInfo(3,"Addr : 0x%x, Read data : 0x%x, Exp Data : 0x%x", addr, rddata, exp);&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">#endif</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">return 0 ;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts304">……</span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Shadow register</span><span class="rvts6">&nbsp;</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts356">property shadow_address{type = number ;component = reg;};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">addrmap block_name1{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Fld[31:0]=32'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;}originalReg;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg {</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; shadow_address = 0x0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field{ &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; hw = na;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = r;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;}Fld[31:0]=32'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }shadowReg;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts35">Output generated:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">void intr_handle(void){</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_RESET_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_readResetValues()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_ORIGINALREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_DEFAULT) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_DEFAULT) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_RANDOM_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_writeRandom_chk()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_data = rand();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_ORIGINALREG_data &amp; BLOCK_NAME1_ORIGINALREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_write_data = (BLOCK_NAME1_ORIGINALREG_data | BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_ORIGINALREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; REG32_WRITE(BLOCK_NAME1_ORIGINALREG_ADDRESS(baseAddress), BLOCK_NAME1_ORIGINALREG_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_read_data = BLOCK_NAME1_ORIGINALREG_write_data &amp; BLOCK_NAME1_ORIGINALREG_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_data = rand();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_SHADOWREG_data &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_write_data = (BLOCK_NAME1_SHADOWREG_data | BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_SHADOWREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL = block_name1_shadowReg_DEFAULT &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_read_data = &nbsp;(BLOCK_NAME1_SHADOWREG_write_data | BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL) &amp; block_name1_shadowReg_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_writeOnes()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_data = 0xffffffff ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_ORIGINALREG_data &amp; BLOCK_NAME1_ORIGINALREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_write_data = (BLOCK_NAME1_ORIGINALREG_data | BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_ORIGINALREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; REG32_WRITE(BLOCK_NAME1_ORIGINALREG_ADDRESS(baseAddress), BLOCK_NAME1_ORIGINALREG_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_read_data = BLOCK_NAME1_ORIGINALREG_write_data &amp; BLOCK_NAME1_ORIGINALREG_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_data = 0xffffffff ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_SHADOWREG_data &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_write_data = (BLOCK_NAME1_SHADOWREG_data | BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_SHADOWREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL = block_name1_shadowReg_DEFAULT &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_read_data = &nbsp;(BLOCK_NAME1_SHADOWREG_write_data | BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL) &amp; block_name1_shadowReg_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_ZERO_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_writezero()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_data = 0x00000000 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_ORIGINALREG_data &amp; BLOCK_NAME1_ORIGINALREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_write_data = (BLOCK_NAME1_ORIGINALREG_data | BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_ORIGINALREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; REG32_WRITE(BLOCK_NAME1_ORIGINALREG_ADDRESS(baseAddress), BLOCK_NAME1_ORIGINALREG_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_read_data = BLOCK_NAME1_ORIGINALREG_write_data &amp; BLOCK_NAME1_ORIGINALREG_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_data = 0x00000000 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_SHADOWREG_data &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_write_data = (BLOCK_NAME1_SHADOWREG_data | BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_SHADOWREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL = block_name1_shadowReg_DEFAULT &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_read_data = &nbsp;(BLOCK_NAME1_SHADOWREG_write_data | BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL) &amp; block_name1_shadowReg_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_writeWalkingOnes()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_data = 0x55555555 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_ORIGINALREG_data &amp; BLOCK_NAME1_ORIGINALREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_write_data = (BLOCK_NAME1_ORIGINALREG_data | BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_ORIGINALREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; REG32_WRITE(BLOCK_NAME1_ORIGINALREG_ADDRESS(baseAddress), BLOCK_NAME1_ORIGINALREG_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_read_data = BLOCK_NAME1_ORIGINALREG_write_data &amp; BLOCK_NAME1_ORIGINALREG_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_data = 0x55555555 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_SHADOWREG_data &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_write_data = (BLOCK_NAME1_SHADOWREG_data | BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_SHADOWREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL = block_name1_shadowReg_DEFAULT &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_read_data = &nbsp;(BLOCK_NAME1_SHADOWREG_write_data | BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL) &amp; block_name1_shadowReg_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifdef &nbsp; AGNISYS_REG_WRITE_WALKING_ONES_A_CHECK_ON</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">int block_name1_writeWalkingOnesA()</span></p>
<p class="rvps2"><span class="rvts370">{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int errorCount;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount = 0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_originalReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_ORIGINALREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_data = 0xAAAAAAAA ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_ORIGINALREG_data &amp; BLOCK_NAME1_ORIGINALREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_write_data = (BLOCK_NAME1_ORIGINALREG_data | BLOCK_NAME1_ORIGINALREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_ORIGINALREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; REG32_WRITE(BLOCK_NAME1_ORIGINALREG_ADDRESS(baseAddress), BLOCK_NAME1_ORIGINALREG_write_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_ORIGINALREG_read_data = BLOCK_NAME1_ORIGINALREG_write_data &amp; BLOCK_NAME1_ORIGINALREG_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_ORIGINALREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #ifndef &nbsp; block_name1_shadowReg_skip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // BLOCK_NAME1_SHADOWREG //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_data = 0xAAAAAAAA ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL = BLOCK_NAME1_SHADOWREG_data &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_write_data = (BLOCK_NAME1_SHADOWREG_data | BLOCK_NAME1_SHADOWREG_FLD_WR_DEFAULT_VAL) &amp; (BLOCK_NAME1_SHADOWREG_WRITEMASK) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL = block_name1_shadowReg_DEFAULT &amp; BLOCK_NAME1_SHADOWREG_FLD_MASK ; &nbsp;//FLD is read-only from sw</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; unsignWord32 BLOCK_NAME1_SHADOWREG_read_data = &nbsp;(BLOCK_NAME1_SHADOWREG_write_data | BLOCK_NAME1_SHADOWREG_FLD_DEFAULT_VAL) &amp; block_name1_shadowReg_READMASK ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; errorCount += READ32_CHK(</span><span class="rvts373">BLOCK_NAME1_SHADOWREG_ADDRESS</span><span class="rvts370">(baseAddress), BLOCK_NAME1_SHADOWREG_read_data) ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #endif</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; return errorCount;</span></p>
<p class="rvps2"><span class="rvts370">}</span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">#endif</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts126">Ch</span><a name="Chip_in_chip_ctest"></a><span class="rvts126">ip-in-chip support in C based tests</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts34">This enhancement supports the c-tests option for header output in chip-inside-chip architectural flow of IDS.&nbsp;</span></p>
<p class="rvps2"><span class="rvts620"><br/></span></p>
<p class="rvps2"><span class="rvts176">SystemRDL input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts811">property chip {type=boolean; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts811">reg rega{</span></p>
<p class="rvps247"><span class="rvts811">field{ hw=rw; sw=rw;}flda[31:0]=32'b0;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;</span></p>
<p class="rvps247"><span class="rvts811">regfile rf {</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rega regaf;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts811">addrmap block1{</span></p>
<p class="rvps247"><span class="rvts811">&nbsp; &nbsp; &nbsp; name= "block1 address map";&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rega rega1[2];</span></p>
<p class="rvps247"><span class="rvts811">&nbsp; &nbsp; &nbsp; &nbsp; rf rff[2];</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;</span></p>
<p class="rvps247"><span class="rvts811">addrmap top {</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name= "top chip address map";</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1 block11;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1 block12;</span></p>
<p class="rvps247"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts813">addrmap chptop {</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name= "chptop chip address map";</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;top top1[2];</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;top top2;</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;</span></p>
<p class="rvps84"><span class="rvts813">&nbsp; &nbsp; &nbsp; block1 block11;</span></p>
<p class="rvps84"><span class="rvts813">&nbsp; &nbsp; &nbsp; block1 block12;</span></p>
<p class="rvps247"><span class="rvts813">&nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps247"><span class="rvts813">addrmap chp {</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name= "chp chip address map";</span></p>
<p class="rvps247"><span class="rvts813">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps84"><span class="rvts813">&nbsp; &nbsp; &nbsp; top topr[2];</span></p>
<p class="rvps84"><span class="rvts813">&nbsp; &nbsp; &nbsp; block1 blockr[3];</span></p>
<p class="rvps84"><span class="rvts813">&nbsp; &nbsp; &nbsp; chptop chptopr[4];</span></p>
<p class="rvps247"><span class="rvts813">&nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps247"><span class="rvts812"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated outputs</span><span class="rvts176">:</span><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4696.png"></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps12"><span class="rvts35">C-header output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts814">//—--------------------------------------------------------------------------------------------</span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;&nbsp;#define topr_block11_rega1_DEFAULT 0x00000000</span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;#define topr_block11_regaf_READMASK 0xFFFFFFFF</span></p>
<p class="rvps2"><span class="rvts372"><br/></span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;&nbsp;#define topr_block12_rega1_DEFAULT 0x00000000</span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;&nbsp;#define topr_block12_regaf_READMASK 0xFFFFFFFF</span></p>
<p class="rvps2"><span class="rvts372"><br/></span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;&nbsp;#define chp_blockr_rega1_DEFAULT 0x000000000&nbsp;</span></p>
<p class="rvps12"><span class="rvts815">&nbsp;&nbsp;&nbsp;&nbsp;#define chp_blockr_regaf_READMASK 0xFFFFFFFF</span></p>
<p class="rvps12"><span class="rvts815">.</span></p>
<p class="rvps12"><span class="rvts814">//—------------------------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts126"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-hlp-winhelp-help-file-to-a-chm-html-help-help-file/">Make the switch to CHM with HelpNDoc's hassle-free WinHelp HLP to CHM conversion tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

