// Seed: 1902686231
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    output logic id_6
);
  assign id_6 = id_0;
  assign id_4 = id_5;
  assign id_2 = id_1;
  wand id_7, id_8;
  type_14(
      id_7[1+1], id_4, 1
  );
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input logic id_8,
    input id_9
    , id_11,
    input id_10
);
  assign id_1 = 1'b0;
  assign id_1 = 1'b0 == id_2;
  logic id_12;
  assign id_6  = id_3;
  assign id_12 = 1 || 1;
  logic id_13;
  logic id_14 = {1{1}};
endmodule
