$date
	Sun Nov 13 15:44:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nandXnor_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module m $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var wire 1 ' w4 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
1$
0#
0"
1!
$end
#10
0!
1'
0&
1#
#20
1&
0%
0#
1"
#30
1!
0'
1%
0$
1&
1#
#40
