
---------- Begin Simulation Statistics ----------
final_tick                               1318687873680                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143576                       # Simulator instruction rate (inst/s)
host_mem_usage                                4505144                       # Number of bytes of host memory used
host_op_rate                                   252345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   664.00                       # Real time elapsed on the host
host_tick_rate                               38156908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    95334121                       # Number of instructions simulated
sim_ops                                     167556927                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025336                       # Number of seconds simulated
sim_ticks                                 25336166064                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               5                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         5                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  7                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        37500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests        75845                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          345                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests         9158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests        22756                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113124                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          495                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56202                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          235                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16948                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   117309                       # Number of branches fetched
system.switch_cpus0.committedInsts            1000002                       # Number of instructions committed
system.switch_cpus0.committedOps              1452740                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             152930                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   39                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses              66073                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    9                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1349116                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   15                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 4888674                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4888673.517233                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads       715708                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       828767                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts        96812                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          6832                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 6832                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         3416                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         3416                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                504                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.482767                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1452684                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1452684                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3000823                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1302061                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             152884                       # Number of load instructions
system.switch_cpus0.num_mem_refs               218915                       # number of memory refs
system.switch_cpus0.num_store_insts             66031                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         1574      0.11%      0.11% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1197642     82.35%     82.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           36133      2.48%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          149468     10.28%     95.22% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          62615      4.31%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         3416      0.23%     99.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         3416      0.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1454264                       # Class of executed instruction
system.switch_cpus1.Branches                   197018                       # Number of branches fetched
system.switch_cpus1.committedInsts             876638                       # Number of instructions committed
system.switch_cpus1.committedOps              1773871                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             256022                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             187029                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1111475                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 4888674                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4888673.517233                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       733685                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       393653                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts        89751                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         14479                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                14479                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        24305                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        12735                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              92933                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.482767                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1755626                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1755626                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      3722078                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1377061                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             256020                       # Number of load instructions
system.switch_cpus1.num_mem_refs               443047                       # number of memory refs
system.switch_cpus1.num_store_insts            187027                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         5886      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1311675     73.94%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             818      0.05%     74.32% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2023      0.11%     74.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            577      0.03%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2316      0.13%     74.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2322      0.13%     74.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5207      0.29%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          254270     14.33%     89.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         186451     10.51%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1750      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          576      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1773871                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups     11900686                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect      1740327                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted     12920763                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      4227490                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups     11900686                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      7673196                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups     12986983                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS        24495                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted      1263686                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       41224900                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      52901766                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts      1740327                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         5124130                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      2729992                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitNonSpecStalls           98                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.commitSquashedInsts     67046253                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     43457477                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     63033334                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     46287879                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.361768                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.174541                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     24737754     53.44%     53.44% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      9267198     20.02%     73.46% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2121079      4.58%     78.05% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      4487042      9.69%     87.74% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      1532376      3.31%     91.05% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5       725327      1.57%     92.62% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6       343000      0.74%     93.36% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       344111      0.74%     94.10% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      2729992      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     46287879                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts          208160                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls        10720                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       63032083                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads            6523052                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass         1132      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     52115888     82.68%     82.68% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult      1582452      2.51%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead      6418972     10.18%     95.38% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      2706730      4.29%     99.67% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead       104080      0.17%     99.83% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite       104080      0.17%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     63033334                       # Class of committed instruction
system.switch_cpus_10.commit.refs             9333862                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         43457477                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           63033334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.285613                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.285613                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     10887298                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts    151717768                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles      20392237                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       22250125                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles      1787166                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       552095                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         12671665                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                843                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          4939420                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses                211                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches         12986983                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines       12418768                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           28699208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes       796109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts           110594930                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles           44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.SquashCycles      3574332                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.232452                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     25382467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      4251985                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.979522                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     55868926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.870799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.527259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      30431961     54.47%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       1511532      2.71%     57.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       1600329      2.86%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       1547844      2.77%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       1443764      2.58%     65.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5       2036888      3.65%     69.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       1092324      1.96%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       1114953      2.00%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      15089331     27.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     55868926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads         973928                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes        882512                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                  586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts      2377735                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       7508530                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          1.772303                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          17604779                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         4936724                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      8214972                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     15101964                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       134235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      7240266                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts    131119550                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     12668055                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts      2798839                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts     99017723                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents         8545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents       785554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles      1787166                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles       788875                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads       682443                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         1506                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         4686                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads         5021                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      8578912                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores      4429456                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents         4686                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect      2003271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect       374464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      135412797                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count           96688605                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.567042                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       76784804                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            1.730615                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent            97694513                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads     158903287                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     85489574                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.777839                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.777839                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       487623      0.48%      0.48% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     81042974     79.60%     80.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1601429      1.57%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     12348205     12.13%     93.78% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      4389907      4.31%     98.09% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead       966683      0.95%     99.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite       979741      0.96%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    101816562                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses      2244930                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      4201930                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      1852980                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes      3802584                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          1250621                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.012283                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       784604     62.74%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead        46355      3.71%     66.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       121156      9.69%     76.13% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead       253493     20.27%     96.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        45013      3.60%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses    100334630                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    257041199                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     94835625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes    195407790                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded       131118052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued      101816562                       # Number of instructions issued
system.switch_cpus_10.iq.iqNonSpecInstsAdded         1498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqSquashedInstsExamined     68086212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued       490458                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         1400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.iqSquashedOperandsExamined     98805506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     55868926                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.822418                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.075341                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     23992507     42.94%     42.94% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      6678228     11.95%     54.90% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      5923147     10.60%     65.50% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      6996085     12.52%     78.02% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      5395544      9.66%     87.68% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      2672619      4.78%     92.46% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      2564647      4.59%     97.05% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      1198560      2.15%     99.20% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       447589      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     55868926                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                1.822399                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses         12418768                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads      1158276                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores        81950                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     15101964                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      7240266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     35259522                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              55869512                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      9486553                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps     92672411                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents      1154448                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles      21502602                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents           37                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents         1263                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    364210318                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts    144910928                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands    213925685                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       21544429                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents       278110                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles      1787166                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles      1548172                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps     121253269                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups      1076770                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    249391540                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        3778212                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         173076446                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        269781314                       # The number of ROB writes
system.switch_cpus_10.timesIdled                    4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     11052069                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1154726                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      8979212                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5368375                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     11052069                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5683694                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16480220                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3674951                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       826758                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45086291                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      24944338                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1170630                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228960                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4340969                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24495568                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000001                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101296973                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     52092282                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.944568                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.512342                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     22172353     42.56%     42.56% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      7998547     15.35%     57.92% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7166390     13.76%     71.68% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5212864     10.01%     81.68% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1435367      2.76%     84.44% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1210867      2.32%     86.76% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1080976      2.08%     88.84% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1473949      2.83%     91.67% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4340969      8.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     52092282                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835010                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640372                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100232401                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568914                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350624      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74964425     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48691      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116606      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33358      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133432      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133718      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300508      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468310     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613381     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100604      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33316      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101296973                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215611                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000001                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101296973                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.117390                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.117390                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles      6885104                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    138936517                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25665587                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       21975278                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1175397                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       167008                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16516279                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6502                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11573689                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16480220                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13177036                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           27700390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       391821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            69800814                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        18281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       135344                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2350794                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.294977                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26838919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9043326                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.249354                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     55868378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.582048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.404711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      32612997     58.37%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1724074      3.09%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        772510      1.38%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1714466      3.07%     65.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1228761      2.20%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1706975      3.06%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1859130      3.33%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2758059      4.94%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11491406     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     55868378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1418122                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        747619                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 1134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1545688                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12526320                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          2.063791                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28087321                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11573605                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      4873296                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18223629                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        44480                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       747200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12443788                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    125792412                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16513716                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1943805                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115302986                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        22892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents         4909                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1175397                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        35364                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5776851                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6370                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15030                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3654713                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1797087                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6370                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1324594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       221094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135152915                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114223312                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576329                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       77892503                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            2.044466                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114580195                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185055337                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89309373                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.894943                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.894943                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       643749      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87253763     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48691      0.04%     75.01% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       118335      0.10%     75.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33382      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133484      0.11%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136041      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       301904      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16600632     14.16%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11699384      9.98%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       232487      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        44941      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117246793                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       986979                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1972691                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       851735                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1283710                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           518764                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004425                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       426144     82.15%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        51610      9.95%     92.09% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36374      7.01%     99.11% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          418      0.08%     99.19% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         4217      0.81%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116134829                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    288978864                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113371577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149009469                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       125711958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117246793                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        80454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24495422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        70829                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        63796                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     33819867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     55868378                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     2.098625                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.005901                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     17607249     31.52%     31.52% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7679779     13.75%     45.26% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9807031     17.55%     62.82% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6678259     11.95%     74.77% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6340667     11.35%     86.12% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3932793      7.04%     93.16% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2380542      4.26%     97.42% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       928174      1.66%     99.08% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       513884      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     55868378                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                2.098583                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13211207                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              34197                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3111136                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       711143                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18223629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12443788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51230731                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              55869512                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      6065875                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101988684                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       207965                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26359920                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       131359                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents        89344                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    336466074                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134343323                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135153253                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21392942                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        15294                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1175397                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       453863                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33164550                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1673581                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    218822512                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       420377                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        26456                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1111742                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        26456                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         173543854                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        255401796                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict              605                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9730                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33201                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port        25278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total        25278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total       808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1938816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1938816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2747712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42931                       # Request fanout histogram
system.membus.reqLayer4.occupancy            18157014                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28969008                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69488090                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  25336166064                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   25336163562                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_hits::.switch_cpus_10.data          959                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::total            959                       # number of demand (read+write) hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.data          959                       # number of overall hits
system.cpu0.l3cache.overall_hits::total           959                       # number of overall hits
system.cpu0.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data         1034                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst           78                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data        11260                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total        12639                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data         1034                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst           78                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data        11260                       # number of overall misses
system.cpu0.l3cache.overall_misses::total        12639                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     16796343                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data     65336811                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst      4750047                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data    718755378                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total    805638579                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     16796343                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data     65336811                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst      4750047                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data    718755378                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total    805638579                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          265                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data         1034                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst           78                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data        12219                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total        13598                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          265                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data         1034                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst           78                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data        12219                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total        13598                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data     0.921516                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total     0.929475                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data     0.921516                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total     0.929475                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 63382.426415                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 63188.405222                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 60898.038462                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 63832.626821                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 63742.272253                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 63382.426415                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 63188.405222                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 60898.038462                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 63832.626821                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 63742.272253                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data         1034                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst           78                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data        11260                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total        12637                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data         1034                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst           78                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data        11260                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total        12637                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     16685838                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     64905633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst      4717521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data    714059958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total    800368950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     16685838                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     64905633                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst      4717521                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data    714059958                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total    800368950                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.921516                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.929328                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.921516                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.929328                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 62965.426415                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 62771.405222                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 60481.038462                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 63415.626821                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 63335.360449                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 62965.426415                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 62771.405222                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 60481.038462                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 63415.626821                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 63335.360449                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data          233                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data         7001                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total         7234                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data          233                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data         7001                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total         7234                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data          486                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data         9219                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total         9705                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     30316734                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data    587980425                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total    618297159                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data          486                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data         9219                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total         9705                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 62380.111111                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 63779.197852                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 63709.135394                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          486                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data         9219                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total         9705                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     30114072                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    584136102                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total    614250174                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 61963.111111                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 63362.197852                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 63292.135394                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.data          959                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::total          959                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          265                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          548                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst           78                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data         2041                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total         2934                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     16796343                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     35020077                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst      4750047                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    130774953                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total    187341420                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          265                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          548                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data         3000                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total         3893                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.680333                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total     0.753660                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 63382.426415                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 63905.250000                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 60898.038462                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 64073.960314                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 63851.881391                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          548                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst           78                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         2041                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total         2932                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     16685838                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     34791561                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst      4717521                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    129923856                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total    186118776                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.680333                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.753147                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 62965.426415                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 63488.250000                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 60481.038462                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 63656.960314                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 63478.436562                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         126.367539                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs             22756                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs           12639                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            1.800459                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.038426                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     5.061341                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    19.458161                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     1.276199                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   100.533412                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000154                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000594                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000039                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.003068                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.003856                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        12639                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3         4406                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4         7773                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.385712                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses          376735                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses         376735                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1348851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     12418677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13767529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1348851                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     12418677                       # number of overall hits
system.cpu0.icache.overall_hits::total       13767529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst           90                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           357                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst           90                       # number of overall misses
system.cpu0.icache.overall_misses::total          357                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     19006443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst      5878449                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24884892                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     19006443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst      5878449                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24884892                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1349116                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     12418767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13767886                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1349116                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     12418767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13767886                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.666667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.666667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 71722.426415                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 65316.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69705.579832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 71722.426415                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 65316.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69705.579832                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst           78                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst           78                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     18895938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst      5372211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24268149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     18895938                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst      5372211                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24268149                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71305.426415                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 68874.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70752.620991                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71305.426415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 68874.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70752.620991                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1348851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     12418677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13767529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst           90                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          357                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     19006443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst      5878449                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24884892                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1349116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     12418767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13767886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 71722.426415                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 65316.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69705.579832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst           78                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     18895938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst      5372211                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24268149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 71305.426415                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 68874.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70752.620991                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            6.375966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13767874                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              345                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         39906.881159                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.038426                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     5.061341                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     1.276199                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000075                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.009885                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.002493                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.012453                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        110143433                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       110143433                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp         3893                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty         7234                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict         1924                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq         9705                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp         9705                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq         3893                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side        36354                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side      1333248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples        13598                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0             13598    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total         13598                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy      15521574                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy     17008596                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       215595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     14506615                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14722210                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       216054                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     14733065                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14949119                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data         1122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data        56186                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         57308                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         1425                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data        64600                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66025                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     61517091                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data   1329950193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1391467284                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     61517091                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data   1329950193                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1391467284                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       216717                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     14562801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14779518                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       217479                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     14797665                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15015144                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.003858                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006552                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.004366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004397                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 54828.066845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 23670.490745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24280.506805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43169.888421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 20587.464288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21074.854737                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2811                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              102                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.558824                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        27042                       # number of writebacks
system.cpu0.dcache.writebacks::total            27042                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data        22586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        22586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data        22586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        22586                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         1122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data        33600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        34722                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         1421                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data        36590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38011                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     61049217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data    881652258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    942701475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     76277640                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data   1007900676                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1084178316                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.005177                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.002307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.006534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.002473                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 54411.066845                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 26239.650536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27149.976240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 53678.845883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 27545.796010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28522.751730                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 37489                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       151539                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     11707614                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11859153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          629                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data        41685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        42314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27094575                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data    625106352                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    652200927                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       152168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     11749299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11901467                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.004134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.003548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 43075.635930                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 14995.954228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15413.360283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data        22576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        22576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data        19109                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        19738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     26832282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data    183192687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    210024969                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.001626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 42658.635930                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data  9586.722853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10640.640845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        64056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      2799001                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2863057                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data        14501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14994                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     34422516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data    704843841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    739266357                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        64549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      2813502                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2878051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007638                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.005154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005210                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 69822.547667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 48606.567892                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49304.145458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data        14491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        14984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     34216935                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data    698459571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    732676506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007638                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.005151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 69405.547667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 48199.542544                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48897.257475                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          459                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data       226450                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       226909                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          303                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data         8414                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8717                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data       234864                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       235626                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.397638                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.035825                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.036995                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          299                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data         2990                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3289                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     15228423                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data    126248418                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    141476841                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.392388                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.012731                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.013959                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 50931.180602                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 42223.551171                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43015.153846                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            9.740855                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14987132                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            38001                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           394.387832                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351864825                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.865727                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     8.875128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.001691                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.017334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.019025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        120159153                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       120159153                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.data          387                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data        24361                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          24748                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data          387                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data        24361                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         24748                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1034                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst           78                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data        12219                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        13598                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1034                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst           78                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data        12219                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        13598                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     18453918                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     71804481                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst      5237937                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data    812086233                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    907582569                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     18453918                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     71804481                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst      5237937                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data    812086233                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    907582569                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          265                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data         1421                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst           78                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data        36580                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        38346                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          265                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data         1421                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst           78                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data        36580                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        38346                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.727657                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.334035                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.354613                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.727657                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.334035                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.354613                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 69637.426415                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 69443.405222                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 67153.038462                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 66460.940584                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 66743.827695                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 69637.426415                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 69443.405222                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 67153.038462                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 66460.940584                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 66743.827695                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7234                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7234                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1034                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst           78                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data        12219                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        13596                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1034                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst           78                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data        12219                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        13596                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     18343413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     71373303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst      5205411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data    806990910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    901913037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     18343413                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     71373303                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst      5205411                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data    806990910                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    901913037                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.727657                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.334035                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.354561                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.727657                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.334035                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.354561                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 69220.426415                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 69026.405222                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 66736.038462                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 66043.940584                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 66336.645852                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 69220.426415                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 69026.405222                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 66736.038462                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 66043.940584                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 66336.645852                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 9503                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data          848                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data        26194                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        27042                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data          848                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data        26194                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        27042                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data           10                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data            7                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data         5262                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         5269                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          486                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data         9219                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         9705                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     33356664                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data    645645270                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    679001934                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data          493                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data        14481                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        14974                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.985801                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.636627                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.648123                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 68635.111111                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 70034.197852                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 69964.135394                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          486                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data         9219                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         9705                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33154002                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    641800947                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    674954949                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.985801                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.636627                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.648123                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68218.111111                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 69617.197852                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 69547.135394                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            2                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          265                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst           78                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          345                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     18453918                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst      5237937                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     23691855                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst          265                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          345                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 69637.426415                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 67153.038462                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68672.043478                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst           78                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          343                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     18343413                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst      5205411                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     23548824                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.994203                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 69220.426415                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 66736.038462                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68655.463557                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          380                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data        19099                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        19479                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data         3000                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         3548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     38447817                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    166440963                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    204888780                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          928                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data        22099                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        23027                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.590517                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.135753                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.154080                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 70160.250000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 55480.321000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 57747.683202                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          548                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         3000                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         3548                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     38219301                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    165189963                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    203409264                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.590517                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.135753                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.154080                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69743.250000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 55063.321000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57330.683202                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          68.245490                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             75810                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           13599                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.574675                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.011824                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.569161                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data    13.175176                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.357004                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    53.132325                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000383                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.003217                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000087                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.012972                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.016661                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2911                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          603                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         1226559                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        1226559                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        23372                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        34276                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        12716                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           10                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           10                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        14974                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        14974                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          345                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        23027                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          690                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       113511                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           114201                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4162752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4184832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       9503                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               462976                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        47859                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.007961                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.088869                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             47478     99.20%     99.20% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               381      0.80%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         47859                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      54179559                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     47543421                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       429509                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   25336163562                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           21                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             21                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           21                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            21                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1119                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28886                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30292                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1119                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28886                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30292                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     12635934                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data     71363295                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst      5418498                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   1839399927                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   1928817654                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     12635934                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data     71363295                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst      5418498                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   1839399927                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   1928817654                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1119                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28907                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30313                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1119                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28907                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30313                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999274                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999307                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999274                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999307                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 63817.848485                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 63774.168901                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 62281.586207                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 63677.903725                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 63674.159976                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 63817.848485                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 63774.168901                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 62281.586207                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 63677.903725                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 63674.159976                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu1.l3cache.writebacks::total               2                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1119                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28886                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30290                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1119                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28886                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30290                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     12553368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     70896672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst      5382219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   1827354465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   1916186724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     12553368                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     70896672                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst      5382219                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   1827354465                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   1916186724                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999274                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999241                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999274                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999241                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 63400.848485                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 63357.168901                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 61864.586207                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 63260.903725                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 63261.364279                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 63400.848485                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 63357.168901                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 61864.586207                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 63260.903725                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 63261.364279                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  842                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            2                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            2                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      1309797                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       186816                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      1496613                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 62371.285714                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        62272                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 59864.520000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1301040                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       185565                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      1486605                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 61954.285714                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        61855                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 61941.875000                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           21                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           21                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28883                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30267                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12635934                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     70053498                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst      5418498                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   1839213111                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   1927321041                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1098                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28904                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30288                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999273                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999307                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 63817.848485                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        63801                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 62281.586207                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 63678.049752                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 63677.306671                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28883                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30266                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12553368                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     69595632                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst      5382219                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   1827168900                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   1914700119                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999273                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999274                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 63400.848485                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        63384                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 61864.586207                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 63261.049752                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 63262.410593                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         281.791080                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56202                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30292                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855341                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.019213                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.019213                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     3.648350                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    20.409368                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.425125                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   256.269811                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000623                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000043                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.007821                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.008600                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29450                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        11087                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        17158                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.898743                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          929524                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         929524                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1111277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13176933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14288211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1111277                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13176933                       # number of overall hits
system.cpu1.icache.overall_hits::total       14288211                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           301                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          102                       # number of overall misses
system.cpu1.icache.overall_misses::total          301                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     14287254                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst      6893844                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21181098                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     14287254                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst      6893844                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21181098                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1111475                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13177035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14288512                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1111475                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13177035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14288512                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 72157.848485                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 67586.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70369.096346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 72157.848485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 67586.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70369.096346                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     14204688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst      6107799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20312487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     14204688                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst      6107799                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20312487                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 71740.848485                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 70204.586207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71271.884211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 71740.848485                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 70204.586207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71271.884211                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1111277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13176933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14288211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     14287254                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst      6893844                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21181098                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1111475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13177035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14288512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 72157.848485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 67586.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70369.096346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     14204688                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst      6107799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20312487                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 71740.848485                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 70204.586207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71271.884211                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.275926                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14288497                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         49959.779720                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019213                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     3.800990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.455722                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.007424                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.002843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.010305                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        114308382                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       114308382                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30288                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26721                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30288                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86515                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1940544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        842                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                  128                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31155                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007543                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.086523                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30920     99.25%     99.25% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               235      0.75%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31155                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23442072                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37919061                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       441874                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21276000                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21717874                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       441874                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21276000                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21717874                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1177                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89435                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90613                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     81131103                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   4218501687                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4299632790                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     81131103                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   4218501687                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4299632790                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       443051                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21365435                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21808487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       443051                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21365435                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21808487                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002657                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004186                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004155                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002657                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004186                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004155                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 68930.418862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 47168.353408                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47450.506991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 68930.418862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 47168.353408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47450.506991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          177                       # number of writebacks
system.cpu1.dcache.writebacks::total              177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        33938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        33938                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33938                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56674                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     80640294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   2257408233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2338048527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     80640294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   2257408233                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2338048527                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002657                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002598                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002657                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002598                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 68513.418862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 40676.220931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41254.341091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 68513.418862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 40676.220931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41254.341091                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56163                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       254866                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10629351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10884217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89309                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     79646166                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   4217366196                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4297012362                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       256022                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10718660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10974682                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 68898.067474                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 47222.185849                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47499.169425                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        33938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56527                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     79164114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   2256325284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2335489398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 68481.067474                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 40749.224034                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41316.351443                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       187008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646649                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10833657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      1484937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1135491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2620428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       187029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10833805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 70711.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  9011.833333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17705.594595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      1476180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1082949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2559129                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 70294.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  8594.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17409.040816                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            9.659476                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21774549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56675                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           384.200247                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000474                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.342716                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     8.316285                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002622                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.016243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.018866                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        174524571                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       174524571                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           58                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26590                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26648                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           58                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26590                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26648                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1119                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28907                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30313                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1119                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28907                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30313                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     13874424                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     78362640                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst      5962683                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   2020586010                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2118785757                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     13874424                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     78362640                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst      5962683                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   2020586010                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2118785757                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1177                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55497                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        56961                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1177                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55497                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        56961                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.950722                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520875                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.532171                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.950722                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520875                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.532171                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 70072.848485                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 70029.168901                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 68536.586207                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 69899.540250                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69896.933890                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 70072.848485                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 70029.168901                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 68536.586207                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 69899.540250                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69896.933890                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1119                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28907                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30311                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1119                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28907                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30311                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     13791858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     77896017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst      5926404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   2008531791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2106146070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     13791858                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     77896017                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst      5926404                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   2008531791                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2106146070                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.950722                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520875                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.532136                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.950722                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520875                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.532136                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 69655.848485                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69612.168901                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 68119.586207                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 69482.540250                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69484.545874                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 69655.848485                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69612.168901                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 68119.586207                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 69482.540250                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69484.545874                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26217                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          168                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          177                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          168                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          177                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            4                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      1441152                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       205581                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      1646733                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.023810                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.168919                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 68626.285714                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        68527                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 65869.320000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1432395                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       204330                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      1636725                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.023810                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162162                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68209.285714                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        68110                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 68196.875000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          286                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     13874424                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst      5962683                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     19837107                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          286                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 70072.848485                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 68536.586207                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 69360.513986                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          285                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     13791858                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst      5926404                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     19718262                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996503                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 69655.848485                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 68119.586207                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69186.884211                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           58                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26467                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26525                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28904                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        30002                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     76921488                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   2020380429                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2097301917                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1156                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55371                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56527                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.949827                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.522006                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.530755                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        70056                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 69899.682708                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69905.403540                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28904                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        30002                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     76463622                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   2008327461                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2084791083                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.949827                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.522006                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530755                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        69639                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 69482.682708                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69488.403540                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          71.547668                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            113080                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30313                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.730413                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003417                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.019213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.638705                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     9.594026                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.176037                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    61.116271                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000156                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002342                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000043                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.014921                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.017468                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1133                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1839657                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1839657                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        56813                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82430                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          286                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56527                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          572                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       169513                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           170085                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3638528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3656832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26452                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83413                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006414                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.079830                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             82878     99.36%     99.36% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               535      0.64%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83413                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47319492                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     70899174                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       356535                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  25336166064                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  25336166064                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  25336166064                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1318687873680                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        66176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        71616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data       720640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1848704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2747584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         1034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data        11260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             5052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       669399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2611918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       500155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2826631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst       197031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data     28443135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       219765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     72966999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108445137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         5052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       669399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       500155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst       197031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       219765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1593927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         5052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 5052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            5052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       669399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2611918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       500155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2831683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst       197031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data     28443135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       219765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     72966999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108450189                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
