// Seed: 1397501206
module module_0 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    output tri1 id_12,
    output wire id_13,
    output uwire id_14
);
  assign id_8 = 1;
  reg id_16;
  id_17(
      .id_0({id_12, id_2}), .id_1(1)
  );
  initial begin
    id_16 <= 1;
    id_2 += 1 == 1;
    id_16 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    input wand id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_5, id_3, id_4, id_1, id_6, id_1, id_3, id_5, id_4, id_0, id_5, id_5, id_3
  );
endmodule
