Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 31 13:05:31 2016
| Host         : IFI-WORMBRIDGE running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pos_seg7_ctrl_timing_summary_routed.rpt -rpx pos_seg7_ctrl_timing_summary_routed.rpx
| Design       : pos_seg7_ctrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                  120        0.128        0.000                      0                  120        9.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
refclk                                                  {0.000 10.000}     20.000          50.000          
  CRU_instance/clkdiv_0/Q[0]                            {0.000 10.000}     20.000          50.000          
    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {0.000 10.000}     20.000          50.000          
  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]          {0.000 10.000}     20.000          50.000          
  pos_ctrl_instance/pos_meas_instance/count_down_en     {0.000 10.000}     20.000          50.000          
  pos_ctrl_instance/pos_meas_instance/count_up_en       {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refclk                                                       13.741        0.000                      0                   46        0.128        0.000                      0                   46        9.500        0.000                       0                    50  
  CRU_instance/clkdiv_0/Q[0]                                 18.881        0.000                      0                    1        0.282        0.000                      0                    1        9.500        0.000                       0                    22  
    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]        5.340        0.000                      0                    2        0.658        0.000                      0                    2        9.500        0.000                       0                    10  
  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]                                                                                                                                                            9.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                          To Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                          --------                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CRU_instance/clkdiv_0/Q[0]                          refclk                                                    8.228        0.000                      0                    1        0.134        0.000                      0                    1  
CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]        refclk                                                    5.253        0.000                      0                   12        0.803        0.000                      0                   12  
pos_ctrl_instance/pos_meas_instance/count_down_en   refclk                                                    6.985        0.000                      0                    7        0.601        0.000                      0                    7  
pos_ctrl_instance/pos_meas_instance/count_up_en     refclk                                                    6.952        0.000                      0                   13        0.416        0.000                      0                   13  
refclk                                              CRU_instance/clkdiv_0/Q[0]                               16.921        0.000                      0                    8        0.356        0.000                      0                    8  
pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  CRU_instance/clkdiv_0/Q[0]                                6.273        0.000                      0                    4        0.258        0.000                      0                    4  
CRU_instance/clkdiv_0/Q[0]                          pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]        0.000        0.000                      0                   10        0.856        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    ----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                             CRU_instance/clkdiv_0/Q[0]                    CRU_instance/clkdiv_0/Q[0]                         16.429        0.000                      0                    2        0.824        0.000                      0                    2  
**async_default**                             CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]  refclk                                              6.187        0.000                      0                   31       10.878        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack       13.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.741ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.672ns (11.297%)  route 5.277ns (88.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/Q
                         net (fo=9, routed)           4.712    10.747    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[0]
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.154    10.901 r  pos_ctrl_instance/pos_meas_instance/pos_itr[2]_i_1/O
                         net (fo=1, routed)           0.565    11.466    pos_ctrl_instance/pos_meas_instance/pos_itr[2]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.250    25.207    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 13.741    

Slack (MET) :             13.783ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.718ns (11.510%)  route 5.520ns (88.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.419     5.936 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/Q
                         net (fo=7, routed)           5.520    11.457    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[2]
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.299    11.756 r  pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.756    pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.081    25.538    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                 13.783    

Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.642ns (10.613%)  route 5.407ns (89.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/Q
                         net (fo=5, routed)           5.407    11.442    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[4]
    SLICE_X13Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.566 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2/O
                         net (fo=1, routed)           0.000    11.566    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.029    25.486    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.486    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.766ns (12.934%)  route 5.157ns (87.066%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/Q
                         net (fo=9, routed)           4.712    10.747    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[0]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.871 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_4/O
                         net (fo=2, routed)           0.445    11.316    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_4_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I4_O)        0.124    11.440 r  pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1/O
                         net (fo=1, routed)           0.000    11.440    pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.032    25.489    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.489    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.580ns (10.873%)  route 4.754ns (89.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/Q
                         net (fo=3, routed)           4.754    10.728    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[6]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.852 r  pos_ctrl_instance/pos_meas_instance/disp_to_seg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.852    seg7ctrl_instance/D[2]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.081    25.538    seg7ctrl_instance/disp_to_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.789ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.670ns (12.890%)  route 4.528ns (87.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/Q
                         net (fo=9, routed)           4.528    10.563    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[0]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.152    10.715 r  pos_ctrl_instance/pos_meas_instance/pos_itr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.715    pos_ctrl_instance/pos_meas_instance/pos_itr[3]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.047    25.504    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.504    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 14.789    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/Q
                         net (fo=4, routed)           4.415    10.388    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[5]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.512 r  pos_ctrl_instance/pos_meas_instance/disp_to_seg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.512    seg7ctrl_instance/D[1]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[1]/C
                         clock pessimism              0.431    25.492    
                         clock uncertainty           -0.035    25.457    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.077    25.534    seg7ctrl_instance/disp_to_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.534    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.705ns  (required time - arrival time)
  Source:                 seg7ctrl_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/a_n_itr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.942ns (48.166%)  route 2.090ns (51.834%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.753     5.515    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.456     5.971 r  seg7ctrl_instance/counter_reg[0]/Q
                         net (fo=2, routed)           0.531     6.503    seg7ctrl_instance/counter_reg[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.098 r  seg7ctrl_instance/des_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    seg7ctrl_instance/des_reg_i_12_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  seg7ctrl_instance/des_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    seg7ctrl_instance/des_reg_i_7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  seg7ctrl_instance/des_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.332    seg7ctrl_instance/des_reg_i_3_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.655 f  seg7ctrl_instance/des_reg_i_2/O[1]
                         net (fo=8, routed)           1.081     8.736    seg7ctrl_instance/plusOp[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.334     9.070 r  seg7ctrl_instance/a_n_itr[3]_i_1/O
                         net (fo=1, routed)           0.478     9.547    seg7ctrl_instance/a_n_itr[3]_i_1_n_0
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.657    25.140    seg7ctrl_instance/clk
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[3]/C
                         clock pessimism              0.394    25.534    
                         clock uncertainty           -0.035    25.499    
    SLICE_X0Y48          FDPE (Setup_fdpe_C_D)       -0.247    25.252    seg7ctrl_instance/a_n_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.252    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 15.705    

Slack (MET) :             16.089ns  (required time - arrival time)
  Source:                 seg7ctrl_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/des_reg/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.914ns (49.503%)  route 1.952ns (50.497%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.753     5.515    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.456     5.971 r  seg7ctrl_instance/counter_reg[0]/Q
                         net (fo=2, routed)           0.531     6.503    seg7ctrl_instance/counter_reg[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.098 r  seg7ctrl_instance/des_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    seg7ctrl_instance/des_reg_i_12_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  seg7ctrl_instance/des_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    seg7ctrl_instance/des_reg_i_7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  seg7ctrl_instance/des_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.332    seg7ctrl_instance/des_reg_i_3_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.655 r  seg7ctrl_instance/des_reg_i_2/O[1]
                         net (fo=8, routed)           1.081     8.736    seg7ctrl_instance/plusOp[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.306     9.042 r  seg7ctrl_instance/des_i_1/O
                         net (fo=2, routed)           0.340     9.382    seg7ctrl_instance/des_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  seg7ctrl_instance/des_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.657    25.140    seg7ctrl_instance/clk
    SLICE_X0Y48          FDCE                                         r  seg7ctrl_instance/des_reg/C
                         clock pessimism              0.394    25.534    
                         clock uncertainty           -0.035    25.499    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)       -0.028    25.471    seg7ctrl_instance/des_reg
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 16.089    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 seg7ctrl_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/a_n_itr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.914ns (51.361%)  route 1.813ns (48.639%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.753     5.515    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.456     5.971 r  seg7ctrl_instance/counter_reg[0]/Q
                         net (fo=2, routed)           0.531     6.503    seg7ctrl_instance/counter_reg[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.098 r  seg7ctrl_instance/des_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    seg7ctrl_instance/des_reg_i_12_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  seg7ctrl_instance/des_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    seg7ctrl_instance/des_reg_i_7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  seg7ctrl_instance/des_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.332    seg7ctrl_instance/des_reg_i_3_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.655 r  seg7ctrl_instance/des_reg_i_2/O[1]
                         net (fo=8, routed)           1.081     8.736    seg7ctrl_instance/plusOp[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.306     9.042 r  seg7ctrl_instance/des_i_1/O
                         net (fo=2, routed)           0.200     9.242    seg7ctrl_instance/des_i_1_n_0
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.657    25.140    seg7ctrl_instance/clk
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[0]/C
                         clock pessimism              0.394    25.534    
                         clock uncertainty           -0.035    25.499    
    SLICE_X0Y48          FDPE (Setup_fdpe_C_D)       -0.031    25.468    seg7ctrl_instance/a_n_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.468    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 16.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/b_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X1Y45          FDRE                                         r  pos_ctrl_instance/pos_meas_instance/b_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pos_ctrl_instance/pos_meas_instance/b_int_reg/Q
                         net (fo=3, routed)           0.076     1.787    pos_ctrl_instance/pos_meas_instance/b_int
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[2]_i_1_n_0
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.121     1.704    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.109     1.753    CRU_instance/clkdiv_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT5 (Prop_lut5_I1_O)        0.048     1.801 r  CRU_instance/clkdiv_0/mclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    CRU_instance/clkdiv_0/plusOp[4]
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.647    CRU_instance/clkdiv_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/a_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X1Y45          FDRE                                         r  pos_ctrl_instance/pos_meas_instance/a_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pos_ctrl_instance/pos_meas_instance/a_int_reg/Q
                         net (fo=3, routed)           0.109     1.820    pos_ctrl_instance/pos_meas_instance/a_int
    SLICE_X0Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[0]_i_1_n_0
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.120     1.703    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.109     1.753    CRU_instance/clkdiv_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  CRU_instance/clkdiv_0/mclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    CRU_instance/clkdiv_0/plusOp[3]
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.636    CRU_instance/clkdiv_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/a_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X1Y45          FDRE                                         r  pos_ctrl_instance/pos_meas_instance/a_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 f  pos_ctrl_instance/pos_meas_instance/a_int_reg/Q
                         net (fo=3, routed)           0.113     1.824    pos_ctrl_instance/pos_meas_instance/a_int
    SLICE_X0Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE[1]_i_1_n_0
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.121     1.704    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/Q
                         net (fo=6, routed)           0.141     1.824    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[3]
    SLICE_X14Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  pos_ctrl_instance/pos_meas_instance/disp_to_seg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.869    seg7ctrl_instance/D[3]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[3]/C
                         clock pessimism             -0.500     1.558    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.121     1.679    seg7ctrl_instance/disp_to_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.148     1.690 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/Q
                         net (fo=8, routed)           0.088     1.778    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.098     1.876 r  pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.516     1.542    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     1.663    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.227ns (60.334%)  route 0.149ns (39.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.670 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/Q
                         net (fo=7, routed)           0.149     1.819    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[2]
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.099     1.918 r  pos_ctrl_instance/pos_meas_instance/disp_to_seg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    seg7ctrl_instance/D[2]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/C
                         clock pessimism             -0.500     1.558    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.121     1.679    seg7ctrl_instance/disp_to_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/count_down_en_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.837%)  route 0.187ns (47.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.164     1.734 f  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/Q
                         net (fo=5, routed)           0.187     1.920    pos_ctrl_instance/pos_meas_instance/PRESENT_STATE[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.965 r  pos_ctrl_instance/pos_meas_instance/count_down_en_i_1/O
                         net (fo=1, routed)           0.000     1.965    pos_ctrl_instance/pos_meas_instance/count_down_en_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y46          FDRE                                         r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/C
                         clock pessimism             -0.501     1.586    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.120     1.706    pos_ctrl_instance/pos_meas_instance/count_down_en_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.981%)  route 0.165ns (47.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/Q
                         net (fo=4, routed)           0.165     1.848    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]_0[5]
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.893    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism             -0.516     1.542    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.633    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CRU_instance/bufg_0/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X51Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X50Y48   CRU_instance/rstsynch_0/rst_s1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X50Y48   CRU_instance/rstsynch_0/rst_s2_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X0Y48    seg7ctrl_instance/a_n_itr_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X0Y48    seg7ctrl_instance/a_n_itr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y48    seg7ctrl_instance/des_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y48   CRU_instance/rstsynch_0/rst_s1_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y48   CRU_instance/rstsynch_0/rst_s2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y45    pos_ctrl_instance/pos_meas_instance/a_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y45    pos_ctrl_instance/pos_meas_instance/b_int_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CRU_instance/clkdiv_0/Q[0]
  To Clock:  CRU_instance/clkdiv_0/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.881ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s1_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/rstsynch_0/rst_div_s2_reg/D
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns = ( 27.602 - 20.000 ) 
    Source Clock Delay      (SCD):    8.431ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.654     8.431    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     8.949 r  CRU_instance/rstsynch_0/rst_div_s1_reg/Q
                         net (fo=1, routed)           0.520     9.469    CRU_instance/rstsynch_0/rst_div_s1
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.480    27.602    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
                         clock pessimism              0.829    28.431    
                         clock uncertainty           -0.035    28.396    
    SLICE_X50Y47         FDPE (Setup_fdpe_C_D)       -0.045    28.351    CRU_instance/rstsynch_0/rst_div_s2_reg
  -------------------------------------------------------------------
                         required time                         28.351    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                 18.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s1_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/rstsynch_0/rst_div_s2_reg/D
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.557     2.527    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     2.691 r  CRU_instance/rstsynch_0/rst_div_s1_reg/Q
                         net (fo=1, routed)           0.170     2.861    CRU_instance/rstsynch_0/rst_div_s1
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.824     3.386    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
                         clock pessimism             -0.859     2.527    
    SLICE_X50Y47         FDPE (Hold_fdpe_C_D)         0.052     2.579    CRU_instance/rstsynch_0/rst_div_s2_reg
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CRU_instance/clkdiv_0/Q[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  CRU_instance/bufg_3/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y46   pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y46   pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y47   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y46   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y47   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s1_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y46   pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y46   pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y46   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y46   pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y46   pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47   CRU_instance/rstsynch_0/rst_div_s2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y47   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y47   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y47   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y49   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y48   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y49   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y48   pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y47   pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  To Clock:  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.494ns (13.419%)  route 3.187ns (86.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.677ns = ( 19.677 - 10.000 ) 
    Source Clock Delay      (SCD):    8.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.736    10.391    
    SLICE_X12Y48                                      0.000    10.391 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
    SLICE_X12Y48         LDCE (DToQ_ldce_D_Q)         0.342    10.733 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/Q
                         net (fo=2, routed)           0.947    11.681    pos_ctrl_instance/p_ctrl_instance/err_reg_n_0_[7]
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.152    11.833 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1/O
                         net (fo=1, routed)           2.240    14.073    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    14.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    15.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    16.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    17.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418    18.117 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.874    18.992    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.100    19.092 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.585    19.677    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                         clock pessimism              0.000    19.677    
                         clock uncertainty           -0.035    19.642    
    SLICE_X14Y46         LDCE (Setup_ldce_G_D)       -0.229    19.413    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.590ns (15.361%)  route 3.251ns (84.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.677ns = ( 19.677 - 10.000 ) 
    Source Clock Delay      (SCD):    8.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.640    10.295    
    SLICE_X12Y48                                      0.000    10.295 r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
    SLICE_X12Y48         LDCE (DToQ_ldce_D_Q)         0.342    10.637 r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/Q
                         net (fo=1, routed)           0.671    11.309    pos_ctrl_instance/p_ctrl_instance/err_reg_n_0_[4]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.433 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_3/O
                         net (fo=1, routed)           0.735    12.167    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_3_n_0
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124    12.291 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1/O
                         net (fo=1, routed)           1.845    14.136    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    14.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    15.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    16.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    17.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418    18.117 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.874    18.992    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.100    19.092 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.585    19.677    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                         clock pessimism              0.000    19.677    
                         clock uncertainty           -0.035    19.642    
    SLICE_X14Y46         LDCE (Setup_ldce_G_D)       -0.041    19.601    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.223ns (16.346%)  route 1.141ns (83.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.188     2.916    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         LDCE (EnToQ_ldce_G_Q)        0.178     3.094 r  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/Q
                         net (fo=1, routed)           0.273     3.367    pos_ctrl_instance/p_ctrl_instance/err_reg_n_0_[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.045     3.412 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1/O
                         net (fo=1, routed)           0.868     4.281    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.204     3.629 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.459     4.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.144 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.291     4.436    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                         clock pessimism             -0.901     3.535    
                         clock uncertainty            0.035     3.570    
    SLICE_X14Y46         LDCE (Hold_ldce_G_D)         0.052     3.622    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/err_reg[7]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.222ns (15.308%)  route 1.228ns (84.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.234     2.962    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         LDCE (EnToQ_ldce_G_Q)        0.178     3.140 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/Q
                         net (fo=2, routed)           0.329     3.469    pos_ctrl_instance/p_ctrl_instance/err_reg_n_0_[7]
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.044     3.513 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1/O
                         net (fo=1, routed)           0.899     4.412    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.204     3.629 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.459     4.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.144 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.291     4.436    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                         clock pessimism             -0.901     3.535    
                         clock uncertainty            0.035     3.570    
    SLICE_X14Y46         LDCE (Hold_ldce_G_D)        -0.003     3.567    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.845    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y46  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y46  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X12Y47  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/G



---------------------------------------------------------------------------------------------------
From Clock:  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]
  To Clock:  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CRU_instance/rstsynch_0/rst_s2_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  CRU_instance/bufg_1/I
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[0]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y45   CRU_instance/clkdiv_0/mclk_cnt_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X51Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X50Y46   CRU_instance/clkdiv_0/mclk_cnt_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X0Y45    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  CRU_instance/clkdiv_0/Q[0]
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                            (clock source 'CRU_instance/clkdiv_0/Q[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/clkdiv_0/Q[0] fall@10.000ns)
  Data Path Delay:        1.124ns  (logic 0.124ns (11.031%)  route 1.000ns (88.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 24.962 - 20.000 ) 
    Source Clock Delay      (SCD):    5.933ns = ( 15.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 f  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           1.000    16.934    CRU_instance/clkdiv_0/Q[0]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.124    17.058 r  CRU_instance/clkdiv_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    17.058    CRU_instance/clkdiv_0/plusOp[6]
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/C
                         clock pessimism              0.280    25.242    
                         clock uncertainty           -0.035    25.206    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.079    25.285    CRU_instance/clkdiv_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.285    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                  8.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                            (clock source 'CRU_instance/clkdiv_0/Q[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.045ns (12.564%)  route 0.313ns (87.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.313     1.980    CRU_instance/clkdiv_0/Q[0]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.025 r  CRU_instance/clkdiv_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.025    CRU_instance/clkdiv_0/plusOp[6]
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.891    CRU_instance/clkdiv_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        3.912ns  (logic 0.225ns (5.752%)  route 3.687ns (94.248%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          2.409    19.165    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.289 r  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.557    19.846    seg7ctrl_instance/E[0]
    SLICE_X13Y45         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X13Y45         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[0]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.205    25.099    seg7ctrl_instance/disp_to_seg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -19.846    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        3.835ns  (logic 0.225ns (5.868%)  route 3.610ns (94.132%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          2.409    19.165    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.289 r  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.480    19.769    seg7ctrl_instance/E[0]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[1]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.136    seg7ctrl_instance/disp_to_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -19.769    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        3.835ns  (logic 0.225ns (5.868%)  route 3.610ns (94.132%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          2.409    19.165    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.289 r  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.480    19.769    seg7ctrl_instance/E[0]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.136    seg7ctrl_instance/disp_to_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -19.769    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        3.835ns  (logic 0.225ns (5.868%)  route 3.610ns (94.132%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          2.409    19.165    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.289 r  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.480    19.769    seg7ctrl_instance/E[0]
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[3]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.136    seg7ctrl_instance/disp_to_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -19.769    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        3.369ns  (logic 0.225ns (6.679%)  route 3.144ns (93.321%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          2.423    19.179    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.303 r  pos_ctrl_instance/pos_meas_instance/pos_itr[7]_i_1/O
                         net (fo=1, routed)           0.000    19.303    pos_ctrl_instance/pos_meas_instance/pos_itr[7]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X15Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    25.337    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]
  -------------------------------------------------------------------
                         required time                         25.337    
                         arrival time                         -19.303    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.101ns (3.645%)  route 2.670ns (96.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.949    18.706    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    24.781    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.101ns (3.645%)  route 2.670ns (96.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.949    18.706    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    24.781    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.101ns (3.645%)  route 2.670ns (96.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.949    18.706    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    24.781    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.101ns (3.645%)  route 2.670ns (96.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.949    18.706    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    24.876    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.101ns (3.645%)  route 2.670ns (96.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.949    18.706    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    24.876    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_R)         0.009     1.820    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_R)         0.009     1.820    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_R)         0.009     1.820    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.026ns (2.720%)  route 0.930ns (97.280%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.656     2.624    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.071ns (6.094%)  route 1.094ns (93.906%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.820     2.788    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.833 f  pos_ctrl_instance/pos_meas_instance/pos_itr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.833    pos_ctrl_instance/pos_meas_instance/pos_itr[7]_i_1_n_0
    SLICE_X15Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X15Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.903    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.071ns (5.399%)  route 1.244ns (94.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.816     2.784    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.829 f  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.154     2.983    seg7ctrl_instance/E[0]
    SLICE_X14Y48         FDRE                                         f  seg7ctrl_instance/disp_to_seg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[1]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.795    seg7ctrl_instance/disp_to_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/disp_to_seg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.071ns (5.399%)  route 1.244ns (94.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557     1.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274     1.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.968 r  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.816     2.784    CRU_instance/AR[0]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.829 f  CRU_instance/disp_to_seg[3]_i_1/O
                         net (fo=4, routed)           0.154     2.983    seg7ctrl_instance/E[0]
    SLICE_X14Y48         FDRE                                         f  seg7ctrl_instance/disp_to_seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    seg7ctrl_instance/clk
    SLICE_X14Y48         FDRE                                         r  seg7ctrl_instance/disp_to_seg_reg[2]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.795    seg7ctrl_instance/disp_to_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  1.188    





---------------------------------------------------------------------------------------------------
From Clock:  pos_ctrl_instance/pos_meas_instance/count_down_en
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        2.000ns  (logic 0.124ns (6.199%)  route 1.876ns (93.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    18.116    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        2.000ns  (logic 0.124ns (6.199%)  route 1.876ns (93.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    18.116    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        2.000ns  (logic 0.124ns (6.199%)  route 1.876ns (93.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    18.116    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        2.000ns  (logic 0.124ns (6.199%)  route 1.876ns (93.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    18.116    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        1.710ns  (logic 0.124ns (7.250%)  route 1.586ns (92.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.350    17.826    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.169    25.136    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        1.710ns  (logic 0.124ns (7.250%)  route 1.586ns (92.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.350    17.826    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.169    25.136    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en fall@10.000ns)
  Data Path Delay:        1.710ns  (logic 0.124ns (7.250%)  route 1.586ns (92.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           1.237    17.352    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.124    17.476 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.350    17.826    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.169    25.136    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.045ns (6.794%)  route 0.617ns (93.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.396    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.045ns (6.794%)  route 0.617ns (93.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.396    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.045ns (6.794%)  route 0.617ns (93.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.396    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.903%)  route 0.717ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.496    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.903%)  route 0.717ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.496    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.903%)  route 0.717ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.496    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_down_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_down_en rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.903%)  route 0.717ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_down_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_down_en_reg/Q
                         net (fo=1, routed)           0.507     2.241    pos_ctrl_instance/pos_meas_instance/count_down_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.286 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.496    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.724    





---------------------------------------------------------------------------------------------------
From Clock:  pos_ctrl_instance/pos_meas_instance/count_up_en
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.989ns  (logic 0.120ns (6.035%)  route 1.869ns (93.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.304    17.419    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.120    17.539 r  pos_ctrl_instance/pos_meas_instance/pos_itr[2]_i_1/O
                         net (fo=1, routed)           0.565    18.104    pos_ctrl_instance/pos_meas_instance/pos_itr[2]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.250    25.055    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.860ns  (logic 0.152ns (8.173%)  route 1.708ns (91.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.708    17.823    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT5 (Prop_lut5_I4_O)        0.152    17.975 r  pos_ctrl_instance/pos_meas_instance/pos_itr[3]_i_1/O
                         net (fo=1, routed)           0.000    17.975    pos_ctrl_instance/pos_meas_instance/pos_itr[3]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.047    25.352    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.352    
                         arrival time                         -17.975    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.124ns (8.243%)  route 1.380ns (91.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.741    16.856    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.980 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    17.620    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.124ns (8.243%)  route 1.380ns (91.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.741    16.856    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.980 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    17.620    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.124ns (8.243%)  route 1.380ns (91.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.741    16.856    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.980 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    17.620    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.124ns (8.243%)  route 1.380ns (91.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.741    16.856    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.980 f  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.640    17.620    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         f  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_CE)      -0.205    25.100    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.500ns  (logic 0.124ns (8.268%)  route 1.376ns (91.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.376    17.491    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.615 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2/O
                         net (fo=1, routed)           0.000    17.615    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.029    25.334    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                         -17.615    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.521ns  (logic 0.124ns (8.151%)  route 1.397ns (91.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.397    17.513    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.637 r  pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1/O
                         net (fo=1, routed)           0.000    17.637    pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.081    25.386    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.386    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.551ns  (logic 0.146ns (9.412%)  route 1.405ns (90.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.405    17.521    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.146    17.667 r  pos_ctrl_instance/pos_meas_instance/pos_itr[1]_i_1/O
                         net (fo=1, routed)           0.000    17.667    pos_ctrl_instance/pos_meas_instance/pos_itr[1]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.118    25.423    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.423    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en fall@10.000ns)
  Data Path Delay:        1.427ns  (logic 0.124ns (8.690%)  route 1.303ns (91.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 16.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.835    15.597    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    16.115 f  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           1.303    17.418    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.542 r  pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1/O
                         net (fo=1, routed)           0.000    17.542    pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.032    25.337    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.337    
                         arrival time                         -17.542    
  -------------------------------------------------------------------
                         slack                                  7.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.044ns (7.049%)  route 0.580ns (92.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.580     2.314    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.044     2.358 r  pos_ctrl_instance/pos_meas_instance/pos_itr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.358    pos_ctrl_instance/pos_meas_instance/pos_itr[1]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.131     1.942    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.045ns (7.221%)  route 0.578ns (92.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.578     2.312    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.357 r  pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.357    pos_ctrl_instance/pos_meas_instance/pos_itr[4]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     1.932    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.045ns (8.818%)  route 0.465ns (91.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.244    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.045ns (8.818%)  route 0.465ns (91.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.244    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.045ns (8.818%)  route 0.465ns (91.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.111     2.244    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X14Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.795    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.045ns (7.178%)  route 0.582ns (92.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.582     2.316    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.361 r  pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.361    pos_ctrl_instance/pos_meas_instance/pos_itr[5]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.903    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.045ns (7.146%)  route 0.585ns (92.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.585     2.319    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2/O
                         net (fo=1, routed)           0.000     2.364    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_2_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.902    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.045ns (7.374%)  route 0.565ns (92.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.344    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.045ns (7.374%)  route 0.565ns (92.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.344    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                            (clock source 'pos_ctrl_instance/pos_meas_instance/count_up_en'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - pos_ctrl_instance/pos_meas_instance/count_up_en rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.045ns (7.374%)  route 0.565ns (92.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/pos_meas_instance/count_up_en rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.623     1.570    pos_ctrl_instance/pos_meas_instance/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  pos_ctrl_instance/pos_meas_instance/count_up_en_reg/Q
                         net (fo=7, routed)           0.355     2.089    pos_ctrl_instance/pos_meas_instance/count_up_en_reg__0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1/O
                         net (fo=7, routed)           0.211     2.344    pos_ctrl_instance/pos_meas_instance/pos_itr[6]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.864     2.058    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.772    pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  refclk
  To Clock:  CRU_instance/clkdiv_0/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       16.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.419ns (7.951%)  route 4.851ns (92.049%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.419     5.936 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/Q
                         net (fo=7, routed)           4.851    10.787    pos_ctrl_instance/p_ctrl_instance/D[2]
    SLICE_X15Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.236    27.709    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             16.949ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.518ns (9.505%)  route 4.932ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/Q
                         net (fo=5, routed)           4.932    10.967    pos_ctrl_instance/p_ctrl_instance/D[4]
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)       -0.028    27.917    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         27.917    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 16.949    

Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.478ns (9.241%)  route 4.695ns (90.759%))
  Logic Levels:           0  
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     5.995 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/Q
                         net (fo=8, routed)           4.695    10.690    pos_ctrl_instance/p_ctrl_instance/D[1]
    SLICE_X13Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
                         clock pessimism              0.280    27.979    
                         clock uncertainty           -0.035    27.944    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.229    27.715    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         27.715    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.078ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.456ns (8.655%)  route 4.812ns (91.345%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/Q
                         net (fo=6, routed)           4.812    10.786    pos_ctrl_instance/p_ctrl_instance/D[3]
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.081    27.864    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         27.864    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                 17.078    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.456ns (9.025%)  route 4.597ns (90.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/Q
                         net (fo=3, routed)           4.597    10.570    pos_ctrl_instance/p_ctrl_instance/D[6]
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)       -0.045    27.900    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         27.900    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.456ns (9.202%)  route 4.499ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X15Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/Q
                         net (fo=3, routed)           4.499    10.473    pos_ctrl_instance/p_ctrl_instance/D[7]
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.081    27.864    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]
  -------------------------------------------------------------------
                         required time                         27.864    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 17.391    

Slack (MET) :             17.461ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.518ns (10.561%)  route 4.387ns (89.439%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/Q
                         net (fo=9, routed)           4.387    10.422    pos_ctrl_instance/p_ctrl_instance/D[0]
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.061    27.884    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 17.461    

Slack (MET) :             17.890ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - refclk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.456ns (10.188%)  route 4.020ns (89.812%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.700ns = ( 27.700 - 20.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.755     5.517    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/Q
                         net (fo=4, routed)           4.020     9.993    pos_ctrl_instance/p_ctrl_instance/D[5]
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/C
                         clock pessimism              0.280    27.980    
                         clock uncertainty           -0.035    27.945    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.061    27.884    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                 17.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.141ns (6.847%)  route 1.918ns (93.153%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X15Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[7]/Q
                         net (fo=3, routed)           1.918     3.601    pos_ctrl_instance/p_ctrl_instance/D[7]
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.066     3.245    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.141ns (6.866%)  route 1.913ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[6]/Q
                         net (fo=3, routed)           1.913     3.595    pos_ctrl_instance/p_ctrl_instance/D[6]
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.052     3.231    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.141ns (6.790%)  route 1.936ns (93.210%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[5]/Q
                         net (fo=4, routed)           1.936     3.619    pos_ctrl_instance/p_ctrl_instance/D[5]
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.070     3.249    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.141ns (6.791%)  route 1.935ns (93.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[3]/Q
                         net (fo=6, routed)           1.935     3.618    pos_ctrl_instance/p_ctrl_instance/D[3]
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.066     3.245    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.164ns (7.821%)  route 1.933ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[0]/Q
                         net (fo=9, routed)           1.933     3.639    pos_ctrl_instance/p_ctrl_instance/D[0]
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.070     3.249    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.148ns (7.227%)  route 1.900ns (92.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.148     1.690 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[1]/Q
                         net (fo=8, routed)           1.900     3.590    pos_ctrl_instance/p_ctrl_instance/D[1]
    SLICE_X13Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
                         clock pessimism             -0.247     3.178    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.019     3.197    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.128ns (6.176%)  route 1.945ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X13Y49         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.670 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[2]/Q
                         net (fo=7, routed)           1.945     3.615    pos_ctrl_instance/p_ctrl_instance/D[2]
    SLICE_X15Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.016     3.195    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.164ns (7.725%)  route 1.959ns (92.275%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.595     1.542    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X14Y47         FDRE                                         r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pos_ctrl_instance/pos_meas_instance/pos_itr_reg[4]/Q
                         net (fo=5, routed)           1.959     3.665    pos_ctrl_instance/p_ctrl_instance/D[4]
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.864     3.426    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/C
                         clock pessimism             -0.247     3.179    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.063     3.242    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  To Clock:  CRU_instance/clkdiv_0/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        1.180ns  (logic 0.749ns (63.469%)  route 0.431ns (36.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    10.897ns = ( 20.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          1.038    20.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.212 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.685    20.897    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         LDCE (EnToQ_ldce_G_Q)        0.625    21.522 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/Q
                         net (fo=2, routed)           0.431    21.953    pos_ctrl_instance/p_ctrl_instance/motor_set[1]
    SLICE_X15Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.077 r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_i_1/O
                         net (fo=1, routed)           0.000    22.077    pos_ctrl_instance/p_ctrl_instance/motor_ccw_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/C
                         clock pessimism              0.655    28.355    
                         clock uncertainty           -0.035    28.319    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.031    28.350    pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg
  -------------------------------------------------------------------
                         required time                         28.350    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        1.206ns  (logic 0.775ns (64.257%)  route 0.431ns (35.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    10.897ns = ( 20.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          1.038    20.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.212 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.685    20.897    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         LDCE (EnToQ_ldce_G_Q)        0.625    21.522 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/Q
                         net (fo=2, routed)           0.431    21.953    pos_ctrl_instance/p_ctrl_instance/motor_set[1]
    SLICE_X15Y46         LUT2 (Prop_lut2_I1_O)        0.150    22.103 r  pos_ctrl_instance/p_ctrl_instance/motor_cw_i_1/O
                         net (fo=1, routed)           0.000    22.103    pos_ctrl_instance/p_ctrl_instance/motor_cw_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/C
                         clock pessimism              0.655    28.355    
                         clock uncertainty           -0.035    28.319    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.075    28.394    pos_ctrl_instance/p_ctrl_instance/motor_cw_reg
  -------------------------------------------------------------------
                         required time                         28.394    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                            (clock source 'pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        1.783ns  (logic 0.124ns (6.953%)  route 1.659ns (93.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    9.049ns = ( 19.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          1.038    20.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.212 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.621    20.832    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
                         clock pessimism              0.655    28.355    
                         clock uncertainty           -0.035    28.319    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)       -0.031    28.288    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         28.288    
                         arrival time                         -20.832    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                            (clock source 'pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        1.087ns  (logic 0.000ns (0.000%)  route 1.087ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    9.049ns = ( 19.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          1.087    20.136    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                         clock pessimism              0.655    28.355    
                         clock uncertainty           -0.035    28.319    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)       -0.045    28.274    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         28.274    
                         arrival time                         -20.136    
  -------------------------------------------------------------------
                         slack                                  8.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                            (clock source 'pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.415     3.143    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                         clock pessimism             -0.591     2.834    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.052     2.886    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                            (clock source 'pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.045ns (6.963%)  route 0.601ns (93.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.393     3.122    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.045     3.167 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.208     3.374    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
                         clock pessimism             -0.591     2.834    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.059     2.893    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             10.787ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.201%)  route 0.083ns (26.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.417ns = ( 13.417 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556    11.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    11.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278    11.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    11.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594    12.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164    12.728 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.393    13.122    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.045    13.167 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.250    13.417    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         LDCE (EnToQ_ldce_G_Q)        0.178    13.595 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/Q
                         net (fo=2, routed)           0.083    13.678    pos_ctrl_instance/p_ctrl_instance/motor_set[0]
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.049    13.727 r  pos_ctrl_instance/p_ctrl_instance/motor_cw_i_1/O
                         net (fo=1, routed)           0.000    13.727    pos_ctrl_instance/p_ctrl_instance/motor_cw_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_cw_reg/C
                         clock pessimism             -0.591     2.834    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.107     2.941    pos_ctrl_instance/p_ctrl_instance/motor_cw_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                          13.727    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.798ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/D
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CRU_instance/clkdiv_0/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns)
  Data Path Delay:        0.306ns  (logic 0.223ns (72.851%)  route 0.083ns (27.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.417ns = ( 13.417 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556    11.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    11.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278    11.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    11.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594    12.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164    12.728 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.393    13.122    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.045    13.167 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.250    13.417    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         LDCE (EnToQ_ldce_G_Q)        0.178    13.595 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/Q
                         net (fo=2, routed)           0.083    13.678    pos_ctrl_instance/p_ctrl_instance/motor_set[0]
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.045    13.723 r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_i_1/O
                         net (fo=1, routed)           0.000    13.723    pos_ctrl_instance/p_ctrl_instance/motor_ccw_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg/C
                         clock pessimism             -0.591     2.834    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.092     2.926    pos_ctrl_instance/p_ctrl_instance/motor_ccw_reg
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                          13.723    
  -------------------------------------------------------------------
                         slack                                 10.798    





---------------------------------------------------------------------------------------------------
From Clock:  CRU_instance/clkdiv_0/Q[0]
  To Clock:  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[5]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.436ns (76.858%)  route 0.432ns (23.142%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.124ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.076 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.399 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.399    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_6
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[5]/G
                         clock pessimism              0.655     9.311    
                         clock uncertainty           -0.035     9.275    
                         time borrowed                1.124    10.399    
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.428ns (76.759%)  route 0.432ns (23.241%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.116ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.076 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.391 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.391    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_4
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/G
                         clock pessimism              0.655     9.311    
                         clock uncertainty           -0.035     9.275    
                         time borrowed                1.116    10.391    
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[6]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 1.352ns (75.769%)  route 0.432ns (24.231%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.040ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.076 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.315 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.315    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_5
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[6]/G
                         clock pessimism              0.655     9.311    
                         clock uncertainty           -0.035     9.275    
                         time borrowed                1.040    10.315    
  -------------------------------------------------------------------
                         required time                         10.315    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 1.332ns (75.494%)  route 0.432ns (24.506%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.020ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.076 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.295 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.295    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_7
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.538     8.655    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/G
                         clock pessimism              0.655     9.311    
                         clock uncertainty           -0.035     9.275    
                         time borrowed                1.020    10.295    
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[3]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 1.223ns (73.881%)  route 0.432ns (26.119%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.020ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.186 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.186    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_4
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.429     8.546    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/G
                         clock pessimism              0.655     9.202    
                         clock uncertainty           -0.035     9.166    
                         time borrowed                1.020    10.186    
  -------------------------------------------------------------------
                         required time                         10.186    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[2]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.158ns (72.813%)  route 0.432ns (27.187%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      0.955ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X15Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     8.987 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[1]/Q
                         net (fo=2, routed)           0.432     9.419    pos_ctrl_instance/p_ctrl_instance/sp_itr[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.543 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     9.543    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.121 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.121    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_5
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.429     8.546    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/G
                         clock pessimism              0.655     9.202    
                         clock uncertainty           -0.035     9.166    
                         time borrowed                0.955    10.121    
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.878ns (62.297%)  route 0.531ns (37.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      0.775ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.755     8.532    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     8.988 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/Q
                         net (fo=2, routed)           0.531     9.519    pos_ctrl_instance/p_ctrl_instance/sp_itr[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     9.941 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.941    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_6
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.429     8.546    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
                         clock pessimism              0.655     9.202    
                         clock uncertainty           -0.035     9.166    
                         time borrowed                0.775     9.941    
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.832ns (74.336%)  route 0.287ns (25.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      0.485ns
    Open edge uncertainty:           -0.035ns
    Open edge CRPR:                   0.655ns
    Time given to startpoint:         1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.755     8.532    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     8.988 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[0]/Q
                         net (fo=2, routed)           0.287     9.275    pos_ctrl_instance/p_ctrl_instance/sp_itr[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.399 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     9.399    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.651 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.651    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_7
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479     4.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418     5.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651     6.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577     7.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418     8.117 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.429     8.546    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/G
                         clock pessimism              0.655     9.202    
                         clock uncertainty           -0.035     9.166    
                         time borrowed                0.485     9.651    
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.668ns (12.153%)  route 4.829ns (87.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.677ns = ( 19.677 - 10.000 ) 
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     9.049 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/Q
                         net (fo=2, routed)           2.589    11.638    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[1]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.150    11.788 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1/O
                         net (fo=1, routed)           2.240    14.028    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    14.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    15.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    16.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    17.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418    18.117 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.874    18.992    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.100    19.092 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.585    19.677    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                         clock pessimism              0.655    20.332    
                         clock uncertainty           -0.035    20.297    
    SLICE_X14Y46         LDCE (Setup_ldce_G_D)       -0.229    20.068    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]
  -------------------------------------------------------------------
                         required time                         20.068    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.642ns (12.649%)  route 4.434ns (87.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.677ns = ( 19.677 - 10.000 ) 
    Source Clock Delay      (SCD):    8.531ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754     8.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     9.049 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/Q
                         net (fo=2, routed)           2.589    11.638    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.762 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1/O
                         net (fo=1, routed)           1.845    13.607    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    14.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    15.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    16.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    17.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418    18.117 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.874    18.992    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.100    19.092 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.585    19.677    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                         clock pessimism              0.655    20.332    
                         clock uncertainty           -0.035    20.297    
    SLICE_X14Y46         LDCE (Setup_ldce_G_D)       -0.041    20.256    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.209ns (9.549%)  route 1.980ns (90.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/Q
                         net (fo=2, routed)           1.112     3.840    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.885 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1/O
                         net (fo=1, routed)           0.868     4.753    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.204     3.629 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.459     4.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.144 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.291     4.436    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]/G
                         clock pessimism             -0.591     3.844    
    SLICE_X14Y46         LDCE (Hold_ldce_G_D)         0.052     3.896    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.896    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.210ns (9.456%)  route 2.011ns (90.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.594     2.564    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/Q
                         net (fo=2, routed)           1.112     3.840    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[1]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.046     3.886 r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1/O
                         net (fo=1, routed)           0.899     4.785    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]_i_1_n_0
    SLICE_X14Y46         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.204     3.629 r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.459     4.088    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.144 f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2/O
                         net (fo=3, routed)           0.291     4.436    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0
    SLICE_X14Y46         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]/G
                         clock pessimism             -0.591     3.844    
    SLICE_X14Y46         LDCE (Hold_ldce_G_D)        -0.003     3.841    pos_ctrl_instance/p_ctrl_instance/motor_set_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             9.067ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[5]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.779ns  (logic 0.643ns (82.531%)  route 0.136ns (17.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 19.676 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.367    28.067 r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[5]/Q
                         net (fo=1, routed)           0.136    28.203    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I1_O)        0.100    28.303 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    28.303    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    28.479 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    28.479    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_6
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.627    19.676    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[5]/G
                         clock pessimism             -0.655    19.021    
                         clock uncertainty            0.035    19.056    
    SLICE_X12Y48         LDCE (Hold_ldce_G_D)         0.356    19.412    pos_ctrl_instance/p_ctrl_instance/err_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          28.479    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.082ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.794ns  (logic 0.662ns (83.364%)  route 0.132ns (16.636%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 19.676 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.367    28.067 f  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[7]/Q
                         net (fo=1, routed)           0.132    28.199    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[7]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.100    28.299 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    28.299    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    28.494 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    28.494    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_4
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.627    19.676    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[7]/G
                         clock pessimism             -0.655    19.021    
                         clock uncertainty            0.035    19.056    
    SLICE_X12Y48         LDCE (Hold_ldce_G_D)         0.356    19.412    pos_ctrl_instance/p_ctrl_instance/err_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          28.494    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.189ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[6]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.901ns  (logic 0.658ns (73.030%)  route 0.243ns (26.970%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 19.676 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y48         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.367    28.067 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[6]/Q
                         net (fo=2, routed)           0.243    28.310    pos_ctrl_instance/p_ctrl_instance/sp_itr[6]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.100    28.410 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    28.410    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    28.601 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    28.601    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_5
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.627    19.676    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[6]/G
                         clock pessimism             -0.655    19.021    
                         clock uncertainty            0.035    19.056    
    SLICE_X12Y48         LDCE (Hold_ldce_G_D)         0.356    19.412    pos_ctrl_instance/p_ctrl_instance/err_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          28.601    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.214ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[3]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.794ns  (logic 0.662ns (83.364%)  route 0.132ns (16.636%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.544ns = ( 19.544 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367    28.067 r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[3]/Q
                         net (fo=1, routed)           0.132    28.199    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[3]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.100    28.299 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    28.299    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    28.494 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    28.494    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_4
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.495    19.544    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[3]/G
                         clock pessimism             -0.655    18.889    
                         clock uncertainty            0.035    18.924    
    SLICE_X12Y47         LDCE (Hold_ldce_G_D)         0.356    19.280    pos_ctrl_instance/p_ctrl_instance/err_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.280    
                         arrival time                          28.494    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.217ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[0]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.797ns  (logic 0.659ns (82.674%)  route 0.138ns (17.326%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.544ns = ( 19.544 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367    28.067 r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[0]/Q
                         net (fo=1, routed)           0.138    28.205    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.100    28.305 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    28.305    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    28.497 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    28.497    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_7
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.495    19.544    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[0]/G
                         clock pessimism             -0.655    18.889    
                         clock uncertainty            0.035    18.924    
    SLICE_X12Y47         LDCE (Hold_ldce_G_D)         0.356    19.280    pos_ctrl_instance/p_ctrl_instance/err_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.280    
                         arrival time                          28.497    
  -------------------------------------------------------------------
                         slack                                  9.217    

Slack (MET) :             9.254ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.966ns  (logic 0.710ns (73.486%)  route 0.256ns (26.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 19.676 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y49         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.418    28.118 r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[4]/Q
                         net (fo=1, routed)           0.256    28.374    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[4]
    SLICE_X12Y48         LUT2 (Prop_lut2_I1_O)        0.100    28.474 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    28.474    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_5_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    28.666 r  pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    28.666    pos_ctrl_instance/p_ctrl_instance/err_reg[7]_i_1_n_7
    SLICE_X12Y48         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.627    19.676    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y48         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[4]/G
                         clock pessimism             -0.655    19.021    
                         clock uncertainty            0.035    19.056    
    SLICE_X12Y48         LDCE (Hold_ldce_G_D)         0.356    19.412    pos_ctrl_instance/p_ctrl_instance/err_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          28.666    
  -------------------------------------------------------------------
                         slack                                  9.254    

Slack (MET) :             9.316ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[1]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.897ns  (logic 0.643ns (71.670%)  route 0.254ns (28.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.544ns = ( 19.544 - 10.000 ) 
    Source Clock Delay      (SCD):    7.699ns = ( 27.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y46         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.367    28.066 r  pos_ctrl_instance/p_ctrl_instance/pos_itr_reg[1]/Q
                         net (fo=1, routed)           0.254    28.320    pos_ctrl_instance/p_ctrl_instance/pos_itr_reg_n_0_[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.100    28.420 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    28.420    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    28.596 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    28.596    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_6
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.495    19.544    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[1]/G
                         clock pessimism             -0.655    18.889    
                         clock uncertainty            0.035    18.924    
    SLICE_X12Y47         LDCE (Hold_ldce_G_D)         0.356    19.280    pos_ctrl_instance/p_ctrl_instance/err_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.280    
                         arrival time                          28.596    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.321ns  (arrival time - required time)
  Source:                 pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/err_reg[2]/D
                            (positive level-sensitive latch clocked by pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall@10.000ns - CRU_instance/clkdiv_0/Q[0] rise@20.000ns)
  Data Path Delay:        0.901ns  (logic 0.658ns (73.030%)  route 0.243ns (26.970%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.544ns = ( 19.544 - 10.000 ) 
    Source Clock Delay      (SCD):    7.700ns = ( 27.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.578    27.700    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X13Y47         FDRE                                         r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367    28.067 r  pos_ctrl_instance/p_ctrl_instance/sp_itr_reg[2]/Q
                         net (fo=2, routed)           0.243    28.310    pos_ctrl_instance/p_ctrl_instance/sp_itr[2]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.100    28.410 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    28.410    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    28.601 r  pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    28.601    pos_ctrl_instance/p_ctrl_instance/err_reg[3]_i_1_n_5
    SLICE_X12Y47         LDCE                                         r  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0] fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653    15.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    15.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743    16.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.754    18.531    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    19.049 f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/Q
                         net (fo=10, routed)          0.495    19.544    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]
    SLICE_X12Y47         LDCE                                         f  pos_ctrl_instance/p_ctrl_instance/err_reg[2]/G
                         clock pessimism             -0.655    18.889    
                         clock uncertainty            0.035    18.924    
    SLICE_X12Y47         LDCE (Hold_ldce_G_D)         0.356    19.280    pos_ctrl_instance/p_ctrl_instance/err_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.280    
                         arrival time                          28.601    
  -------------------------------------------------------------------
                         slack                                  9.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CRU_instance/clkdiv_0/Q[0]
  To Clock:  CRU_instance/clkdiv_0/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       16.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.619ns (19.629%)  route 2.535ns (80.371%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    8.431ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.654     8.431    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     8.949 f  CRU_instance/rstsynch_0/rst_div_s2_reg/Q
                         net (fo=1, routed)           0.586     9.535    CRU_instance/rstsynch_0_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.636 f  CRU_instance/bufg_2/O
                         net (fo=2, routed)           1.948    11.585    pos_ctrl_instance/p_ctrl_instance/rst_div_s2_reg[0]
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
                         clock pessimism              0.669    28.369    
                         clock uncertainty           -0.035    28.333    
    SLICE_X12Y46         FDCE (Recov_fdce_C_CLR)     -0.319    28.014    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CRU_instance/clkdiv_0/Q[0] rise@20.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.619ns (19.629%)  route 2.535ns (80.371%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 27.699 - 20.000 ) 
    Source Clock Delay      (SCD):    8.431ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.653     5.415    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.743     6.676    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.777 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.654     8.431    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     8.949 f  CRU_instance/rstsynch_0/rst_div_s2_reg/Q
                         net (fo=1, routed)           0.586     9.535    CRU_instance/rstsynch_0_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.636 f  CRU_instance/bufg_2/O
                         net (fo=2, routed)           1.948    11.585    pos_ctrl_instance/p_ctrl_instance/rst_div_s2_reg[0]
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.418    25.380 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.651    26.031    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.122 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          1.577    27.699    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                         clock pessimism              0.669    28.369    
                         clock uncertainty           -0.035    28.333    
    SLICE_X12Y46         FDCE (Recov_fdce_C_CLR)     -0.319    28.014    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                 16.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/CLR
                            (removal check against rising-edge clock CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.190ns (17.955%)  route 0.868ns (82.045%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.557     2.527    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     2.691 f  CRU_instance/rstsynch_0/rst_div_s2_reg/Q
                         net (fo=1, routed)           0.213     2.904    CRU_instance/rstsynch_0_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.930 f  CRU_instance/bufg_2/O
                         net (fo=2, routed)           0.655     3.585    pos_ctrl_instance/p_ctrl_instance/rst_div_s2_reg[0]
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]/C
                         clock pessimism             -0.596     2.829    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067     2.762    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_div_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/CLR
                            (removal check against rising-edge clock CRU_instance/clkdiv_0/Q[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CRU_instance/clkdiv_0/Q[0] rise@0.000ns - CRU_instance/clkdiv_0/Q[0] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.190ns (17.955%)  route 0.868ns (82.045%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.556     1.503    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.278     1.945    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.971 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.557     2.527    CRU_instance/rstsynch_0/mclk_div
    SLICE_X50Y47         FDPE                                         r  CRU_instance/rstsynch_0/rst_div_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     2.691 f  CRU_instance/rstsynch_0/rst_div_s2_reg/Q
                         net (fo=1, routed)           0.213     2.904    CRU_instance/rstsynch_0_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.930 f  CRU_instance/bufg_2/O
                         net (fo=2, routed)           0.655     3.585    pos_ctrl_instance/p_ctrl_instance/rst_div_s2_reg[0]
    SLICE_X12Y46         FDCE                                         f  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CRU_instance/clkdiv_0/Q[0] rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  CRU_instance/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.312     2.533    CRU_instance/clkdiv_0_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.562 r  CRU_instance/bufg_3/O
                         net (fo=21, routed)          0.863     3.425    pos_ctrl_instance/p_ctrl_instance/mclk_div
    SLICE_X12Y46         FDCE                                         r  pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]/C
                         clock pessimism             -0.596     2.829    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067     2.762    pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.824    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.680ns  (logic 0.101ns (3.769%)  route 2.579ns (96.231%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 24.962 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.858    18.614    CRU_instance/clkdiv_0/AR[0]
    SLICE_X51Y46         FDCE                                         f  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.479    24.962    CRU_instance/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[2]/C
                         clock pessimism              0.280    25.242    
                         clock uncertainty           -0.035    25.206    
    SLICE_X51Y46         FDCE (Recov_fdce_C_CLR)     -0.405    24.801    CRU_instance/clkdiv_0/mclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[0]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y45          FDCE                                         f  seg7ctrl_instance/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[0]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[1]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y45          FDCE                                         f  seg7ctrl_instance/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[1]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[2]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y45          FDCE                                         f  seg7ctrl_instance/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[2]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[3]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y45          FDCE                                         f  seg7ctrl_instance/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y45          FDCE                                         r  seg7ctrl_instance/counter_reg[3]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[4]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y46          FDCE                                         f  seg7ctrl_instance/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y46          FDCE                                         r  seg7ctrl_instance/counter_reg[4]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[5]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y46          FDCE                                         f  seg7ctrl_instance/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y46          FDCE                                         r  seg7ctrl_instance/counter_reg[5]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[6]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y46          FDCE                                         f  seg7ctrl_instance/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y46          FDCE                                         r  seg7ctrl_instance/counter_reg[6]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[7]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.769ns  (logic 0.101ns (3.647%)  route 2.668ns (96.353%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.947    18.704    seg7ctrl_instance/AR[0]
    SLICE_X9Y46          FDCE                                         f  seg7ctrl_instance/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.577    25.060    seg7ctrl_instance/clk
    SLICE_X9Y46          FDCE                                         r  seg7ctrl_instance/counter_reg[7]/C
                         clock pessimism              0.280    25.340    
                         clock uncertainty           -0.035    25.304    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    24.899    seg7ctrl_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/counter_reg[10]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@20.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        2.770ns  (logic 0.101ns (3.646%)  route 2.669ns (96.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 15.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.654    15.416    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.518    15.934 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.721    16.655    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.756 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          1.948    18.705    seg7ctrl_instance/AR[0]
    SLICE_X9Y47          FDCE                                         f  seg7ctrl_instance/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    20.000    20.000 r  
    Y9                                                0.000    20.000 r  refclk (IN)
                         net (fo=0)                   0.000    20.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          1.578    25.061    seg7ctrl_instance/clk
    SLICE_X9Y47          FDCE                                         r  seg7ctrl_instance/counter_reg[10]/C
                         clock pessimism              0.280    25.341    
                         clock uncertainty           -0.035    25.305    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405    24.900    seg7ctrl_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.878ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.026ns (2.643%)  route 0.958ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.684    12.652    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X0Y45          FDCE                                         f  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]/C
                         clock pessimism             -0.247     1.840    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.773    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                          12.652    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.878ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.026ns (2.643%)  route 0.958ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.684    12.652    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X0Y45          FDCE                                         f  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]/C
                         clock pessimism             -0.247     1.840    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.773    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                          12.652    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.878ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.026ns (2.643%)  route 0.958ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.684    12.652    pos_ctrl_instance/pos_meas_instance/AR[0]
    SLICE_X0Y45          FDCE                                         f  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.893     2.087    pos_ctrl_instance/pos_meas_instance/clk
    SLICE_X0Y45          FDCE                                         r  pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]/C
                         clock pessimism             -0.247     1.840    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.773    pos_ctrl_instance/pos_meas_instance/FSM_sequential_PRESENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                          12.652    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.878ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/des_reg/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.985ns  (logic 0.026ns (2.640%)  route 0.959ns (97.360%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.685    12.653    seg7ctrl_instance/AR[0]
    SLICE_X0Y48          FDCE                                         f  seg7ctrl_instance/des_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.894     2.088    seg7ctrl_instance/clk
    SLICE_X0Y48          FDCE                                         r  seg7ctrl_instance/des_reg/C
                         clock pessimism             -0.247     1.841    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.067     1.774    seg7ctrl_instance/des_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                          12.653    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.881ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.917ns  (logic 0.026ns (2.836%)  route 0.891ns (97.164%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.617    12.585    CRU_instance/clkdiv_0/AR[0]
    SLICE_X50Y45         FDCE                                         f  CRU_instance/clkdiv_0/mclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y45         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[0]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    CRU_instance/clkdiv_0/mclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                          12.585    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.881ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.917ns  (logic 0.026ns (2.836%)  route 0.891ns (97.164%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.617    12.585    CRU_instance/clkdiv_0/AR[0]
    SLICE_X50Y45         FDCE                                         f  CRU_instance/clkdiv_0/mclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y45         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[1]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    CRU_instance/clkdiv_0/mclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                          12.585    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/a_n_itr_reg[0]/PRE
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.985ns  (logic 0.026ns (2.640%)  route 0.959ns (97.360%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.685    12.653    seg7ctrl_instance/AR[0]
    SLICE_X0Y48          FDPE                                         f  seg7ctrl_instance/a_n_itr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.894     2.088    seg7ctrl_instance/clk
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[0]/C
                         clock pessimism             -0.247     1.841    
    SLICE_X0Y48          FDPE (Remov_fdpe_C_PRE)     -0.071     1.770    seg7ctrl_instance/a_n_itr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                          12.653    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg7ctrl_instance/a_n_itr_reg[3]/PRE
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.985ns  (logic 0.026ns (2.640%)  route 0.959ns (97.360%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.685    12.653    seg7ctrl_instance/AR[0]
    SLICE_X0Y48          FDPE                                         f  seg7ctrl_instance/a_n_itr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.894     2.088    seg7ctrl_instance/clk
    SLICE_X0Y48          FDPE                                         r  seg7ctrl_instance/a_n_itr_reg[3]/C
                         clock pessimism             -0.247     1.841    
    SLICE_X0Y48          FDPE (Remov_fdpe_C_PRE)     -0.071     1.770    seg7ctrl_instance/a_n_itr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                          12.653    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.892ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.927ns  (logic 0.026ns (2.804%)  route 0.901ns (97.196%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.628    12.595    CRU_instance/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  CRU_instance/clkdiv_0/mclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[3]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    CRU_instance/clkdiv_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                          12.595    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.892ns  (arrival time - required time)
  Source:                 CRU_instance/rstsynch_0/rst_s2_reg/Q
                            (clock source 'CRU_instance/rstsynch_0/PRESENT_STATE_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CRU_instance/clkdiv_0/mclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (refclk rise@0.000ns - CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall@10.000ns)
  Data Path Delay:        0.927ns  (logic 0.026ns (2.804%)  route 0.901ns (97.196%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.668ns = ( 11.668 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CRU_instance/rstsynch_0/PRESENT_STATE_reg[0] fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.557    11.504    CRU_instance/rstsynch_0/refclk
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164    11.668 f  CRU_instance/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.274    11.942    CRU_instance/rstsynch_0_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.968 f  CRU_instance/bufg_1/O
                         net (fo=40, routed)          0.628    12.595    CRU_instance/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  CRU_instance/clkdiv_0/mclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_instance/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_instance/bufg_0/O
                         net (fo=49, routed)          0.823     2.017    CRU_instance/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  CRU_instance/clkdiv_0/mclk_cnt_reg[4]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    CRU_instance/clkdiv_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                          12.595    
  -------------------------------------------------------------------
                         slack                                 10.892    





