
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -347.91

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.55

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.55

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.64   18.47   36.30   36.30 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.47    0.03   36.33 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.58    8.66    7.23   43.56 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.66    0.00   43.56 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.41    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                -43.56   data arrival time
-----------------------------------------------------------------------------
                                 35.15   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.29   42.48   42.48 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.29    0.12   42.60 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.64   69.40  112.01 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.64    0.11  112.12 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.34   20.20   43.47  155.58 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.20    0.01  155.59 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.72   22.25  177.85 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.72    0.00  177.85 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.88   11.81   20.31  198.16 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.82    0.19  198.35 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.39   20.50  218.86 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.02  218.88 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.21  243.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  243.10 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.59   28.43  271.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.59    0.02  271.55 ^ resp_msg[13] (out)
                                271.55   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.55   data arrival time
-----------------------------------------------------------------------------
                                -23.55   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.29   42.48   42.48 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.29    0.12   42.60 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.64   69.40  112.01 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.64    0.11  112.12 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.34   20.20   43.47  155.58 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.20    0.01  155.59 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.72   22.25  177.85 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.72    0.00  177.85 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.88   11.81   20.31  198.16 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.82    0.19  198.35 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.39   20.50  218.86 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.02  218.88 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.21  243.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  243.10 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.59   28.43  271.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.59    0.02  271.55 ^ resp_msg[13] (out)
                                271.55   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.55   data arrival time
-----------------------------------------------------------------------------
                                -23.55   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
235.90640258789062

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7372

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.891422271728516

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8199

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.48   42.48 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.52  112.01 v _568_/SN (HAxp5_ASAP7_75t_R)
  43.58  155.58 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.41  185.99 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.07  208.06 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.83  223.89 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.62  250.51 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.58  277.09 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.83  287.93 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.63  313.56 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.57 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.57   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.89  299.11   library setup time
         299.11   data required time
---------------------------------------------------------
         299.11   data required time
        -313.57   data arrival time
---------------------------------------------------------
         -14.45   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.30   36.30 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.26   43.56 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.56 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.41    8.41   library hold time
           8.41   data required time
---------------------------------------------------------
           8.41   data required time
         -43.56   data arrival time
---------------------------------------------------------
          35.15   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.5453

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.5453

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.670855

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.33e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.60e-04 100.0%
                          68.1%      31.9%       0.0%
