#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 22 18:05:19 2021
# Process ID: 8264
# Current directory: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5904 D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.xpr
# Log file: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/vivado.log
# Journal file: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.168 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/sim/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filter_0 .
Exporting to file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW.hwh
Generated Block Design Tcl file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW_bd.tcl
Generated Hardware Definition File d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.hwdef
[Sat May 22 18:07:24 2021] Launched bd_DAW_moving_average_filter_0_0_synth_1, synth_1...
Run output will be captured here:
bd_DAW_moving_average_filter_0_0_synth_1: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/bd_DAW_moving_average_filter_0_0_synth_1/runme.log
synth_1: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/synth_1/runme.log
[Sat May 22 18:07:24 2021] Launched impl_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1217.688 ; gain = 99.520
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1224.906 ; gain = 7.219
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAD8EA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.957 ; gain = 1567.051
set_property PROGRAM.FILE {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/bd_DAW_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/bd_DAW_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference bd_DAW_moving_average_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vivado/IPs'.
Reading block design file <D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:packetizer:1.0 - packetizer_0
Adding component instance block -- xilinx.com:module_ref:depacketizer:1.0 - depacketizer_0
Adding component instance block -- xilinx.com:module_ref:edge_detector:1.0 - edge_detector_0
Adding component instance block -- xilinx.com:module_ref:debouncer:1.0 - debouncer_0
Adding component instance block -- xilinx.com:module_ref:edge_detector:1.0 - edge_detector_1
Adding component instance block -- xilinx.com:module_ref:debouncer:1.0 - debouncer_1
Adding component instance block -- xilinx.com:module_ref:mute_controller:1.0 - mute_controller_0
Adding component instance block -- xilinx.com:module_ref:volume_controller:1.0 - volume_controller_0
Adding component instance block -- xilinx.com:module_ref:moving_average_filter:1.0 - moving_average_filter_0
Successfully read diagram <bd_DAW> from block design file <D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd>
Upgrading 'D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd'
INFO: [IP_Flow 19-1972] Upgraded bd_DAW_moving_average_filter_0_0 from moving_average_filter_v1_0 1.0 to moving_average_filter_v1_0 1.0
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
Wrote  : <D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/ui/bd_560dd93d.ui> 
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2946.418 ; gain = 111.164
update_module_reference: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2946.418 ; gain = 111.164
update_module_reference bd_DAW_moving_average_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vivado/IPs'.
Upgrading 'D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd'
INFO: [IP_Flow 19-1972] Upgraded bd_DAW_moving_average_filter_0_0 from moving_average_filter_v1_0 1.0 to moving_average_filter_v1_0 1.0
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2964.977 ; gain = 6.770
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/sim/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filter_0 .
Exporting to file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW.hwh
Generated Block Design Tcl file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW_bd.tcl
Generated Hardware Definition File d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.hwdef
[Sat May 22 18:22:13 2021] Launched bd_DAW_moving_average_filter_0_0_synth_1, synth_1...
Run output will be captured here:
bd_DAW_moving_average_filter_0_0_synth_1: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/bd_DAW_moving_average_filter_0_0_synth_1/runme.log
synth_1: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/synth_1/runme.log
[Sat May 22 18:22:13 2021] Launched impl_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2964.977 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3076.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 3763.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 3763.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3763.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3879.902 ; gain = 914.926
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_module_reference bd_DAW_moving_average_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vivado/IPs'.
Upgrading 'D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd'
INFO: [IP_Flow 19-1972] Upgraded bd_DAW_moving_average_filter_0_0 from moving_average_filter_v1_0 1.0 to moving_average_filter_v1_0 1.0
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4091.559 ; gain = 4.543
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 4091.559 ; gain = 4.543
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\new\moving_average_filter.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
regenerate_bd_layout
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
Wrote  : <D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/ui/bd_560dd93d.ui> 
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/sim/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'bd_DAW.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.srcs\sources_1\bd\bd_DAW\bd_DAW.bd> 
Wrote  : <D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/ui/bd_560dd93d.ui> 
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/sim/bd_DAW.vhd
VHDL Output written to : d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filter_0 .
Exporting to file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW.hwh
Generated Block Design Tcl file d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hw_handoff/bd_DAW_bd.tcl
Generated Hardware Definition File d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/synth/bd_DAW.hwdef
[Sat May 22 18:35:00 2021] Launched bd_DAW_moving_average_filter_0_0_synth_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/bd_DAW_moving_average_filter_0_0_synth_1/runme.log
[Sat May 22 18:35:00 2021] Launched synth_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 4160.711 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Sat May 22 18:37:41 2021] Launched impl_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/runme.log
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 2
[Sat May 22 18:41:13 2021] Launched impl_1...
Run output will be captured here: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4252.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 4252.348 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 4252.348 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4355.797 ; gain = 122.352
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 22 18:46:41 2021...
