{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436105274314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105274314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:07:53 2015 " "Processing started: Sun Jul 05 17:07:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105274314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436105274314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436105274314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436105276535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/menu_navigation_projectwc/trunk/vhdl/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /menu_navigation_projectwc/trunk/vhdl/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_altddio_out-SYN " "Found design unit 1: sdram_altddio_out-SYN" {  } { { "../../VHDL/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd" "" { Text "P:/Menu_Navigation_Projectwc/trunk/VHDL/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277055 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_altddio_out " "Found entity 1: sdram_altddio_out" {  } { { "../../VHDL/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd" "" { Text "P:/Menu_Navigation_Projectwc/trunk/VHDL/synthesis/top_synthesis_impl_2/sdram_altddio_out.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105277055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_synthesis.vqm 37 37 " "Found 37 design units, including 37 entities, in source file top_synthesis.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 top_synthesis " "Found entity 1: top_synthesis" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 8 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "2 inc_10_9 " "Found entity 2: inc_10_9" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 37906 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "3 inc_32_0 " "Found entity 3: inc_32_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 37971 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "4 modgen_counter_26_3 " "Found entity 4: modgen_counter_26_3" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 38150 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "5 modgen_counter_26_2 " "Found entity 5: modgen_counter_26_2" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 38377 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "6 modgen_counter_26_1 " "Found entity 6: modgen_counter_26_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 38604 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "7 modgen_counter_26_0 " "Found entity 7: modgen_counter_26_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 38831 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "8 inc_5_0 " "Found entity 8: inc_5_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39058 15 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "9 ram_dq_24_0 " "Found entity 9: ram_dq_24_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39099 19 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "10 inc_9_0 " "Found entity 10: inc_9_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39186 15 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "11 ram_dq_8_4 " "Found entity 11: ram_dq_8_4" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39243 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "12 inc_10_8 " "Found entity 12: inc_10_8" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39324 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "13 ram_dq_8_3 " "Found entity 13: ram_dq_8_3" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39389 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "14 inc_10_7 " "Found entity 14: inc_10_7" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39470 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "15 ram_dq_13_0 " "Found entity 15: ram_dq_13_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39535 19 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "16 inc_10_6 " "Found entity 16: inc_10_6" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39618 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "17 inc_11_0 " "Found entity 17: inc_11_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39694 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "18 inc_10_5 " "Found entity 18: inc_10_5" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39764 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "19 modgen_counter_27_1 " "Found entity 19: modgen_counter_27_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39836 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "20 modgen_counter_19_1 " "Found entity 20: modgen_counter_19_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40071 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "21 gt_19_1 " "Found entity 21: gt_19_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40264 15 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "22 gt_19_0 " "Found entity 22: gt_19_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40354 15 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "23 inc_22_1 " "Found entity 23: inc_22_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40428 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "24 modgen_counter_19_0 " "Found entity 24: modgen_counter_19_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40555 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "25 add_19_0 " "Found entity 25: add_19_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40728 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "26 inc_22_0 " "Found entity 26: inc_22_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40841 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "27 inc_10_4 " "Found entity 27: inc_10_4" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 40968 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "28 inc_16_0 " "Found entity 28: inc_16_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41033 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "29 inc_10_3 " "Found entity 29: inc_10_3" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41129 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "30 ram_dq_8_2 " "Found entity 30: ram_dq_8_2" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41195 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "31 ram_dq_8_1 " "Found entity 31: ram_dq_8_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41274 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "32 inc_10_2 " "Found entity 32: inc_10_2" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41355 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "33 ram_dq_8_0 " "Found entity 33: ram_dq_8_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41420 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "34 incdec_11_0 " "Found entity 34: incdec_11_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41501 19 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "35 inc_10_1 " "Found entity 35: inc_10_1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41579 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "36 inc_10_0 " "Found entity 36: inc_10_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41644 16 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""} { "Info" "ISGN_ENTITY_NAME" "37 modgen_counter_27_0 " "Found entity 37: modgen_counter_27_0" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41709 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105277155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synthesis " "Elaborating entity \"top_synthesis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436105279235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\"" {  } { { "top_synthesis.vqm" "global_nets_inst_clk_blk_inst_pll_inst_altpll_component" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1673 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component " "Elaborated megafunction instantiation \"altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1673 16 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component " "Instantiated megafunction \"altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279355 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1673 16 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105279355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_27_0 modgen_counter_27_0:mds_top_inst_led_inst_modgen_counter_timer_counter " "Elaborating entity \"modgen_counter_27_0\" for hierarchy \"modgen_counter_27_0:mds_top_inst_led_inst_modgen_counter_timer_counter\"" {  } { { "top_synthesis.vqm" "mds_top_inst_led_inst_modgen_counter_timer_counter" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1765 50 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_0 inc_10_0:mds_top_inst_rx_path_inst_ram_addr_out_inc10_8i11 " "Elaborating entity \"inc_10_0\" for hierarchy \"inc_10_0:mds_top_inst_rx_path_inst_ram_addr_out_inc10_8i11\"" {  } { { "top_synthesis.vqm" "mds_top_inst_rx_path_inst_ram_addr_out_inc10_8i11" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1786 66 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_1 inc_10_1:mds_top_inst_rx_path_inst_wbm_adr_internal_inc10_8i13 " "Elaborating entity \"inc_10_1\" for hierarchy \"inc_10_1:mds_top_inst_rx_path_inst_wbm_adr_internal_inc10_8i13\"" {  } { { "top_synthesis.vqm" "mds_top_inst_rx_path_inst_wbm_adr_internal_inc10_8i13" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1802 70 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incdec_11_0 incdec_11_0:mds_top_inst_rx_path_inst_modgen_incdec_603 " "Elaborating entity \"incdec_11_0\" for hierarchy \"incdec_11_0:mds_top_inst_rx_path_inst_modgen_incdec_603\"" {  } { { "top_synthesis.vqm" "mds_top_inst_rx_path_inst_modgen_incdec_603" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1807 56 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_0 ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data " "Elaborating entity \"ram_dq_8_0\" for hierarchy \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\"" {  } { { "top_synthesis.vqm" "mds_top_inst_rx_path_inst_ram_data" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1846 58 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210 " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\"" {  } { { "top_synthesis.vqm" "ix9899z34210" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41460 47 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210 " "Elaborated megafunction instantiation \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41460 47 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210 " "Instantiated megafunction \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279525 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41460 47 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105279525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj2 " "Found entity 1: altsyncram_aoj2" {  } { { "db/altsyncram_aoj2.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_aoj2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105279625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105279625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj2 ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\|altsyncram_aoj2:auto_generated " "Elaborating entity \"altsyncram_aoj2\" for hierarchy \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\|altsyncram_aoj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnn1 " "Found entity 1: altsyncram_jnn1" {  } { { "db/altsyncram_jnn1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_jnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105279725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105279725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jnn1 ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\|altsyncram_aoj2:auto_generated\|altsyncram_jnn1:altsyncram1 " "Elaborating entity \"altsyncram_jnn1\" for hierarchy \"ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data\|altsyncram:ix9899z34210\|altsyncram_aoj2:auto_generated\|altsyncram_jnn1:altsyncram1\"" {  } { { "db/altsyncram_aoj2.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_aoj2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_2 inc_10_2:mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt_inc10_5i2 " "Elaborating entity \"inc_10_2\" for hierarchy \"inc_10_2:mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt_inc10_5i2\"" {  } { { "top_synthesis.vqm" "mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt_inc10_5i2" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1867 75 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_1 ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data " "Elaborating entity \"ram_dq_8_1\" for hierarchy \"ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data\"" {  } { { "top_synthesis.vqm" "mds_top_inst_tx_path_inst_ram_data" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1903 59 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_2 ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem " "Elaborating entity \"ram_dq_8_2\" for hierarchy \"ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\"" {  } { { "top_synthesis.vqm" "mds_top_inst_tx_path_inst_fifo_inst1_mem" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1930 56 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085 " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085\"" {  } { { "top_synthesis.vqm" "ix9899z31085" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41233 71 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085 " "Elaborated megafunction instantiation \"ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41233 71 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085 " "Instantiated megafunction \"ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 9 " "Parameter \"numwords_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279845 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 41233 71 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105279845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcj2 " "Found entity 1: altsyncram_kcj2" {  } { { "db/altsyncram_kcj2.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_kcj2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105279945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105279945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kcj2 ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085\|altsyncram_kcj2:auto_generated " "Elaborating entity \"altsyncram_kcj2\" for hierarchy \"ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem\|altsyncram:ix9899z31085\|altsyncram_kcj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_3 inc_10_3:mds_top_inst_tx_path_inst_uart_tx_c_modgen_inc_609 " "Elaborating entity \"inc_10_3\" for hierarchy \"inc_10_3:mds_top_inst_tx_path_inst_uart_tx_c_modgen_inc_609\"" {  } { { "top_synthesis.vqm" "mds_top_inst_tx_path_inst_uart_tx_c_modgen_inc_609" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1942 67 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_16_0 inc_16_0:mds_top_inst_tx_path_inst_mp_enc1_rtlc2_684_inc_616 " "Elaborating entity \"inc_16_0\" for hierarchy \"inc_16_0:mds_top_inst_tx_path_inst_mp_enc1_rtlc2_684_inc_616\"" {  } { { "top_synthesis.vqm" "mds_top_inst_tx_path_inst_mp_enc1_rtlc2_684_inc_616" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1975 72 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2020 39 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2020 39 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component " "Instantiated megafunction \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105279975 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2020 39 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105279975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4l1 " "Found entity 1: altsyncram_a4l1" {  } { { "db/altsyncram_a4l1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_a4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4l1 altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\|altsyncram_a4l1:auto_generated " "Elaborating entity \"altsyncram_a4l1\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\|altsyncram_a4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8l1 " "Found entity 1: altsyncram_s8l1" {  } { { "db/altsyncram_s8l1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_s8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8l1 altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1 " "Elaborating entity \"altsyncram_s8l1\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1\"" {  } { { "db/altsyncram_a4l1.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_a4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_4 inc_10_4:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_ram_expect_adr_inc10_3i1 " "Elaborating entity \"inc_10_4\" for hierarchy \"inc_10_4:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_ram_expect_adr_inc10_3i1\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_ram_expect_adr_inc10_3i1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2070 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_22_0 inc_22_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr_inc22_5i31 " "Elaborating entity \"inc_22_0\" for hierarchy \"inc_22_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr_inc22_5i31\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr_inc22_5i31" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2138 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_19_0 add_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt_add19_29i1 " "Elaborating entity \"add_19_0\" for hierarchy \"add_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt_add19_29i1\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt_add19_29i1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2221 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_19_0 modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt " "Elaborating entity \"modgen_counter_19_0\" for hierarchy \"modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2266 79 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2307 27 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2307 27 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component " "Instantiated megafunction \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280205 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2307 27 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105280205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l1 " "Found entity 1: altsyncram_b4l1" {  } { { "db/altsyncram_b4l1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_b4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l1 altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\|altsyncram_b4l1:auto_generated " "Elaborating entity \"altsyncram_b4l1\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\|altsyncram_b4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8l1 " "Found entity 1: altsyncram_t8l1" {  } { { "db/altsyncram_t8l1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_t8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8l1 altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1 " "Elaborating entity \"altsyncram_t8l1\" for hierarchy \"altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1\"" {  } { { "db/altsyncram_b4l1.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_b4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_22_1 inc_22_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr_inc22_3i39 " "Elaborating entity \"inc_22_1\" for hierarchy \"inc_22_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr_inc22_3i39\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr_inc22_3i39" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2393 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_19_0 gt_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc3_1444_gt_162 " "Elaborating entity \"gt_19_0\" for hierarchy \"gt_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc3_1444_gt_162\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc3_1444_gt_162" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2428 61 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_19_1 gt_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc_1555_gt_228 " "Elaborating entity \"gt_19_1\" for hierarchy \"gt_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc_1555_gt_228\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc_1555_gt_228" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2454 26 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_19_1 modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i " "Elaborating entity \"modgen_counter_19_1\" for hierarchy \"modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i\"" {  } { { "top_synthesis.vqm" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2538 29 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2559 53 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component " "Elaborated megafunction instantiation \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2559 53 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component " "Instantiated megafunction \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280535 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2559 53 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105280535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7kl1 " "Found entity 1: dcfifo_7kl1" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7kl1 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated " "Elaborating entity \"dcfifo_7kl1\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Elaborating entity \"a_graycounter_s96\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "rdptr_g1p" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jgc " "Found entity 1: a_graycounter_jgc" {  } { { "db/a_graycounter_jgc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_jgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jgc dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_jgc:wrptr_g1p " "Elaborating entity \"a_graycounter_jgc\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_jgc:wrptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "wrptr_g1p" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105280945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105280945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp " "Elaborating entity \"a_graycounter_igc\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp\"" {  } { { "db/dcfifo_7kl1.tdf" "wrptr_gp" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105280945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p61 " "Found entity 1: altsyncram_1p61" {  } { { "db/altsyncram_1p61.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_1p61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p61 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram " "Elaborating entity \"altsyncram_1p61\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\"" {  } { { "db/dcfifo_7kl1.tdf" "fifo_ram" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dve1 " "Found entity 1: altsyncram_dve1" {  } { { "db/altsyncram_dve1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_dve1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dve1 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12 " "Elaborating entity \"altsyncram_dve1\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\"" {  } { { "db/altsyncram_1p61.tdf" "altsyncram12" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_1p61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14 " "Elaborating entity \"decode_o37\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14\"" {  } { { "db/altsyncram_dve1.tdf" "decode14" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_dve1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8u7 " "Found entity 1: mux_8u7" {  } { { "db/mux_8u7.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_8u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8u7 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16 " "Elaborating entity \"mux_8u7\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16\"" {  } { { "db/altsyncram_dve1.tdf" "mux16" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_dve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr " "Elaborating entity \"dffpipe_ahe\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_7kl1.tdf" "rdaclr" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vdb " "Found entity 1: alt_synch_pipe_vdb" {  } { { "db/alt_synch_pipe_vdb.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/alt_synch_pipe_vdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vdb dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vdb\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\"" {  } { { "db/dcfifo_7kl1.tdf" "rs_dgwp" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe20 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe20\"" {  } { { "db/alt_synch_pipe_vdb.tdf" "dffpipe20" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/alt_synch_pipe_vdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr " "Elaborating entity \"dffpipe_9d9\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_7kl1.tdf" "wraclr" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_7kl1.tdf" "ws_dgrp" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_r16\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_7kl1.tdf" "rdempty_eq_comp1_lsb" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105281875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105281875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component\|dcfifo_7kl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_7kl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_27_1 modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt " "Elaborating entity \"modgen_counter_27_1\" for hierarchy \"modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2630 38 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_5 inc_10_5:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_332 " "Elaborating entity \"inc_10_5\" for hierarchy \"inc_10_5:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_332\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_332" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2646 72 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_11_0 inc_11_0:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_333 " "Elaborating entity \"inc_11_0\" for hierarchy \"inc_11_0:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_333\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_333" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2650 74 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_6 inc_10_6:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1_inc10_20i2 " "Elaborating entity \"inc_10_6\" for hierarchy \"inc_10_6:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1_inc10_20i2\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1_inc10_20i2" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2687 18 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_13_0 ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem " "Elaborating entity \"ram_dq_13_0\" for hierarchy \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2754 45 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154 " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\"" {  } { { "top_synthesis.vqm" "ix35369z18154" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39577 38 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154 " "Elaborated megafunction instantiation \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39577 38 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154 " "Instantiated megafunction \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 300 " "Parameter \"numwords_b\" = \"300\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 300 " "Parameter \"numwords_a\" = \"300\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105281995 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39577 38 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105281995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alj2 " "Found entity 1: altsyncram_alj2" {  } { { "db/altsyncram_alj2.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_alj2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_alj2 ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\|altsyncram_alj2:auto_generated " "Elaborating entity \"altsyncram_alj2\" for hierarchy \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\|altsyncram_alj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jkn1 " "Found entity 1: altsyncram_jkn1" {  } { { "db/altsyncram_jkn1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_jkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jkn1 ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\|altsyncram_alj2:auto_generated\|altsyncram_jkn1:altsyncram1 " "Elaborating entity \"altsyncram_jkn1\" for hierarchy \"ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem\|altsyncram:ix35369z18154\|altsyncram_alj2:auto_generated\|altsyncram_jkn1:altsyncram1\"" {  } { { "db/altsyncram_alj2.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_alj2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_7 inc_10_7:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_modgen_inc_404 " "Elaborating entity \"inc_10_7\" for hierarchy \"inc_10_7:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_modgen_inc_404\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_modgen_inc_404" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2779 18 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_3 ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem " "Elaborating entity \"ram_dq_8_3\" for hierarchy \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2855 20 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759 " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\"" {  } { { "top_synthesis.vqm" "ix9899z51759" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39429 47 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759 " "Elaborated megafunction instantiation \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39429 47 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759 " "Instantiated megafunction \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282285 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39429 47 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105282285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glj2 " "Found entity 1: altsyncram_glj2" {  } { { "db/altsyncram_glj2.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_glj2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glj2 ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\|altsyncram_glj2:auto_generated " "Elaborating entity \"altsyncram_glj2\" for hierarchy \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\|altsyncram_glj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkn1 " "Found entity 1: altsyncram_pkn1" {  } { { "db/altsyncram_pkn1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_pkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkn1 ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\|altsyncram_glj2:auto_generated\|altsyncram_pkn1:altsyncram1 " "Elaborating entity \"altsyncram_pkn1\" for hierarchy \"ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem\|altsyncram:ix9899z51759\|altsyncram_glj2:auto_generated\|altsyncram_pkn1:altsyncram1\"" {  } { { "db/altsyncram_glj2.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_glj2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_8 inc_10_8:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_modgen_inc_404 " "Elaborating entity \"inc_10_8\" for hierarchy \"inc_10_8:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_modgen_inc_404\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_modgen_inc_404" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2880 18 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_4 ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem " "Elaborating entity \"ram_dq_8_4\" for hierarchy \"ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2956 20 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_9_0 inc_9_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_modgen_inc_371 " "Elaborating entity \"inc_9_0\" for hierarchy \"inc_9_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_modgen_inc_371\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_modgen_inc_371" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 2979 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_24_0 ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem " "Elaborating entity \"ram_dq_24_0\" for hierarchy \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3113 21 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324 " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\"" {  } { { "top_synthesis.vqm" "ix46338z44324" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39145 38 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324 " "Elaborated megafunction instantiation \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\"" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39145 38 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324 " "Instantiated megafunction \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 400 " "Parameter \"numwords_b\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282615 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 39145 38 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436105282615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elj2 " "Found entity 1: altsyncram_elj2" {  } { { "db/altsyncram_elj2.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_elj2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elj2 ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\|altsyncram_elj2:auto_generated " "Elaborating entity \"altsyncram_elj2\" for hierarchy \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\|altsyncram_elj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkn1 " "Found entity 1: altsyncram_nkn1" {  } { { "db/altsyncram_nkn1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_nkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105282815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105282815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkn1 ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\|altsyncram_elj2:auto_generated\|altsyncram_nkn1:altsyncram1 " "Elaborating entity \"altsyncram_nkn1\" for hierarchy \"ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem\|altsyncram:ix46338z44324\|altsyncram_elj2:auto_generated\|altsyncram_nkn1:altsyncram1\"" {  } { { "db/altsyncram_elj2.tdf" "altsyncram1" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_elj2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_5_0 inc_5_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_rtlc_1394_inc_392 " "Elaborating entity \"inc_5_0\" for hierarchy \"inc_5_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_rtlc_1394_inc_392\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_rtlc_1394_inc_392" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3134 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_26_0 modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count " "Elaborating entity \"modgen_counter_26_0\" for hierarchy \"modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3191 50 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_26_1 modgen_counter_26_1:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_left_debouncer_inst_modgen_counter_int_count " "Elaborating entity \"modgen_counter_26_1\" for hierarchy \"modgen_counter_26_1:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_left_debouncer_inst_modgen_counter_int_count\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_left_debouncer_inst_modgen_counter_int_count" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3248 50 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_26_2 modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count " "Elaborating entity \"modgen_counter_26_2\" for hierarchy \"modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3305 50 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_26_3 modgen_counter_26_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_down_debouncer_inst_modgen_counter_int_count " "Elaborating entity \"modgen_counter_26_3\" for hierarchy \"modgen_counter_26_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_down_debouncer_inst_modgen_counter_int_count\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_down_debouncer_inst_modgen_counter_int_count" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3362 50 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_32_0 inc_32_0:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_rtlc6_959_inc_273 " "Elaborating entity \"inc_32_0\" for hierarchy \"inc_32_0:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_rtlc6_959_inc_273\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_rtlc6_959_inc_273" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3396 70 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10_9 inc_10_9:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_adr_internal_inc10_6i2 " "Elaborating entity \"inc_10_9\" for hierarchy \"inc_10_9:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_adr_internal_inc10_6i2\"" {  } { { "top_synthesis.vqm" "mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_adr_internal_inc10_6i2" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 3418 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436105282865 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk global_nets_inst_clk_blk_inst_pll_inst_altpll_component 3 6 " "Port \"clk\" on the entity instantiation of \"global_nets_inst_clk_blk_inst_pll_inst_altpll_component\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "top_synthesis.vqm" "global_nets_inst_clk_blk_inst_pll_inst_altpll_component" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1673 16 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1436105283325 "|top_synthesis|altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_q8p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_q8p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_q8p " "Found entity 1: sld_ela_trigger_q8p" {  } { { "db/sld_ela_trigger_q8p.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/sld_ela_trigger_q8p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105284005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105284005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_top_synthesis_auto_signaltap_0_1_4332.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_top_synthesis_auto_signaltap_0_1_4332.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_top_synthesis_auto_signaltap_0_1_4332 " "Found entity 1: sld_reserved_top_synthesis_auto_signaltap_0_1_4332" {  } { { "db/sld_reserved_top_synthesis_auto_signaltap_0_1_4332.v" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/sld_reserved_top_synthesis_auto_signaltap_0_1_4332.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105284085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105284085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm14 " "Found entity 1: altsyncram_mm14" {  } { { "db/altsyncram_mm14.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_mm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105284635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105284635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105284955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105284955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ai " "Found entity 1: cntr_8ai" {  } { { "db/cntr_8ai.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_8ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105285915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105285915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436105286025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436105286025 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105286194 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1436105286784 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1436105286784 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1436105286784 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1436105286784 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1436105286784 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1436105287334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1436105287904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1436105287904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1436105287904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:07 2015 " "Processing started: Sun Jul 05 17:08:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1436105287904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1436105287904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1436105287904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:07 2015 " "Processing started: Sun Jul 05 17:08:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1436105287904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1436105287904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub top_synthesis -c top_synthesis " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1436105287904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 top_synthesis -c top_synthesis " "Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1436105287904 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1436105288914 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1436105288944 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1436105288954 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1436105288984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1436105289004 "|top_synthesis|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1436105289004 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 1 1436105289014 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 1 1436105289014 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 1 1436105289114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1436105289234 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1436105289234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1436105289234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1436105289234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1436105289314 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1436105289314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Implemented 356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1436105289314 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 1 1436105289314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1436105289314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1436105289344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:09 2015 " "Processing ended: Sun Jul 05 17:08:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1436105289344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1436105289344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1436105289344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1436105289344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1436105289434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:09 2015 " "Processing ended: Sun Jul 05 17:08:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1436105289434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1436105289434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1436105289434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1436105289434 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1436105290074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105290854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:10 2015 " "Processing ended: Sun Jul 05 17:08:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105290854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105290854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105290854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436105290854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436105292995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105292995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:12 2015 " "Processing started: Sun Jul 05 17:08:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105292995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436105292995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436105292995 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1436105294305 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1436105294305 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105294305 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105294751 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105294851 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1436105294981 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1436105294981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436105295161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436105295161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5297 " "Implemented 5297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436105295604 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436105295604 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1436105295604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5033 " "Implemented 5033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436105295604 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1436105295604 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1436105295604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436105295604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105296004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:16 2015 " "Processing ended: Sun Jul 05 17:08:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105296004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105296004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105296004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436105296004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436105298606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105298616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:17 2015 " "Processing started: Sun Jul 05 17:08:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105298616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1436105298616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1436105298616 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1436105298736 ""}
{ "Info" "0" "" "Project  = top_synthesis" {  } {  } 0 0 "Project  = top_synthesis" 0 0 "Fitter" 0 0 1436105298736 ""}
{ "Info" "0" "" "Revision = top_synthesis" {  } {  } 0 0 "Revision = top_synthesis" 0 0 "Fitter" 0 0 1436105298736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1436105299877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_synthesis EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"top_synthesis\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1436105300187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436105300227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436105300227 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk0 8 3 0 0 " "Implementing clock multiplication of 8, clock division of 3, and phase shift of 0 degrees (0 ps) for altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1436105300267 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2585 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1436105300267 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk2 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2586 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1436105300267 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1436105300267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1436105300357 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1436105300917 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1436105300917 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1436105300917 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19628 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436105300927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19629 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436105300927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19630 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436105300927 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1436105300927 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1436105300937 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7kl1 " "Entity dcfifo_7kl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301627 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105301627 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301627 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301627 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105301627 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1436105301627 ""}
{ "Info" "ISTA_SDC_FOUND" "../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc " "Reading SDC File: '../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1436105301657 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301657 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301657 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301657 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1436105301657 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1436105301657 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vsync_dup_0 " "Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1436105301677 "|top_synthesis|vsync_dup_0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1436105301707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     fpga_clk " "  20.000     fpga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.500 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " "   7.500 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " "  10.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " "  25.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436105301707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1436105301707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 23811 78 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18506 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vsync_dup_0  " "Automatically promoted node vsync_dup_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix29846z52928 " "Destination node ix29846z52928" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 32529 81 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx29846z6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 13046 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix29846z52923 " "Destination node ix29846z52923" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 29281 61 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx29846z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 11488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix10811z52923 " "Destination node ix10811z52923" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 32526 63 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx10811z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 13043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix51203z52923 " "Destination node ix51203z52923" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 29278 29 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx51203z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 11485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top_inst_disp_ctrl_inst_pixel_mng_inst_reg_vsync_d1 " "Destination node mds_top_inst_disp_ctrl_inst_pixel_mng_inst_reg_vsync_d1" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 18458 28 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 7568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix42725z52937 " "Destination node ix42725z52937" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 25010 50 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx42725z15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 9541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 17186 66 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsync_dup_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 7310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_100  " "Automatically promoted node rst_100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix1397z52924 " "Destination node ix1397z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 32679 30 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_disp_ctrl_inst_dc_fifo_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 15577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 23642 28 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 9130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_133  " "Automatically promoted node rst_133 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix8921z52924 " "Destination node ix8921z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36462 70 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx8921z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix65007z52924 " "Destination node ix65007z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36453 29 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_sdr_ctrl_current_state_3_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix4933z52924 " "Destination node ix4933z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 28298 64 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx4933z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 10990 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix7924z52924 " "Destination node ix7924z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 28283 64 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx7924z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 10981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix8921z52925 " "Destination node ix8921z52925" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 28278 64 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx8921z2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 10978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix9943z52925 " "Destination node ix9943z52925" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36458 70 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_sdr_ctrl_current_init_state_2_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix9943z52926 " "Destination node ix9943z52926" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36442 70 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_sdr_ctrl_current_init_state_6_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix27914z52924 " "Destination node ix27914z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36437 65 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nx27914z2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix56572z52924 " "Destination node ix56572z52924" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36281 70 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_sdr_ctrl_current_init_state_4_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix27914z52925 " "Destination node ix27914z52925" {  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 36276 29 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top_inst_sdr_ctrl_current_state_1_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 14644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 23656 28 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_133 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 9134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_40  " "Automatically promoted node rst_40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 23628 28 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 9126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18961 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302047 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18822 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 19342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302057 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18621 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18725 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18823 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436105302057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436105302057 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 0 { 0 ""} 0 18530 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436105302057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1436105302617 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1436105302627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1436105302627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436105302637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436105302657 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1436105302667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1436105302667 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1436105302667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1436105302937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1436105302947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1436105302947 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll clk\[2\] clk_vesa_out_obuf " "PLL \"altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\" output port clk\[2\] feeds output pin \"clk_vesa_out_obuf\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 1673 0 0 } } { "top_synthesis.vqm" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1436105303069 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436105303129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1436105304251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436105305761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1436105305801 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1436105313618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436105313618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1436105314358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1436105317410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1436105317410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436105319284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1436105319284 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1436105319284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.91 " "Total time spent on timing analysis during the Fitter is 4.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1436105319444 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436105319454 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "139 " "Found 139 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_sdram_out 0 " "Pin \"clk_sdram_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_vesa_out 0 " "Pin \"clk_vesa_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[0\] 0 " "Pin \"r_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[1\] 0 " "Pin \"r_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[2\] 0 " "Pin \"r_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[3\] 0 " "Pin \"r_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[4\] 0 " "Pin \"r_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[5\] 0 " "Pin \"r_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[6\] 0 " "Pin \"r_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[7\] 0 " "Pin \"r_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[8\] 0 " "Pin \"r_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[9\] 0 " "Pin \"r_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[0\] 0 " "Pin \"g_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[1\] 0 " "Pin \"g_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[2\] 0 " "Pin \"g_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[3\] 0 " "Pin \"g_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[4\] 0 " "Pin \"g_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[5\] 0 " "Pin \"g_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[6\] 0 " "Pin \"g_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[7\] 0 " "Pin \"g_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[8\] 0 " "Pin \"g_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[9\] 0 " "Pin \"g_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[0\] 0 " "Pin \"b_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[1\] 0 " "Pin \"b_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[2\] 0 " "Pin \"b_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[3\] 0 " "Pin \"b_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[4\] 0 " "Pin \"b_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[5\] 0 " "Pin \"b_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[6\] 0 " "Pin \"b_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[7\] 0 " "Pin \"b_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[8\] 0 " "Pin \"b_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[9\] 0 " "Pin \"b_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_active 0 " "Pin \"dbg_sdram_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_wr_bank_val 0 " "Pin \"dbg_wr_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rd_bank_val 0 " "Pin \"dbg_rd_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_wr_bank 0 " "Pin \"dbg_actual_wr_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_rd_bank 0 " "Pin \"dbg_actual_rd_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "programming_indication_led 0 " "Pin \"programming_indication_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[0\] 0 " "Pin \"lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[1\] 0 " "Pin \"lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[2\] 0 " "Pin \"lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[3\] 0 " "Pin \"lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[4\] 0 " "Pin \"lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[5\] 0 " "Pin \"lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[6\] 0 " "Pin \"lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[0\] 0 " "Pin \"msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[1\] 0 " "Pin \"msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[2\] 0 " "Pin \"msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[3\] 0 " "Pin \"msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[4\] 0 " "Pin \"msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[5\] 0 " "Pin \"msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[6\] 0 " "Pin \"msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[0\] 0 " "Pin \"lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[1\] 0 " "Pin \"lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[2\] 0 " "Pin \"lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[3\] 0 " "Pin \"lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[4\] 0 " "Pin \"lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[5\] 0 " "Pin \"lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[6\] 0 " "Pin \"lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[0\] 0 " "Pin \"msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[1\] 0 " "Pin \"msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[2\] 0 " "Pin \"msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[3\] 0 " "Pin \"msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[4\] 0 " "Pin \"msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[5\] 0 " "Pin \"msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[6\] 0 " "Pin \"msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[0\] 0 " "Pin \"lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[1\] 0 " "Pin \"lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[2\] 0 " "Pin \"lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[3\] 0 " "Pin \"lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[4\] 0 " "Pin \"lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[5\] 0 " "Pin \"lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[6\] 0 " "Pin \"lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[0\] 0 " "Pin \"msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[1\] 0 " "Pin \"msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[2\] 0 " "Pin \"msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[3\] 0 " "Pin \"msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[4\] 0 " "Pin \"msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[5\] 0 " "Pin \"msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[6\] 0 " "Pin \"msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[0\] 0 " "Pin \"lsb_version\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[1\] 0 " "Pin \"lsb_version\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[2\] 0 " "Pin \"lsb_version\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[3\] 0 " "Pin \"lsb_version\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[4\] 0 " "Pin \"lsb_version\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[5\] 0 " "Pin \"lsb_version\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[6\] 0 " "Pin \"lsb_version\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[0\] 0 " "Pin \"msb_version\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[1\] 0 " "Pin \"msb_version\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[2\] 0 " "Pin \"msb_version\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[3\] 0 " "Pin \"msb_version\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[4\] 0 " "Pin \"msb_version\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[5\] 0 " "Pin \"msb_version\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[6\] 0 " "Pin \"msb_version\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1436105319564 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1436105319564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436105319994 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436105320324 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436105320854 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436105321374 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1436105321444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.fit.smsg " "Generated suppressed messages file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1436105322114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105324044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:44 2015 " "Processing ended: Sun Jul 05 17:08:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105324044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105324044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105324044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1436105324044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1436105327033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105327033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:46 2015 " "Processing started: Sun Jul 05 17:08:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105327033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1436105327033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1436105327033 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1436105329564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1436105329624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105330734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:50 2015 " "Processing ended: Sun Jul 05 17:08:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105330734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105330734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105330734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1436105330734 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1436105331544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1436105333254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105333254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:08:51 2015 " "Processing started: Sun Jul 05 17:08:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105333254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436105333254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_synthesis -c top_synthesis " "Command: quartus_sta top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436105333254 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1436105333374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436105334554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436105334594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436105334594 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7kl1 " "Entity dcfifo_7kl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105335104 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105335104 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1436105335104 ""}
{ "Info" "ISTA_SDC_FOUND" "../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc " "Reading SDC File: '../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1436105335124 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335134 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335134 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1436105335134 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vsync_dup_0 " "Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1436105335154 "|top_synthesis|vsync_dup_0"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1436105335184 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1436105335234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1436105335344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.175 " "Worst-case setup slack is -1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175        -6.418 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "   -1.175        -6.418 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.153         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.260         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    3.260         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.513         0.000 fpga_clk  " "   15.513         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105335354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 fpga_clk  " "    0.391         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105335394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.152 " "Worst-case recovery slack is -1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152        -2.304 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "   -1.152        -2.304 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.749        -0.749 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "   -0.749        -0.749 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.896         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.360         0.000 fpga_clk  " "   17.360         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105335414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.032 " "Worst-case removal slack is 1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    1.032         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    1.040         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.147         0.000 fpga_clk  " "    2.147         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.995         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    2.995         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105335444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 fpga_clk  " "    7.620         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105335454 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1436105336144 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1436105336144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vsync_dup_0 " "Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1436105336320 "|top_synthesis|vsync_dup_0"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.925 " "Worst-case setup slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.925         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.862         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    1.862         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.183         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    4.183         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.540         0.000 fpga_clk  " "   17.540         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105336370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 fpga_clk  " "    0.215         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105336410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.190 " "Worst-case recovery slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.190         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.691         0.000 fpga_clk  " "   18.691         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105336430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100         0.000 fpga_clk  " "    1.100         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.773         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105336450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 fpga_clk  " "    7.620         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105336460 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1436105337190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436105337310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436105337310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105338040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:08:58 2015 " "Processing ended: Sun Jul 05 17:08:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105338040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105338040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105338040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436105338040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436105342101 ""}
