

================================================================
== Vivado HLS Report for 'V_read_entry201214'
================================================================
* Date:           Thu Jan  9 23:44:21 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 6.00ns
ST_1: StgValue_2 (14)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_3 (15)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_4 (16)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_5 (17)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (18)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (19)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (20)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (21)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (22)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (23)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (24)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_13 (25)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_14 (26)  [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_15 (27)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_16 (28)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_17 (29)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (30)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (31)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_20 (32)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i27* %scalar_simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_21 (33)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i27* %scalar_simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_read_5 (34)  [1/1] 0.00ns
entry:20  %p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: scalar_simConfig_BLO (35)  [1/1] 3.00ns
entry:21  %scalar_simConfig_BLO = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %scalar_simConfig_BLOCK_NUMBERS_V)

ST_1: scalar_simConfig_row (36)  [1/1] 3.00ns
entry:22  %scalar_simConfig_row = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %scalar_simConfig_rowsToSimulate_V)

ST_1: StgValue_25 (37)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_26 (38)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_27 (39)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_28 (40)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_29 (41)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_30 (42)  [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_31 (43)  [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_32 (44)  [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_33 (45)  [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_34 (46)  [1/1] 3.00ns
entry:32  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %scalar_simConfig_BLO)

ST_1: StgValue_35 (47)  [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_36 (48)  [1/1] 3.00ns
entry:34  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %scalar_simConfig_row)

ST_1: simConfig_rowBegin_V_3 (49)  [1/1] 3.00ns
entry:35  %simConfig_rowBegin_V_3 = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowBegin_V)

ST_1: StgValue_38 (50)  [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_39 (51)  [1/1] 3.00ns
entry:37  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowBegin_V_channel_i, i27 %simConfig_rowBegin_V_3)

ST_1: simConfig_rowEnd_V_r (52)  [1/1] 3.00ns
entry:38  %simConfig_rowEnd_V_r = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowEnd_V)

ST_1: StgValue_41 (53)  [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_42 (54)  [1/1] 3.00ns
entry:40  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowEnd_V_channel_i, i27 %simConfig_rowEnd_V_r)

ST_1: StgValue_43 (55)  [1/1] 0.00ns
entry:41  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_44 (56)  [1/1] 3.00ns
entry:42  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_channel_i, i27 %scalar_simConfig_row)

ST_1: StgValue_45 (57)  [1/1] 0.00ns
entry:43  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_46 (58)  [1/1] 3.00ns
entry:44  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_channel_i, i27 %scalar_simConfig_BLO)

ST_1: StgValue_47 (59)  [1/1] 0.00ns
entry:45  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_channel1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_48 (60)  [1/1] 3.00ns
entry:46  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_channel1_i, i27 %scalar_simConfig_BLO)

ST_1: StgValue_49 (61)  [1/1] 0.00ns
entry:47  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_50 (62)  [1/1] 3.00ns
entry:48  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %V_SIZE_channel_i, i32 %p_read_5)

ST_1: StgValue_51 (63)  [1/1] 0.00ns
entry:49  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scalar_simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ scalar_simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowBegin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_rowBegin_V_channel_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V_channel_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_channel_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_channel_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_channel1_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_SIZE_channel_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2             (specinterface) [ 00]
StgValue_3             (specinterface) [ 00]
StgValue_4             (specinterface) [ 00]
StgValue_5             (specinterface) [ 00]
StgValue_6             (specinterface) [ 00]
StgValue_7             (specinterface) [ 00]
StgValue_8             (specinterface) [ 00]
StgValue_9             (specinterface) [ 00]
StgValue_10            (specinterface) [ 00]
StgValue_11            (specinterface) [ 00]
StgValue_12            (specinterface) [ 00]
StgValue_13            (specinterface) [ 00]
StgValue_14            (specinterface) [ 00]
StgValue_15            (specinterface) [ 00]
StgValue_16            (specinterface) [ 00]
StgValue_17            (specinterface) [ 00]
StgValue_18            (specinterface) [ 00]
StgValue_19            (specinterface) [ 00]
StgValue_20            (specinterface) [ 00]
StgValue_21            (specinterface) [ 00]
p_read_5               (read         ) [ 00]
scalar_simConfig_BLO   (read         ) [ 00]
scalar_simConfig_row   (read         ) [ 00]
StgValue_25            (specinterface) [ 00]
StgValue_26            (specinterface) [ 00]
StgValue_27            (specinterface) [ 00]
StgValue_28            (specinterface) [ 00]
StgValue_29            (specinterface) [ 00]
StgValue_30            (specinterface) [ 00]
StgValue_31            (specinterface) [ 00]
StgValue_32            (specinterface) [ 00]
StgValue_33            (specinterface) [ 00]
StgValue_34            (write        ) [ 00]
StgValue_35            (specinterface) [ 00]
StgValue_36            (write        ) [ 00]
simConfig_rowBegin_V_3 (read         ) [ 00]
StgValue_38            (specinterface) [ 00]
StgValue_39            (write        ) [ 00]
simConfig_rowEnd_V_r   (read         ) [ 00]
StgValue_41            (specinterface) [ 00]
StgValue_42            (write        ) [ 00]
StgValue_43            (specinterface) [ 00]
StgValue_44            (write        ) [ 00]
StgValue_45            (specinterface) [ 00]
StgValue_46            (write        ) [ 00]
StgValue_47            (specinterface) [ 00]
StgValue_48            (write        ) [ 00]
StgValue_49            (specinterface) [ 00]
StgValue_50            (write        ) [ 00]
StgValue_51            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scalar_simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scalar_simConfig_rowsToSimulate_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="simConfig_rowBegin_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simConfig_rowEnd_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="simConfig_rowBegin_V_channel_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V_channel_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="simConfig_rowEnd_V_channel_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V_channel_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="simConfig_rowsToSimulate_V_channel_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_channel_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="simConfig_BLOCK_NUMBERS_V_channel_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_channel_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="simConfig_BLOCK_NUMBERS_V_channel1_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_channel1_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_SIZE_channel_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE_channel_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_5_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="scalar_simConfig_BLO_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="27" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_simConfig_BLO/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="scalar_simConfig_row_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="27" slack="0"/>
<pin id="60" dir="0" index="1" bw="27" slack="0"/>
<pin id="61" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_simConfig_row/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_34_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="27" slack="0"/>
<pin id="67" dir="0" index="2" bw="27" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_36_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="27" slack="0"/>
<pin id="75" dir="0" index="2" bw="27" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="simConfig_rowBegin_V_3_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="27" slack="0"/>
<pin id="82" dir="0" index="1" bw="27" slack="0"/>
<pin id="83" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowBegin_V_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_39_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="27" slack="0"/>
<pin id="89" dir="0" index="2" bw="27" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="simConfig_rowEnd_V_r_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="27" slack="0"/>
<pin id="96" dir="0" index="1" bw="27" slack="0"/>
<pin id="97" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowEnd_V_r/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_42_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="27" slack="0"/>
<pin id="103" dir="0" index="2" bw="27" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_44_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="27" slack="0"/>
<pin id="111" dir="0" index="2" bw="27" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_46_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="0" index="2" bw="27" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_48_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="0" index="2" bw="27" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_50_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="52" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="58" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="52" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="52" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="46" pin="2"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_rowBegin_V_channel_i | {1 }
	Port: simConfig_rowEnd_V_channel_i | {1 }
	Port: simConfig_rowsToSimulate_V_channel_i | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_channel_i | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_channel1_i | {1 }
	Port: V_SIZE_channel_i | {1 }
 - Input state : 
	Port: V_read.entry201214 : scalar_simConfig_BLOCK_NUMBERS_V | {1 }
	Port: V_read.entry201214 : scalar_simConfig_rowsToSimulate_V | {1 }
	Port: V_read.entry201214 : simConfig_rowBegin_V | {1 }
	Port: V_read.entry201214 : simConfig_rowEnd_V | {1 }
	Port: V_read.entry201214 : p_read | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          |        p_read_5_read_fu_46        |
|          |  scalar_simConfig_BLO_read_fu_52  |
|   read   |  scalar_simConfig_row_read_fu_58  |
|          | simConfig_rowBegin_V_3_read_fu_80 |
|          |  simConfig_rowEnd_V_r_read_fu_94  |
|----------|-----------------------------------|
|          |      StgValue_34_write_fu_64      |
|          |      StgValue_36_write_fu_72      |
|          |      StgValue_39_write_fu_86      |
|   write  |      StgValue_42_write_fu_100     |
|          |      StgValue_44_write_fu_108     |
|          |      StgValue_46_write_fu_116     |
|          |      StgValue_48_write_fu_124     |
|          |      StgValue_50_write_fu_132     |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
