# MEMORY_TILE_MODULE / STREAM_SWITCH/MISC
# 9 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

Stream_Switch_Master_Config_Tile_Ctrl @ 0x00000B0018 [32 rw] "Stream Switch Master Configuration AI Engine Tile Ctrl"
  31      Master_Enable                rw  "1=enable the master port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for master port"
  7       Drop_Header                  rw  "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
  6:0     Configuration                rw  "circuit: [4:0]=slave port; packet: [2:0]=arbiter, [6:3]=msel_enable"

Stream_Switch_Slave_Config_Tile_Ctrl @ 0x00000B0118 [32 rw] "Stream Switch Slave Configuration Tile Ctrl"
  31      Slave_Enable                 rw  "1=enable the slave port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for slave port"

Stream_Switch_Slave_Config_Trace @ 0x00000B0144 [32 rw] "Stream Switch Slave Configuration Trace"
  31      Slave_Enable                 rw  "1=enable the slave port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for slave port"

Stream_Switch_Deterministic_Merge_arb0_ctrl @ 0x00000B0808 [32 rw] "Stream Switch Deterministic Merge Arbiter:0 Control"
  0       Enable                       rw  "Enable deterministic merge"

Stream_Switch_Deterministic_Merge_arb1_ctrl @ 0x00000B0818 [32 rw] "Stream Switch Deterministic Merge Arbiter:1 Control"
  0       Enable                       rw  "Enable deterministic merge"

Stream_Switch_Event_Port_Selection_0 @ 0x00000B0F00 [32 rw] "Select Stream Switch Ports for event generation"
  29      Port_3_Master_Slave          rw  "Select master or slave for port 3 event generation, 1=master"
  28:24   Port_3_ID                    rw  "Select port ID for port 3 event generation"
  21      Port_2_Master_Slave          rw  "Select master or slave for port 2 event generation, 1=master"
  20:16   Port_2_ID                    rw  "Select port ID for port 2 event generation"
  13      Port_1_Master_Slave          rw  "Select master or slave for port 1 event generation, 1=master"
  12:8    Port_1_ID                    rw  "Select port ID for port 1 event generation"
  5       Port_0_Master_Slave          rw  "Select master or slave for port 0 event generation, 1=master"
  4:0     Port_0_ID                    rw  "Select port ID for port 0 event generation"

Stream_Switch_Event_Port_Selection_1 @ 0x00000B0F04 [32 rw] "Select Stream Switch Ports for event generation"
  29      Port_7_Master_Slave          rw  "Select master or slave for port 7 event generation, 1=master"
  28:24   Port_7_ID                    rw  "Select port ID for port 7 event generation"
  21      Port_6_Master_Slave          rw  "Select master or slave for port 6 event generation, 1=master"
  20:16   Port_6_ID                    rw  "Select port ID for port 6 event generation"
  13      Port_5_Master_Slave          rw  "Select master or slave for port 5 event generation, 1=master"
  12:8    Port_5_ID                    rw  "Select port ID for port 5 event generation"
  5       Port_4_Master_Slave          rw  "Select master or slave for port 4 event generation, 1=master"
  4:0     Port_4_ID                    rw  "Select port ID for port 4 event generation"

Stream_Switch_Parity_Status @ 0x00000B0F10 [32 wtc] "Status bits for Parity errors on stream switch ports (error on lower OR upper 32-bit word)"
  6       Tile_Control                 wtc  "Latching status bit for parity error on port"
  5       DMA_5                        wtc  "Latching status bit for parity error on port"
  4       DMA_4                        wtc  "Latching status bit for parity error on port"
  3       DMA_3                        wtc  "Latching status bit for parity error on port"
  2       DMA_2                        wtc  "Latching status bit for parity error on port"
  1       DMA_1                        wtc  "Latching status bit for parity error on port"
  0       DMA_0                        wtc  "Latching status bit for parity error on port"

Stream_Switch_Parity_Injection @ 0x00000B0F20 [32 rw] "Injection of Parity errors on stream switch ports (privileged)"
  23      Mem_trace_upper              rw  "Enable parity error injection on upper 32-bit word"
  22      Tile_Control_upper           rw  "Enable parity error injection on upper 32-bit word"
  21      DMA_5_upper                  rw  "Enable parity error injection on upper 32-bit word"
  20      DMA_4_upper                  rw  "Enable parity error injection on upper 32-bit word"
  19      DMA_3_upper                  rw  "Enable parity error injection on upper 32-bit word"
  18      DMA_2_upper                  rw  "Enable parity error injection on upper 32-bit word"
  17      DMA_1_upper                  rw  "Enable parity error injection on upper 32-bit word"
  16      DMA_0_upper                  rw  "Enable parity error injection on upper 32-bit word"
  7       Mem_trace_lower              rw  "Enable parity error injection on lower 32-bit word"
  6       Tile_Control_lower           rw  "Enable parity error injection on lower 32-bit word"
  5       DMA_5_lower                  rw  "Enable parity error injection on lower 32-bit word"
  4       DMA_4_lower                  rw  "Enable parity error injection on lower 32-bit word"
  3       DMA_3_lower                  rw  "Enable parity error injection on lower 32-bit word"
  2       DMA_2_lower                  rw  "Enable parity error injection on lower 32-bit word"
  1       DMA_1_lower                  rw  "Enable parity error injection on lower 32-bit word"
  0       DMA_0_lower                  rw  "Enable parity error injection on lower 32-bit word"
