block/ADC4:
  description: ADC register block.
  items:
  - name: ISR
    description: ADC interrupt and status register.
    byte_offset: 0
    fieldset: ISR
  - name: IER
    description: ADC interrupt enable register.
    byte_offset: 4
    fieldset: IER
  - name: CR
    description: ADC control register.
    byte_offset: 8
    fieldset: CR
  - name: CFGR1
    description: ADC configuration register 1.
    byte_offset: 12
    fieldset: CFGR1
  - name: CFGR2
    description: ADC configuration register 2.
    byte_offset: 16
    fieldset: CFGR2
  - name: SMPR
    description: ADC sampling time register.
    byte_offset: 20
    fieldset: SMPR
  - name: AWD1TR
    description: ADC watchdog threshold register.
    byte_offset: 32
    fieldset: AWD1TR
  - name: AWD2TR
    description: ADC watchdog threshold register.
    byte_offset: 36
    fieldset: AWD2TR
  - name: CHSELR
    description: ADC channel selection register [alternate].
    byte_offset: 40
    fieldset: CHSELR
  - name: CHSELR_ALTERNATE
    description: ADC channel selection register [alternate].
    byte_offset: 40
    fieldset: CHSELR_ALTERNATE
  - name: AWD3TR
    description: ADC watchdog threshold register.
    byte_offset: 44
    fieldset: AWD3TR
  - name: DR
    description: ADC data register.
    byte_offset: 64
    access: Read
    fieldset: DR
  - name: PWR
    description: ADC data register.
    byte_offset: 68
    fieldset: PWR
  - name: AWD2CR
    description: ADC Analog Watchdog 2 Configuration register.
    byte_offset: 160
    fieldset: AWD2CR
  - name: AWD3CR
    description: ADC Analog Watchdog 3 Configuration register.
    byte_offset: 164
    fieldset: AWD3CR
  - name: CALFACT
    description: ADC Calibration factor.
    byte_offset: 196
    fieldset: CALFACT
  - name: CCR
    description: ADC common configuration register.
    byte_offset: 776
    fieldset: CCR
fieldset/AWD1TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT1
    description: 'Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 0
    bit_size: 12
  - name: HT1
    description: 'Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 16
    bit_size: 12
fieldset/AWD2CR:
  description: ADC Analog Watchdog 2 Configuration register.
  fields:
  - name: AWD2CH
    description: 'Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
    array:
      len: 14
      stride: 1
fieldset/AWD2TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT2
    description: 'Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 0
    bit_size: 12
  - name: HT2
    description: 'Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 16
    bit_size: 12
fieldset/AWD3CR:
  description: ADC Analog Watchdog 3 Configuration register.
  fields:
  - name: AWD3CH
    description: 'Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
    array: 
      len: 14
      stride: 1
fieldset/AWD3TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT3
    description: 'Analog watchdog 3lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 0
    bit_size: 12
  - name: HT3
    description: 'Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 16
    bit_size: 12
fieldset/CALFACT:
  description: ADC Calibration factor.
  fields:
  - name: CALFACT
    description: 'Calibration factor These bits are written by hardware or by software. Once a calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched. Just after a calibration is complete, DATA[6:0] contains the calibration factor. Note: Software can write these bits only when ADEN = 1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).'
    bit_offset: 0
    bit_size: 7
fieldset/CCR:
  description: ADC common configuration register.
  fields:
  - name: PRESC
    description: 'ADC prescaler Set and cleared by software to select the frequency of the clock to the ADC. Other: Reserved Note: Software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 18
    bit_size: 4
    enum: PRESC
  - name: VREFEN
    description: 'VsubREFINT/sub enable This bit is set and cleared by software to enable/disable the VsubREFINT/sub buffer. Note: Software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 22
    bit_size: 1
  - name: VSENSESEL
    description: 'Temperature sensor selection This bit is set and cleared by software to enable/disable the temperature sensor. Note: Software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 23
    bit_size: 1
fieldset/CFGR1:
  description: ADC configuration register 1.
  fields:
  - name: DMAEN
    description: 'Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows the automatic management of the converted data by the DMA controller. For more details, refer to Section : Managing converted data using the DMA on page 632. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: DMACFG
    description: 'Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1. For more details, refer to Section : Managing converted data using the DMA on page 632 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
    enum: DMACFG
  - name: RES
    description: 'Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 2
    enum: RES
  - name: SCANDIR
    description: 'Scan sequence direction This bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELRMOD bit is cleared to 0. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 4
    bit_size: 1
    enum: SCANDIR
  - name: ALIGN
    description: 'Data alignment This bit is set and cleared by software to select right or left alignment. Refer to Figure 78: Data alignment and resolution (oversampling disabled: OVSE = 0) on page 631 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 5
    bit_size: 1
    enum: ALIGN
  - name: EXTSEL
    description: 'External trigger selection These bits select the external event used to trigger the start of conversion (refer to table ADC interconnection in Section 20.4.2: ADC pins and internal signals for details): Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 6
    bit_size: 3
    enum: EXTSEL
  - name: EXTEN
    description: 'External trigger enable and polarity selection These bits are set and cleared by software to select the external trigger polarity and enable the trigger. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 10
    bit_size: 2
    enum: EXTEN
  - name: OVRMOD
    description: 'Overrun management mode This bit is set and cleared by software and configure the way data overruns are managed. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 1
    enum: OVRMOD
  - name: CONT
    description: 'Single / continuous conversion mode This bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and CONT = 1. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 13
    bit_size: 1
    enum: CONT
  - name: WAIT
    description: 'Wait conversion mode This bit is set and cleared by software to enable/disable wait conversion mode.sup./sup Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 14
    bit_size: 1
  - name: DISCEN
    description: 'Discontinuous mode This bit is set and cleared by software to enable/disable discontinuous mode. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and CONT = 1. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 16
    bit_size: 1
  - name: CHSELRMOD
    description: 'Mode selection of the CHSELR register This bit is set and cleared by software to control the ADC_CHSELR feature: Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 21
    bit_size: 1
    enum: CHSELRMOD
  - name: AWD1SGL
    description: 'Enable the watchdog on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 22
    bit_size: 1
    enum: AWD1SGL
  - name: AWD1EN
    description: 'Analog watchdog enable This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 23
    bit_size: 1
  - name: AWD1CH
    description: 'Analog watchdog channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... Others: Reserved The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 5
fieldset/CFGR2:
  description: ADC configuration register 2.
  fields:
  - name: OVSE
    description: 'Oversampler Enable This bit is set and cleared by software. Note: Software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: OVSR
    description: 'Oversampling ratio This bit filed defines the number of oversampling ratio. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 3
    enum: OVERSAMPLING_RATIO
  - name: OVSS
    description: 'Oversampling shift This bit is set and cleared by software. Others: Reserved Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1(which ensures that no conversion is ongoing).'
    bit_offset: 5
    bit_size: 4
    enum: OVSS
  - name: TOVS
    description: 'Triggered Oversampling This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 1
    enum: TOVS
  - name: LFTRIG
    description: 'Low frequency trigger mode enable This bit must be set by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 29
    bit_size: 1
fieldset/CHSELR:
  description: ADC channel selection register [alternate].
  fields:
  - name: CHSEL0
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
    array: 
      len: 14
      stride: 1
fieldset/CHSELR_ALTERNATE:
  description: ADC channel selection register [alternate].
  fields:
  - name: SQ
    description: '1st conversion of the sequence These bits are programmed by software with the channel number assigned to the 1st conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 4
    array:
      len: 8
      stride: 4
fieldset/CR:
  description: ADC control register.
  fields:
  - name: ADEN
    description: 'ADC enable command This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of CR registers are 0 (ADCAL = 0, ADSTP = 0, ADSTART = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: 'ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: Setting ADDIS to 1 is only effective when ADEN = 1 and ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: 'ADC start conversion command This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: In single conversion mode (CONT = 0, DISCEN = 0), when software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion Sequence (EOS) flag. In discontinuous conversion mode(CONT=0, DISCEN = 1), when the software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion (EOC) flag. In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC).'
    bit_offset: 2
    bit_size: 1
  - name: ADSTP
    description: 'ADC stop conversion command This bit is set by software to stop and discard an ongoing conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command. Note: To clear the A/D converter state, ADSTP must be set to 1 even if ADSTART is cleared to 0 after the software trigger A/D conversion. It is recommended to set ADSTP to 1 whenever the configuration needs to be modified.'
    bit_offset: 4
    bit_size: 1
  - name: ADVREGEN
    description: 'ADC voltage regulator enable This bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tsubADCVREG_SETUP/sub. It is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0. Note: The software is allowed to program this bit field only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 28
    bit_size: 1
  - name: ADCAL
    description: 'ADC calibration This bit is set by software to start the calibration of the ADC. It is cleared by hardware after calibration is complete. Note: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0, AUTOFF = 0, and ADEN = 0). Note: The software is allowed to update the calibration factor by writing CALFACT only when ADEN is set to 1 and ADSTART is cleared to 0 by writing ADSTP to 1 (ADC enabled and no conversion is ongoing).'
    bit_offset: 31
    bit_size: 1
fieldset/DR:
  description: ADC data register.
  fields:
  - name: DATA
    description: 'Converted data These bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in Figure 78: Data alignment and resolution (oversampling disabled: OVSE = 0) on page 631. Just after a calibration is complete, DATA[6:0] contains the calibration factor.'
    bit_offset: 0
    bit_size: 16
fieldset/IER:
  description: ADC interrupt enable register.
  fields:
  - name: ADRDYIE
    description: 'ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: 'End of sampling flag interrupt enable This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: 'End of conversion interrupt enable This bit is set and cleared by software to enable/disable the end of conversion interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: 'End of conversion sequence interrupt enable This bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: 'Overrun interrupt enable This bit is set and cleared by software to enable/disable the overrun interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 4
    bit_size: 1
  - name: EOCALIE
    description: 'End of calibration interrupt enable This bit is set and cleared by software to enable/disable the end of calibration interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 11
    bit_size: 1
  - name: LDORDYIE
    description: 'LDO ready interrupt enable This bit is set and cleared by software. It is used to enable/disable the LDORDY interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensure that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 1
  - name: AWDIE
    description: 'Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog interrupt. Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).'
    bit_offset: 7
    bit_size: 1
    array:
      len: 3
      stride: 1
fieldset/ISR:
  description: ADC interrupt and status register.
  fields:
  - name: ADRDY
    description: ADC ready This bit is set by hardware after the ADC has been enabled (ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: End of sampling flag This bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by writing 1 to it.
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: End of conversion flag This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register.
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: End of sequence flag This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it.
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC overrun This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it.
    bit_offset: 4
    bit_size: 1
  - name: AWD
    description: Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in TR1 and ADC_HR1 registers. It is cleared by software by writing 1 to it.
    bit_offset: 7
    bit_size: 1
    array:
      len: 3
      stride: 1
  - name: EOCAL
    description: End of calibration flag This bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it.
    bit_offset: 11
    bit_size: 1
  - name: LDORDY
    description: LDO ready This bit is set by hardware. It indicates that the ADC internal LDO output is ready. It is cleared by software by writing 1 to it.
    bit_offset: 12
    bit_size: 1
fieldset/PWR:
  description: ADC data register.
  fields:
  - name: AUTOFF
    description: 'Auto-off mode bit This bit is set and cleared by software. it is used to enable/disable the Auto-off mode. Note: The software is allowed to write this bit only when ADEN bit is cleared to 0 (this ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: DPD
    description: 'Deep-power-down mode bit This bit is set and cleared by software. It is used to enable/disable Deep-power-down mode in Autonomous mode when the ADC is not used. Note: The software is allowed to write this bit only when ADEN bit is cleared to 0 (this ensures that no conversion is ongoing). Note: Setting DPD in Auto-off mode automatically disables the LDO.'
    bit_offset: 1
    bit_size: 1
fieldset/SMPR:
  description: ADC sampling time register.
  fields:
  - name: SMP
    description: 'Sampling time selection 1 These bits are written by software to select the sampling time that applies to all channels. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 3
    array:
      len: 2
      stride: 4
    enum: SAMPLE_TIME
  - name: SMPSEL
    description: 'Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 8
    bit_size: 1
    array:
      len: 14
      stride: 1
      enum: SMPSEL
enum/ALIGN:
  bit_size: 1
  variants:
  - name: Right
    description: Right alignment.
    value: 0
  - name: Left
    description: Left alignment.
    value: 1
enum/AWD1SGL:
  bit_size: 1
  variants:
  - name: AllChannels
    description: Analog watchdog 1 enabled on all channels.
    value: 0
  - name: SingleChannel
    description: Analog watchdog 1 enabled on a single channel.
    value: 1
enum/AWD2:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software).
    value: 0
  - name: B_0x1
    description: Analog watchdog event occurred.
    value: 1
enum/AWD2IE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Analog watchdog interrupt disabled.
    value: 0
  - name: B_0x1
    description: Analog watchdog interrupt enabled.
    value: 1
enum/AWD3:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software).
    value: 0
  - name: B_0x1
    description: Analog watchdog event occurred.
    value: 1
enum/AWD3IE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Analog watchdog interrupt disabled.
    value: 0
  - name: B_0x1
    description: Analog watchdog interrupt enabled.
    value: 1
enum/CHSELRMOD:
  bit_size: 1
  variants:
  - name: EnableInput
    description: Each bit of the CHSELR register enables an input.
    value: 0
  - name: SequenceEightChannels
    description: CHSELR register is able to sequence up to 8 channels.
    value: 1
enum/CONT:
  bit_size: 1
  variants:
  - name: Single
    description: Single conversion mode.
    value: 0
  - name: Continuous
    description: Continuous conversion mode.
    value: 1
enum/DMACFG:
  bit_size: 1
  variants:
  - name: OneShot
    description: DMA One Shot mode selected.
    value: 0
  - name: Circular
    description: DMA Circular mode selected.
    value: 1
enum/EXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Trigger detection disabled
    value: 0
  - name: RisingEdge
    description: Trigger detection on the rising edge
    value: 1
  - name: FallingEdge
    description: Trigger detection on the falling edge
    value: 2
  - name: BothEdges
    description: Trigger detection on both the rising and falling edges
    value: 3
enum/EXTSEL:
  bit_size: 3
  variants:
  - name: Trg0
    description: adc_trg0.
    value: 0
  - name: Trg1
    description: adc_trg1.
    value: 1
  - name: Trg2
    description: adc_trg2.
    value: 2
  - name: Trg3
    description: adc_trg3.
    value: 3
  - name: Trg4
    description: adc_trg4.
    value: 4
  - name: Trg5
    description: adc_trg5.
    value: 5
  - name: Trg6
    description: adc_trg6.
    value: 6
  - name: Trg7
    description: adc_trg7.
    value: 7
enum/OVRMOD:
  bit_size: 1
  variants:
  - name: Preserve
    description: DR register is preserved with the old data when an overrun is detected.
    value: 0
  - name: Overwrite
    description: DR register is overwritten with the last conversion result when an overrun is detected.
    value: 1
enum/OVERSAMPLING_RATIO:
  bit_size: 3
  variants:
  - name: Oversample2x
    description: Oversample 2 times
    value: 0
  - name: Oversample4x
    description: Oversample 4 times
    value: 1
  - name: Oversample8x
    description: Oversample 8 times
    value: 2
  - name: Oversample16x
    description: Oversample 16 times
    value: 3
  - name: Oversample32x
    description: Oversample 32 times
    value: 4
  - name: Oversample64x
    description: Oversample 64 times
    value: 5
  - name: Oversample128x
    description: Oversample 128 times
    value: 6
  - name: Oversample256x
    description: Oversample 256 times
    value: 7
enum/OVSS:
  bit_size: 4
  variants:
  - name: Shift0
    description: No shift.
    value: 0
  - name: Shift1
    description: Shift 1-bit.
    value: 1
  - name: Shift2
    description: Shift 2-bits.
    value: 2
  - name: Shift3
    description: Shift 3-bits.
    value: 3
  - name: Shift4
    description: Shift 4-bits.
    value: 4
  - name: Shift5
    description: Shift 5-bits.
    value: 5
  - name: Shift6
    description: Shift 6-bits.
    value: 6
  - name: Shift7
    description: Shift 7-bits.
    value: 7
  - name: Shift8
    description: Shift 8-bits.
    value: 8
enum/PRESC:
  bit_size: 4
  variants:
  - name: Div1
    description: input ADC clock not divided.
    value: 0
  - name: Div2
    description: input ADC clock divided by 2.
    value: 1
  - name: Div4
    description: input ADC clock divided by 4.
    value: 2
  - name: Div6
    description: input ADC clock divided by 6.
    value: 3
  - name: Div8
    description: input ADC clock divided by 8.
    value: 4
  - name: Div10
    description: input ADC clock divided by 10.
    value: 5
  - name: Div12
    description: input ADC clock divided by 12.
    value: 6
  - name: Div16
    description: input ADC clock divided by 16.
    value: 7
  - name: Div32
    description: input ADC clock divided by 32.
    value: 8
  - name: Div64
    description: input ADC clock divided by 64.
    value: 9
  - name: Div128
    description: input ADC clock divided by 128.
    value: 10
  - name: Div256
    description: input ADC clock divided by 256.
    value: 11
enum/RES:
  bit_size: 2
  variants:
  - name: Bits12
    description: 12-bit resolution
    value: 0
  - name: Bits10
    description: 10-bit resolution
    value: 1
  - name: Bits8
    description: 8-bit resolution
    value: 2
  - name: Bits6
    description: 6-bit resolution
    value: 3
enum/SCANDIR:
  bit_size: 1
  variants:
  - name: Upwards
    description: Upward scan (from CHSEL0 to CHSEL11).
    value: 0
  - name: Backwards
    description: Backward scan (from CHSEL11 to CHSEL0).
    value: 1
enum/SAMPLE_TIME:
  bit_size: 3
  variants:
  - name: Cycles1_5
    description: 1.5 ADC cycles
    value: 0
  - name: Cycles3_5
    description: 3.5 ADC cycles
    value: 1
  - name: Cycles7_5
    description: 7.5 ADC cycles
    value: 2
  - name: Cycles12_5
    description: 12.5 ADC cycles
    value: 3
  - name: Cycles19_5
    description: 19.5 ADC cycles
    value: 4
  - name: Cycles39_5
    description: 39.5 ADC cycles
    value: 5
  - name: Cycles79_5
    description: 79.5 ADC cycles
    value: 6
  - name: Cycles814_5
    description: 814.5 ADC cycles
    value: 7
enum/SMPSEL:
  bit_size: 1
  variants:
  - name: SMP1
    description: Sampling time of CHANNELx use the setting of SMP1[2:0] register.
    value: 0
  - name: SMP2
    description: Sampling time of CHANNELx use the setting of SMP2[2:0] register.
    value: 1
enum/TOVS:
  bit_size: 1
  variants:
  - name: AllAfterTrigger
    description: All oversampled conversions for a channel are done consecutively after a trigger.
    value: 0
  - name: EachAfterTrigger
    description: Each oversampled conversion for a channel needs a trigger.
    value: 1
