{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520820635634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520820635643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 21:10:35 2018 " "Processing started: Sun Mar 11 21:10:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520820635643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820635643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4120_Project -c Phase_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4120_Project -c Phase_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820635643 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "check.qip " "Tcl Script File check.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE check.qip " "set_global_assignment -name QIP_FILE check.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1520820635980 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1520820635980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520820636629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520820636630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_1-structure " "Found design unit 1: Phase_1-structure" {  } { { "Phase_1.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Phase_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_1 " "Found entity 1: Phase_1" {  } { { "Phase_1.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Phase_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820657638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_catalog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_catalog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_catalog-SYN " "Found design unit 1: ip_catalog-SYN" {  } { { "IP_Catalog.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/IP_Catalog.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657645 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_Catalog " "Found entity 1: IP_Catalog" {  } { { "IP_Catalog.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/IP_Catalog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820657645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add4-a " "Found design unit 1: Add4-a" {  } { { "Add4.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Add4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Found entity 1: Add4" {  } { { "Add4.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Add4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820657653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-pc " "Found design unit 1: Program_Counter-pc" {  } { { "Program_Counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Program_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Program_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520820657661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820657661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Phase_1 " "Elaborating entity \"Phase_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520820657730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Add4:U1 " "Elaborating entity \"Add4\" for hierarchy \"Add4:U1\"" {  } { { "Phase_1.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/4120_Project/Phase_1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520820657776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:U2 " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:U2\"" {  } { { "Phase_1.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/4120_Project/Phase_1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520820657829 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000000000000000000000000000000000000000000000000000000000000\" 64 32 Program_Counter.vhd(18) " "VHDL Expression error at Program_Counter.vhd(18): expression \"\"0000000000000000000000000000000000000000000000000000000000000000\"\" has 64 elements ; expected 32 elements." {  } { { "Program_Counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/4120_Project/Program_Counter.vhd" 18 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1520820657830 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Program_Counter:U2 " "Can't elaborate user hierarchy \"Program_Counter:U2\"" {  } { { "Phase_1.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/4120_Project/Phase_1.vhd" 40 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520820657830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520820658082 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 11 21:10:58 2018 " "Processing ended: Sun Mar 11 21:10:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520820658082 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520820658082 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520820658082 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820658082 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520820658790 ""}
