<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Errors and Warnings &mdash; Verilator 4.210 documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/vlt_sphinx.css" type="text/css" />
    <link rel="shortcut icon" href="_static/verilator_32x32_min.png"/>
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="search" title="Search" href="search.html" />
    <link rel="copyright" title="Copyright" href="copyright.html" />
    <link rel="next" title="Files" href="files.html" />
    <link rel="prev" title="Simulation Runtime Arguments" href="exe_sim.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #45acf8" >
            <a href="index.html">
            <img src="_static/verilator_192_150_min.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                4.210
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Getting Started</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="overview.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples.html">Examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="install.html">Installation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User's Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="verilating.html">Verilating</a></li>
<li class="toctree-l1"><a class="reference internal" href="connecting.html">Connecting to Verilated Models</a></li>
<li class="toctree-l1"><a class="reference internal" href="simulating.html">Simulating (Verilated-Model Runtime)</a></li>
<li class="toctree-l1"><a class="reference internal" href="contributing.html">Contributing and Reporting Bugs</a></li>
<li class="toctree-l1"><a class="reference internal" href="faq.html">FAQ/Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Reference Guide</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="languages.html">Input Languages</a></li>
<li class="toctree-l1"><a class="reference internal" href="extensions.html">Language Extensions</a></li>
<li class="toctree-l1"><a class="reference internal" href="executables.html">Executable and Argument Reference</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Errors and Warnings</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#disabling-warnings">Disabling Warnings</a></li>
<li class="toctree-l2"><a class="reference internal" href="#error-and-warning-format">Error And Warning Format</a></li>
<li class="toctree-l2"><a class="reference internal" href="#list-of-warnings">List Of Warnings</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="files.html">Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="environment.html">Environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="deprecations.html">Deprecations</a></li>
<li class="toctree-l1"><a class="reference internal" href="contributors.html">Contributors and Origins</a></li>
<li class="toctree-l1"><a class="reference internal" href="changes.html">Revision History</a></li>
<li class="toctree-l1"><a class="reference internal" href="copyright.html">Copyright</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: #45acf8" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Verilator</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Errors and Warnings</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/verilator/verilator/blob/master/docs/guide/warnings.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="errors-and-warnings">
<h1>Errors and Warnings<a class="headerlink" href="#errors-and-warnings" title="Permalink to this heading">¶</a></h1>
<section id="disabling-warnings">
<h2>Disabling Warnings<a class="headerlink" href="#disabling-warnings" title="Permalink to this heading">¶</a></h2>
<p>Warnings may be disabled in multiple ways:</p>
<ol class="arabic">
<li><p>Disable the warning in the source code.  When the warning is printed it
will include a warning code.  Simply surround the offending line with a
<code class="code docutils literal notranslate"><span class="pre">/*verilator&amp;32;lint_off*/</span></code> and <code class="code docutils literal notranslate"><span class="pre">/*verilator&amp;32;lint_on*/</span></code>
metacomment pair:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="c1">// verilator lint_off UNSIGNED</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="no">`DEF_THAT_IS_EQ_ZERO</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="p">$</span><span class="n">stop</span><span class="p">;</span><span class="w"></span>
<span class="c1">// verilator lint_on UNSIGNED</span>
</pre></div>
</div>
</li>
<li><p>Disable the warning using <a class="reference internal" href="exe_verilator.html#configuration-files"><span class="std std-ref">Configuration Files</span></a> with a
<a class="reference internal" href="exe_verilator.html#cmdoption-arg-8"><code class="xref std std-option docutils literal notranslate"><span class="pre">lint_off</span></code></a> command.  This is useful when a script is suppressing
warnings and the Verilog source should not be changed.  This method also
allows matching on the warning text.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="n">lint_off</span><span class="w"> </span><span class="o">-</span><span class="n">rule</span><span class="w"> </span><span class="n">UNSIGNED</span><span class="w"> </span><span class="o">-</span><span class="n">file</span><span class="w"> </span><span class="s">&quot;*/example.v&quot;</span><span class="w"> </span><span class="o">-</span><span class="n">line</span><span class="w"> </span><span class="mi">1</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>Disable the warning globally invoking Verilator with the
<code class="code docutils literal notranslate"><span class="pre">-Wno-{warning-code}</span></code> option.  This should be avoided, as it
removes all checking across the designs, and prevents other users from
compiling your code without knowing the magic set of disables needed to
successfully compile your design.</p></li>
</ol>
</section>
<section id="error-and-warning-format">
<h2>Error And Warning Format<a class="headerlink" href="#error-and-warning-format" title="Permalink to this heading">¶</a></h2>
<p>Warnings and errors printed by Verilator always match this regular
expression:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>%(Error|Warning)(-[A-Z0-9_]+)?: ((\S+):(\d+):((\d+):)? )?.*
</pre></div>
</div>
<p>Errors and warning start with a percent sign (historical heritage from
Digital Equipment Corporation).  Some errors or warning have a code
attached, with meanings described below.  Some errors also have a filename,
line number and optional column number (starting at column 1 to match GCC).</p>
<p>Following the error message, Verilator will typically show the user’s
source code corresponding to the error, prefixed by the line number and a ”
| “.  Following this is typically an arrow and ~ pointing at the error on
the source line directly above.</p>
</section>
<section id="list-of-warnings">
<h2>List Of Warnings<a class="headerlink" href="#list-of-warnings" title="Permalink to this heading">¶</a></h2>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-Internal">
<span id="cmdoption-arg-internal"></span><span class="sig-name descname"><span class="pre">Internal</span></span><span class="sig-prename descclassname"> <span class="pre">Error</span></span><a class="headerlink" href="#cmdoption-arg-Internal" title="Permalink to this definition">¶</a></dt>
<dd><p>This error should never occur first, though may occur if earlier
warnings or error messages have corrupted the program.  If there are no
other warnings or errors, submit a bug report.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-Unsupported">
<span id="cmdoption-arg-unsupported"></span><span class="sig-name descname"><span class="pre">Unsupported:</span></span><span class="sig-prename descclassname"> <span class="pre">....</span></span><a class="headerlink" href="#cmdoption-arg-Unsupported" title="Permalink to this definition">¶</a></dt>
<dd><p>This error indicates that the code is using a Verilog language construct
that is not yet supported in Verilator.  See the Limitations chapter.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ALWCOMBORDER">
<span id="cmdoption-arg-alwcomborder"></span><span class="sig-name descname"><span class="pre">ALWCOMBORDER</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ALWCOMBORDER" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an <code class="code docutils literal notranslate"><span class="pre">always_comb</span></code> block has a variable which is set
after it is used.  This may cause simulation-synthesis mismatches, as
not all simulators allow this ordering.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="w">   </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"></span>
<span class="w">   </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w"></span>
<span class="k">end</span><span class="w"></span>
</pre></div>
</div>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ASSIGNDLY">
<span id="cmdoption-arg-assigndly"></span><span class="sig-name descname"><span class="pre">ASSIGNDLY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ASSIGNDLY" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code has an assignment statement with a delayed time in
front of it, for example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">#</span><span class="mi">100</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"></span>
<span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mi">100</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators, however at one point this was a common style so disabled by
default as a code style warning.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ASSIGNIN">
<span id="cmdoption-arg-assignin"></span><span class="sig-name descname"><span class="pre">ASSIGNIN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ASSIGNIN" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that an assignment is being made to an input signal.  This is
almost certainly a mistake, though technically legal.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w"></span>
<span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mb">1&#39;b1</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-BADSTDPRAGMA">
<span id="cmdoption-arg-badstdpragma"></span><span class="sig-name descname"><span class="pre">BADSTDPRAGMA</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-BADSTDPRAGMA" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that a pragma is badly formed, when that pragma is defined by IEEE1800-2017.
For example, an empty <a href="#id1"><span class="problematic" id="id2">`</span></a>pragma line, or an incorrect specified ‘<a href="#id3"><span class="problematic" id="id4">`</span></a>pragma protect’.
Note that 3rd party pragmas not defined by IEEE1800-2017 are ignored.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-BLKANDNBLK">
<span id="cmdoption-arg-blkandnblk"></span><span class="sig-name descname"><span class="pre">BLKANDNBLK</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-BLKANDNBLK" title="Permalink to this definition">¶</a></dt>
<dd><p>BLKANDNBLK is an error that a variable comes from a mix of blocking and
non-blocking assignments.</p>
<p>This is not illegal in SystemVerilog, but a violation of good coding
practice. Verilator reports this as an error, because ignoring this
warning may make Verilator simulations differ from other simulators.</p>
<p>It is generally safe to disable this error (with a <code class="code docutils literal notranslate"><span class="pre">//</span> <span class="pre">verilator</span>
<span class="pre">lint_off</span> <span class="pre">BLKANDNBLK</span></code> metacomment or the <code class="code docutils literal notranslate"><span class="pre">-Wno-BLKANDNBLK</span></code> option)
when one of the assignments is inside a public task, or when the
blocking and non-blocking assignments have non-overlapping bits and
structure members.</p>
<p>Generally, this is caused by a register driven by both combo logic and a
flop:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">foo</span><span class="p">;</span><span class="w"></span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w">  </span><span class="n">foo</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">...</span><span class="w"></span>
<span class="k">always_comb</span><span class="w"> </span><span class="n">foo</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...</span><span class="w"></span>
</pre></div>
</div>
<p>Simply use a different register for the flop:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">foo</span><span class="p">;</span><span class="w"></span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w">  </span><span class="n">foo_flopped</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">...</span><span class="w"></span>
<span class="k">always_comb</span><span class="w"> </span><span class="n">foo</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo_flopped</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span><span class="w"></span>
<span class="k">always_comb</span><span class="w"> </span><span class="n">foo</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...</span><span class="w"></span>
</pre></div>
</div>
<p>Or, this may also avoid the error:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="cm">/*verilator split_var*/</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-BLKLOOPINIT">
<span id="cmdoption-arg-blkloopinit"></span><span class="sig-name descname"><span class="pre">BLKLOOPINIT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-BLKLOOPINIT" title="Permalink to this definition">¶</a></dt>
<dd><p>This indicates that the initialization of an array needs to use
non-delayed assignments.  This is done in the interest of speed; if
delayed assignments were used, the simulator would have to copy large
arrays every cycle.  (In smaller loops, loop unrolling allows the
delayed assignment to work, though it’s a bit slower than a non-delayed
assignment.)  Here’s an example</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">reset_l</span><span class="p">)</span><span class="w"></span>
<span class="w">       </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="no">`ARRAY_SIZE</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"></span>
<span class="w">           </span><span class="n">array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w">  </span><span class="c1">// Non-delayed for verilator</span>
</pre></div>
</div>
<p>This message is only seen on large or complicated loops because
Verilator generally unrolls small loops.  You may want to try increasing
<a class="reference internal" href="exe_verilator.html#cmdoption-unroll-count"><code class="xref std std-option docutils literal notranslate"><span class="pre">--unroll-count</span></code></a> (and occasionally <a class="reference internal" href="exe_verilator.html#cmdoption-unroll-stmts"><code class="xref std std-option docutils literal notranslate"><span class="pre">--unroll-stmts</span></code></a>) which
will raise the small loop bar to avoid this error.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-BLKSEQ">
<span id="cmdoption-arg-blkseq"></span><span class="sig-name descname"><span class="pre">BLKSEQ</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-BLKSEQ" title="Permalink to this definition">¶</a></dt>
<dd><p>This indicates that a blocking assignment (=) is used in a sequential
block.  Generally non-blocking/delayed assignments (&lt;=) are used in
sequential blocks, to avoid the possibility of simulator races.  It can
be reasonable to do this if the generated signal is used ONLY later in
the same block, however this style is generally discouraged as it is
error prone.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w">  </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</pre></div>
</div>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>Other tools with similar warnings: Verible’s always-ff-non-blocking,
“Use only non-blocking assignments inside ‘always_ff’ sequential
blocks.”</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-BSSPACE">
<span id="cmdoption-arg-bsspace"></span><span class="sig-name descname"><span class="pre">BSSPACE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-BSSPACE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a backslash is followed by a space then a newline. Likely the
intent was to have a backslash directly followed by a newline (e.g. when
making a “`define”) and there’s accidentally white space at the end of
the line.  If the space is not accidental, suggest removing the
backslash in the code as it serves no function.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CASEINCOMPLETE">
<span id="cmdoption-arg-caseincomplete"></span><span class="sig-name descname"><span class="pre">CASEINCOMPLETE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CASEINCOMPLETE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that inside a case statement there is a stimulus pattern for which
there is no case item specified.  This is bad style, if a case is
impossible, it’s better to have a <code class="code docutils literal notranslate"><span class="pre">default:</span> <span class="pre">$stop;</span></code> or just
<code class="code docutils literal notranslate"><span class="pre">default:</span> <span class="pre">;</span></code> so that any design assumption violations will be
discovered in simulation.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CASEOVERLAP">
<span id="cmdoption-arg-caseoverlap"></span><span class="sig-name descname"><span class="pre">CASEOVERLAP</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CASEOVERLAP" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that inside a case statement has case values which are detected to
be overlapping.  This is bad style, as moving the order of case values
will cause different behavior.  Generally the values can be respecified
to not overlap.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CASEWITHX">
<span id="cmdoption-arg-casewithx"></span><span class="sig-name descname"><span class="pre">CASEWITHX</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CASEWITHX" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a case statement contains a constant with a <code class="docutils literal notranslate"><span class="pre">x</span></code> .
Verilator is two-state so interpret such items as always false.  Note a
common error is to use a <code class="docutils literal notranslate"><span class="pre">X</span></code> in a case or casez statement item; often
what the user instead intended is to use a casez with <code class="docutils literal notranslate"><span class="pre">?</span></code> .</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CASEX">
<span id="cmdoption-arg-casex"></span><span class="sig-name descname"><span class="pre">CASEX</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CASEX" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that it is simply better style to use casez, and “?” in place of
“x“‘s.  See
<a class="reference external" href="http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf">http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf</a></p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CASTCONST">
<span id="cmdoption-arg-castconst"></span><span class="sig-name descname"><span class="pre">CASTCONST</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CASTCONST" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a dynamic cast ($cast) is unnecessary as the $cast will
always succeed or fail.  If it will always fail, the $cast is
useless. If it will always succeed a static cast may be preferred.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.  On other simulators, not fixing CASTCONST may
result in decreased performance.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CDCRSTLOGIC">
<span id="cmdoption-arg-cdcrstlogic"></span><span class="sig-name descname"><span class="pre">CDCRSTLOGIC</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CDCRSTLOGIC" title="Permalink to this definition">¶</a></dt>
<dd><p>With <a class="reference internal" href="exe_verilator.html#cmdoption-cdc"><code class="xref std std-option docutils literal notranslate"><span class="pre">--cdc</span></code></a> only, warns that asynchronous flop reset terms come
from other than primary inputs or flopped outputs, creating the
potential for reset glitches.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CLKDATA">
<span id="cmdoption-arg-clkdata"></span><span class="sig-name descname"><span class="pre">CLKDATA</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CLKDATA" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that clock signal is mixed used with/as data signal. The checking
for this warning is enabled only if user has explicitly marked some
signal as clocker using command line option or in-source meta comment
(see <a class="reference internal" href="exe_verilator.html#cmdoption-clk"><code class="xref std std-option docutils literal notranslate"><span class="pre">--clk</span></code></a>).</p>
<p>The warning can be disabled without affecting the simulation result. But
it is recommended to check the warning as this may degrade the
performance of the Verilated model.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CMPCONST">
<span id="cmdoption-arg-cmpconst"></span><span class="sig-name descname"><span class="pre">CMPCONST</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CMPCONST" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code is comparing a value in a way that will always be
constant.  For example <code class="code docutils literal notranslate"><span class="pre">X</span> <span class="pre">&gt;</span> <span class="pre">1</span></code> will always be true when X is a
single bit wide.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-COLONPLUS">
<span id="cmdoption-arg-colonplus"></span><span class="sig-name descname"><span class="pre">COLONPLUS</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-COLONPLUS" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a <code class="code docutils literal notranslate"><span class="pre">:+</span></code> is seen. Likely the intent was to use <code class="code docutils literal notranslate"><span class="pre">+:</span></code>
to select a range of bits. If the intent was a range that is explicitly
positive, suggest adding a space, e.g. use <code class="code docutils literal notranslate"><span class="pre">:</span> <span class="pre">+</span></code>.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-COMBDLY">
<span id="cmdoption-arg-combdly"></span><span class="sig-name descname"><span class="pre">COMBDLY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-COMBDLY" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that there is a delayed assignment inside of a combinatorial
block.  Using delayed assignments in this way is considered bad form,
and may lead to the simulator not matching synthesis.  If this message
is suppressed, Verilator, like synthesis, will convert this to a
non-delayed assignment, which may result in logic races or other
nasties.  See
<a class="reference external" href="http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA_rev1_2.pdf">http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA_rev1_2.pdf</a></p>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-CONTASSREG">
<span id="cmdoption-arg-contassreg"></span><span class="sig-name descname"><span class="pre">CONTASSREG</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-CONTASSREG" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that a continuous assignment is setting a reg. According to IEEE
Verilog, but not SystemVerilog, a wire must be used as the target of
continuous assignments.</p>
<p>This error is only reported when <a class="reference internal" href="exe_verilator.html#cmdoption-language"><code class="xref std std-option docutils literal notranslate"><span class="pre">--language</span> <span class="pre">1364-1995</span></code></a>, <a class="reference internal" href="exe_verilator.html#cmdoption-language"><code class="xref std std-option docutils literal notranslate"><span class="pre">--language</span> <span class="pre">1364-2001</span></code></a>, or
<a class="reference internal" href="exe_verilator.html#cmdoption-language"><code class="xref std std-option docutils literal notranslate"><span class="pre">--language</span> <span class="pre">1364-2005</span></code></a> is used.</p>
<p>Ignoring this error will only suppress the lint check, it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-DECLFILENAME">
<span id="cmdoption-arg-declfilename"></span><span class="sig-name descname"><span class="pre">DECLFILENAME</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-DECLFILENAME" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a module or other declaration’s name doesn’t match the
filename with path and extension stripped that it is declared in.  The
filename a modules/interfaces/programs is declared in should match the
name of the module etc. so that <a class="reference internal" href="exe_verilator.html#cmdoption-y"><code class="xref std std-option docutils literal notranslate"><span class="pre">-y</span></code></a> option directory searching
will work.  This warning is printed for only the first mismatching
module in any given file, and <a class="reference internal" href="exe_verilator.html#cmdoption-4"><code class="xref std std-option docutils literal notranslate"><span class="pre">-v</span></code></a> library files are ignored.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-DEFPARAM">
<span id="cmdoption-arg-defparam"></span><span class="sig-name descname"><span class="pre">DEFPARAM</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-DEFPARAM" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the <code class="code docutils literal notranslate"><span class="pre">defparam</span></code> statement was deprecated in Verilog 2001
and all designs should now be using the <code class="code docutils literal notranslate"><span class="pre">#(...)</span></code> format to specify
parameters.</p>
<p>Defparams may be defined far from the instantiation that is affected by
the defparam, affecting readability. Defparams have been formally
deprecated since IEEE 1800-2005 25.2 and may not work in future language
versions.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">parameterized</span><span class="w"></span>
<span class="linenos">2</span><span class="w">      </span><span class="p">#(</span><span class="k">parameter</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">MY_PARAM</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="linenos">3</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
<span class="linenos">4</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">upper</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">5</span><span class="w">     </span><span class="k">defparam</span><span class="w"> </span><span class="n">p0</span><span class="p">.</span><span class="n">MY_PARAM</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span><span class="linenos">6</span><span class="w">     </span><span class="n">parameterized</span><span class="w"> </span><span class="n">p0</span><span class="p">();</span><span class="w"></span>
<span class="linenos">7</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">DEFPARAM</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">5</span><span class="p">:</span><span class="mi">15</span><span class="p">:</span> <span class="n">defparam</span> <span class="ow">is</span> <span class="n">deprecated</span> <span class="p">(</span><span class="n">IEEE</span> <span class="mi">1800</span><span class="o">-</span><span class="mi">2017</span> <span class="n">C</span><span class="mf">.4.1</span><span class="p">)</span>
                                 <span class="p">:</span> <span class="o">...</span> <span class="n">Suggest</span> <span class="n">use</span> <span class="n">instantiation</span> <span class="k">with</span> <span class="c1">#(.MY_PARAM(...etc...))</span>
</pre></div>
</div>
<p>To repair use <code class="code docutils literal notranslate"><span class="pre">#(.PARAMETER(...))</span></code> syntax. Repaired Example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">parameterized</span><span class="w"></span>
<span class="linenos">2</span><span class="w">      </span><span class="p">#(</span><span class="k">parameter</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">MY_PARAM</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="linenos">3</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
<span class="linenos">4</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">upper</span><span class="w"></span>
<span class="linenos">5</span><span class="w">     </span><span class="n">parameterized</span><span class="w"></span>
<span class="hll"><span class="linenos">6</span><span class="w">        </span><span class="p">#(.</span><span class="n">MY_PARAM</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
</span><span class="linenos">7</span><span class="w">        </span><span class="n">p0</span><span class="p">();</span><span class="w"></span>
<span class="linenos">8</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>Other tools with similar warnings: Veriable’s forbid_defparam_rule.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-DEPRECATED">
<span id="cmdoption-arg-deprecated"></span><span class="sig-name descname"><span class="pre">DEPRECATED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-DEPRECATED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warning that a Verilator metacomment, or configuration file command uses
syntax that has been deprecated.  Upgrade the code to the replacement
that should be suggested by the warning message.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-DETECTARRAY">
<span id="cmdoption-arg-detectarray"></span><span class="sig-name descname"><span class="pre">DETECTARRAY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-DETECTARRAY" title="Permalink to this definition">¶</a></dt>
<dd><p>Error when Verilator tries to deal with a combinatorial loop that could
not be flattened, and which involves a datatype which Verilator cannot
handle, such as an unpacked struct or a large unpacked array. This
typically occurs when <a class="reference internal" href="#cmdoption-arg-UNOPTFLAT"><code class="xref std std-option docutils literal notranslate"><span class="pre">-Wno-UNOPTFLAT</span></code></a> has been used
to override an UNOPTFLAT warning (see below).</p>
<p>The solution is to break the loop, as described for UNOPTFLAT.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-DIDNOTCONVERGE">
<span id="cmdoption-arg-didnotconverge"></span><span class="sig-name descname"><span class="pre">DIDNOTCONVERGE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-DIDNOTCONVERGE" title="Permalink to this definition">¶</a></dt>
<dd><p>Error at simulation runtime when model did not properly settle.</p>
<p>Verilator sometimes has to evaluate combinatorial logic multiple times,
usually around code where a UNOPTFLAT warning was issued, but disabled.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">always_comb</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span><span class="w"></span>
<span class="k">always_comb</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="w"></span>
</pre></div>
</div>
<p>This code will toggle forever, and thus to prevent an infinite loop, the
executable will give the didn’t converge error.</p>
<p>To debug this, first review any UNOPTFLAT warnings that were ignored.
Though typically it is safe to ignore UNOPTFLAT (at a performance cost),
at the time of issuing a UNOPTFLAT Verilator did not know if the logic
would eventually converge and assumed it would.</p>
<p>Next, run Verilator with <a class="reference internal" href="exe_verilator.html#cmdoption-prof-cfuncs"><code class="xref std std-option docutils literal notranslate"><span class="pre">--prof-cfuncs</span> <span class="pre">-CFLAGS</span> <span class="pre">-DVL_DEBUG</span></code></a>.  Rerun the test.  Now just before the convergence
error you should see additional output similar to this:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">CHANGE</span><span class="p">:</span> <span class="n">filename</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span> <span class="n">b</span>
<span class="n">CHANGE</span><span class="p">:</span> <span class="n">filename</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">2</span><span class="p">:</span> <span class="n">a</span>
</pre></div>
</div>
<p>This means that signal b and signal a keep changing, inspect the code
that modifies these signals.  Note if many signals are getting printed
then most likely all of them are oscillating.  It may also be that
e.g. “a” may be oscillating, then “a” feeds signal “c” which then is
also reported as oscillating.</p>
<p>One way DIDNOTCONVERGE may occur is flops are built out of gate
primitives.  error. Verilator does not support building flops or latches
out of gate primitives, and any such code must change to use behavioral
constructs (e.g. always_ff and always_latch).</p>
<p>Finally, rare, more difficult cases can be debugged like a C++ program;
either enter <strong class="command">gdb</strong> and use its tracing facilities, or edit the
generated C++ code to add appropriate prints to see what is going on.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ENDCAPSULATED">
<span id="cmdoption-arg-endcapsulated"></span><span class="sig-name descname"><span class="pre">ENDCAPSULATED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ENDCAPSULATED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a class member is declared is local or protected, but is
being accessed from outside that class (if local) or a derrived class
(if protected).</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ENDLABEL">
<span id="cmdoption-arg-endlabel"></span><span class="sig-name descname"><span class="pre">ENDLABEL</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ENDLABEL" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a label attached to a “end”-something statement does not
match the label attached to the block start.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">mine</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="k">endmodule</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">not_mine</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">ENDLABEL</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">2</span><span class="p">:</span><span class="mi">13</span><span class="p">:</span> <span class="n">End</span> <span class="n">label</span> <span class="s1">&#39;not_mine&#39;</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">match</span> <span class="n">begin</span> <span class="n">label</span> <span class="s1">&#39;mine&#39;</span>
</pre></div>
</div>
<p>To repair either fix the end label’s name, or remove entirely.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">mine</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="k">endmodule</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mine</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
</span></pre></div>
</div>
<p>Other tools with similar warnings: Verible’s mismatched-labels,
“Begin/end block labels must match.” or “Matching begin label is
missing.”</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-EOFNEWLINE">
<span id="cmdoption-arg-eofnewline"></span><span class="sig-name descname"><span class="pre">EOFNEWLINE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-EOFNEWLINE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a file does not end in a newline.  POSIX defines that a line
must end in newline, as otherwise for example <strong class="command">cat</strong> with the
file as an argument may produce undesirable results.</p>
<p>Repair by adding a newline to the end of the file.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>Other tools with similar warnings: Verible’s posix-eof, “File must end
with a newline.”</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-GENCLK">
<span id="cmdoption-arg-genclk"></span><span class="sig-name descname"><span class="pre">GENCLK</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-GENCLK" title="Permalink to this definition">¶</a></dt>
<dd><p>Deprecated and no longer used as a warning.  Used to indicate that the
specified signal was is generated inside the model, and also being used
as a clock.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-HIERBLOCK">
<span id="cmdoption-arg-hierblock"></span><span class="sig-name descname"><span class="pre">HIERBLOCK</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-HIERBLOCK" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the top module is marked as a hierarchy block by the
<a class="reference internal" href="extensions.html#cmdoption-verilator-32-hier_block"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;hier_block*/</span></code></a> metacomment, which is not legal.
This setting on the top module will be ignored.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IFDEPTH">
<span id="cmdoption-arg-ifdepth"></span><span class="sig-name descname"><span class="pre">IFDEPTH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IFDEPTH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that if/if else statements have exceeded the depth specified with
<a class="reference internal" href="exe_verilator.html#cmdoption-if-depth"><code class="xref std std-option docutils literal notranslate"><span class="pre">--if-depth</span></code></a>, as they are likely to result in slow priority
encoders.  Statements below unique and priority if statements are
ignored.  Solutions include changing the code to a case statement, or a
SystemVerilog <code class="code docutils literal notranslate"><span class="pre">unique</span> <span class="pre">if</span></code> or <code class="code docutils literal notranslate"><span class="pre">priority</span> <span class="pre">if</span></code>.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IGNOREDRETURN">
<span id="cmdoption-arg-ignoredreturn"></span><span class="sig-name descname"><span class="pre">IGNOREDRETURN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IGNOREDRETURN" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a non-void function is being called as a task, and hence the
return value is being ignored. This warning is required by IEEE.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">function</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">function_being_called_as_task</span><span class="p">;</span><span class="w"></span>
<span class="linenos">2</span><span class="w">      </span><span class="k">return</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">3</span><span class="w">   </span><span class="k">endfunction</span><span class="w"></span>
<span class="linenos">4</span>
<span class="hll"><span class="linenos">5</span><span class="w">   </span><span class="k">initial</span><span class="w"> </span><span class="n">function_being_called_as_task</span><span class="p">();</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">IGNOREDRETURN</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">5</span><span class="p">:</span><span class="mi">9</span><span class="p">:</span> <span class="n">Ignoring</span> <span class="k">return</span> <span class="n">value</span> <span class="n">of</span> <span class="n">non</span><span class="o">-</span><span class="n">void</span> <span class="n">function</span> <span class="p">(</span><span class="n">IEEE</span> <span class="mi">1800</span><span class="o">-</span><span class="mi">2017</span> <span class="mf">13.4.1</span><span class="p">)</span>
</pre></div>
</div>
<p>The portable way to suppress this warning (in SystemVerilog) is to use a
void cast, for example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">function</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">function_being_called_as_task</span><span class="p">;</span><span class="w"></span>
<span class="linenos">2</span><span class="w">      </span><span class="k">return</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">3</span><span class="w">   </span><span class="k">endfunction</span><span class="w"></span>
<span class="linenos">4</span>
<span class="hll"><span class="linenos">5</span><span class="w">   </span><span class="k">initial</span><span class="w"> </span><span class="kt">void</span><span class="p">&#39;(</span><span class="n">function_being_called_as_task</span><span class="p">());</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
</span></pre></div>
</div>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IMPERFECTSCH">
<span id="cmdoption-arg-imperfectsch"></span><span class="sig-name descname"><span class="pre">IMPERFECTSCH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IMPERFECTSCH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the scheduling of the model is not absolutely perfect, and
some manual code edits may result in faster performance.  This warning
defaults to off, is not part of -Wall, and must be turned on explicitly
before the top module statement is processed.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IMPLICIT">
<span id="cmdoption-arg-implicit"></span><span class="sig-name descname"><span class="pre">IMPLICIT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IMPLICIT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a wire is being implicitly declared (it is a single bit wide
output from a sub-module.)  While legal in Verilog, implicit
declarations only work for single bit wide signals (not buses), do not
allow using a signal before it is implicitly declared by an instance,
and can lead to dangling nets.  A better option is the
<code class="code docutils literal notranslate"><span class="pre">/*AUTOWIRE*/</span></code> feature of Verilog-Mode for Emacs, available from
<a class="reference external" href="https://www.veripool.org/verilog-mode">https://www.veripool.org/verilog-mode</a></p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
<p>Other tools with similar warnings: Icarus Verilog’s implicit, “warning:
implicit definition of wire ‘…’”.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IMPORTSTAR">
<span id="cmdoption-arg-importstar"></span><span class="sig-name descname"><span class="pre">IMPORTSTAR</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IMPORTSTAR" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an <code class="code docutils literal notranslate"><span class="pre">import</span> <span class="pre">{package}::*</span></code> statement is in $unit
scope. This causes the imported symbols to pollute the global namespace,
defeating much of the purpose of having a package. Generally
<code class="code docutils literal notranslate"><span class="pre">import</span> <span class="pre">::*</span></code> should only be used inside a lower scope such as a
package or module.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-IMPURE">
<span id="cmdoption-arg-impure"></span><span class="sig-name descname"><span class="pre">IMPURE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-IMPURE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a task or function that has been marked with a
<a class="reference internal" href="extensions.html#cmdoption-verilator-32-no_inline_task"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;no_inline_task*/</span></code></a> metacomment, but it references
variables that are not local to the task.  Verilator cannot schedule
these variables correctly.</p>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-INCABSPATH">
<span id="cmdoption-arg-incabspath"></span><span class="sig-name descname"><span class="pre">INCABSPATH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-INCABSPATH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an “`include” filename specifies an absolute path.  This
means the code will not work on any other system with a different file
system layout.  Instead of using absolute paths, relative paths
(preferably without any directory specified whatsoever) should be used,
and +incdir used on the command line to specify the top include source
directories.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-INFINITELOOP">
<span id="cmdoption-arg-infiniteloop"></span><span class="sig-name descname"><span class="pre">INFINITELOOP</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-INFINITELOOP" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a while or for statement has a condition that is always true.
and thus results in an infinite loop if the statement ever executes.</p>
<p>This might be unintended behavior if the loop body contains statements
that in other simulators would make time pass, which Verilator is
ignoring due to e.g. <code class="docutils literal notranslate"><span class="pre">STMTDLY</span></code> warnings being disabled.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly (i.e. hang due to the infinite loop).</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-INITIALDLY">
<span id="cmdoption-arg-initialdly"></span><span class="sig-name descname"><span class="pre">INITIALDLY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-INITIALDLY" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code has a delayed assignment inside of an initial or
final block.  If this message is suppressed, Verilator will convert this
to a non-delayed assignment.  See also <a class="reference internal" href="#cmdoption-arg-COMBDLY"><code class="xref std std-option docutils literal notranslate"><span class="pre">COMBDLY</span></code></a>.</p>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-INSECURE">
<span id="cmdoption-arg-insecure"></span><span class="sig-name descname"><span class="pre">INSECURE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-INSECURE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the combination of options selected may be defeating the
attempt to protect/obscure identifiers or hide information in the model.
Correct the options provided, or inspect the output code to see if the
information exposed is acceptable.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-LATCH">
<span id="cmdoption-arg-latch"></span><span class="sig-name descname"><span class="pre">LATCH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-LATCH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a signal is not assigned in all control paths of a
combinational always block, resulting in the inference of a latch. For
intentional latches, consider using the always_latch (SystemVerilog)
keyword instead.  The warning may be disabled with a lint_off pragma
around the always block.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-LITENDIAN">
<span id="cmdoption-arg-litendian"></span><span class="sig-name descname"><span class="pre">LITENDIAN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-LITENDIAN" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a packed vector is declared with little endian bit numbering
(i.e. [0:7]).  Big endian bit numbering is now the overwhelming
standard, and little numbering is now thus often due to simple oversight
instead of intent.</p>
<p>Also warns that an instance is declared with little endian range
(i.e. [0:7] or [7]) and is connected to a N-wide signal. Based on IEEE
the bits will likely be backwards from what people may expect
(i.e. instance [0] will connect to signal bit [N-1] not bit [0]).</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-MODDUP">
<span id="cmdoption-arg-moddup"></span><span class="sig-name descname"><span class="pre">MODDUP</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-MODDUP" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a module has multiple definitions.  Generally this indicates
a coding error, or a mistake in a library file and it’s good practice to
have one module per file (and only put each file once on the command
line) to avoid these issues.  For some gate level netlists duplicates
are sometimes unavoidable, and MODDUP should be disabled.</p>
<p>Ignoring this warning will cause the more recent module definition to be
discarded.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-MULTIDRIVEN">
<span id="cmdoption-arg-multidriven"></span><span class="sig-name descname"><span class="pre">MULTIDRIVEN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-MULTIDRIVEN" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the specified signal comes from multiple always blocks each
with different clocking. This warning does not look at individual bits
(see example below).</p>
<p>This is considered bad style, as the consumer of a given signal may be
unaware of the inconsistent clocking, causing clock domain crossing
or timing bugs.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">      </span><span class="n">out2</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="p">;</span><span class="w">  </span><span class="c1">// &lt;--- Warning</span>
</span><span class="linenos">3</span><span class="w">   </span><span class="k">end</span><span class="w"></span>
<span class="linenos">4</span><span class="w">   </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="hll"><span class="linenos">5</span><span class="w">      </span><span class="n">out2</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="p">;</span><span class="w">  </span><span class="c1">// &lt;--- Warning</span>
</span><span class="linenos">6</span><span class="w">   </span><span class="k">end</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">MULTIDRIVEN</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">22</span> <span class="n">Signal</span> <span class="n">has</span> <span class="n">multiple</span> <span class="n">driving</span> <span class="n">blocks</span> <span class="k">with</span> <span class="n">different</span> <span class="n">clocking</span><span class="p">:</span> <span class="s1">&#39;out2&#39;</span>
                      <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="o">...</span> <span class="n">Location</span> <span class="n">of</span> <span class="n">first</span> <span class="n">driving</span> <span class="n">block</span>
                      <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="o">...</span> <span class="n">Location</span> <span class="n">of</span> <span class="n">other</span> <span class="n">driving</span> <span class="n">block</span>
</pre></div>
</div>
<p>Ignoring this warning will only slow simulations, it will simulate
correctly.  It may however cause longer simulation runtimes due to
reduced optimizations.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-MULTITOP">
<span id="cmdoption-arg-multitop"></span><span class="sig-name descname"><span class="pre">MULTITOP</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-MULTITOP" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that there are multiple top level modules, that is modules not
instantiated by any other module, and both modules were put on the
command line (not in a library). Three likely cases:</p>
<p>1. A single module is intended to be the top. This warning then occurs
because some low level instance is being read in, but is not really
needed as part of the design.  The best solution for this situation is
to ensure that only the top module is put on the command line without
any flags, and all remaining library files are read in as libraries with
<a class="reference internal" href="exe_verilator.html#cmdoption-4"><code class="xref std std-option docutils literal notranslate"><span class="pre">-v</span></code></a>, or are automatically resolved by having filenames that
match the module names.</p>
<p>2. A single module is intended to be the top, the name of it is known,
and all other modules should be ignored if not part of the design.  The
best solution is to use the <a class="reference internal" href="exe_verilator.html#cmdoption-top"><code class="xref std std-option docutils literal notranslate"><span class="pre">--top</span></code></a> option to specify the top module’s
name. All other modules that are not part of the design will be for the
most part ignored (they must be clean in syntax and their contents will
be removed as part of the Verilog module elaboration process.)</p>
<p>3. Multiple modules are intended to be design tops, e.g. when linting a
library file.  As multiple modules are desired, disable the MULTITOP
warning.  All input/outputs will go uniquely to each module, with any
conflicting and identical signal names being made unique by adding a
prefix based on the top module name followed by __02E (a
Verilator-encoded ASCII “.”).  This renaming is done even if the two
modules’ signals seem identical, e.g. multiple modules with a “clk”
input.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-NOLATCH">
<span id="cmdoption-arg-nolatch"></span><span class="sig-name descname"><span class="pre">NOLATCH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-NOLATCH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that no latch was detected in an always_latch block. The warning
may be disabled with a lint_off pragma around the always block, but
recoding using a regular always may be more appropriate.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-NULLPORT">
<span id="cmdoption-arg-nullport"></span><span class="sig-name descname"><span class="pre">NULLPORT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-NULLPORT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a null port was detected in the module definition port
list. Null ports are empty placeholders, i.e. either one ore more commas
at the beginning or the end of a module port list, or two or more
consecutive commas in the middle of a module port list. A null port
cannot be accessed within the module, but when instantiating the module
by port order, it is treated like a regular port and any wire connected
to it is left unconnected. For example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">a</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">    </span><span class="p">(</span><span class="n">a_named_port</span><span class="p">,</span><span class="w"> </span><span class="p">);</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>This is considered a warning because null ports are rarely used, and is
mostly the result of a typing error such as a dangling comma at the end
of a port list.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PINCONNECTEMPTY">
<span id="cmdoption-arg-pinconnectempty"></span><span class="sig-name descname"><span class="pre">PINCONNECTEMPTY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PINCONNECTEMPTY" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an instance has a pin which is connected to
<code class="code docutils literal notranslate"><span class="pre">.pin_name()</span></code>, e.g. not another signal, but with an explicit
mention of the pin.  It may be desirable to disable PINCONNECTEMPTY, as
this indicates intention to have a no-connect.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PINMISSING">
<span id="cmdoption-arg-pinmissing"></span><span class="sig-name descname"><span class="pre">PINMISSING</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PINMISSING" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a module has a pin which is not mentioned in an instance.  If
a pin is not missing it should still be specified on the instance
declaration with a empty connection, using <code class="code docutils literal notranslate"><span class="pre">(.pin_name())</span></code>.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
<p>Other tools with similar warnings: Icarus Verilog’s portbind, “warning:
Instantiating module … with dangling impot port (…)”. Slang’s
unconnected-port, “port ‘…’ has no connection”.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PINNOCONNECT">
<span id="cmdoption-arg-pinnoconnect"></span><span class="sig-name descname"><span class="pre">PINNOCONNECT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PINNOCONNECT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an instance has a pin which is not connected to another
signal.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PINNOTFOUND">
<span id="cmdoption-arg-pinnotfound"></span><span class="sig-name descname"><span class="pre">PINNOTFOUND</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PINNOTFOUND" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an instance port or Parameter was not found in the module
being instantiated. Note that Verilator raises these errors also on
instances that should be disabled by generate/if/endgenerate constructs:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w"></span>
<span class="linenos"> 2</span><span class="w">   </span><span class="k">localparam</span><span class="w"> </span><span class="n">A</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span><span class="w"></span>
<span class="linenos"> 3</span><span class="w">   </span><span class="k">generate</span><span class="w"></span>
<span class="linenos"> 4</span><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="hll"><span class="linenos"> 5</span><span class="w">         </span><span class="n">b</span><span class="w"> </span><span class="n">b_inst1</span><span class="w"> </span><span class="p">(.</span><span class="n">x</span><span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">));</span><span class="w">  </span><span class="c1">//&lt;--- error nonexistent port</span>
</span><span class="hll"><span class="linenos"> 6</span><span class="w">         </span><span class="n">b</span><span class="w"> </span><span class="p">#(.</span><span class="n">PX</span><span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">))</span><span class="w"> </span><span class="n">b_inst2</span><span class="w"> </span><span class="p">();</span><span class="w"> </span><span class="c1">//&lt;--- error nonexistent parameter</span>
</span><span class="linenos"> 7</span><span class="w">      </span><span class="k">end</span><span class="w"></span>
<span class="linenos"> 8</span><span class="w">    </span><span class="k">endgenerate</span><span class="w"></span>
<span class="linenos"> 9</span><span class="w"> </span><span class="k">endmodule</span><span class="w"></span>
<span class="linenos">10</span>
<span class="linenos">11</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"></span>
<span class="linenos">12</span><span class="w"> </span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>In the example above, b is instantiated with a port named x, but module
b has no such port. In the next line, b is instantiated again with a
nonexistent parameter PX. Technically, this code is incorrect because of
this, but other tools may ignore it because module b is not instantiated
due to the generate/if condition being false.</p>
<p>This error may be disabled with a lint_off PINNOTFOUND metacomment.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PORTSHORT">
<span id="cmdoption-arg-portshort"></span><span class="sig-name descname"><span class="pre">PORTSHORT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PORTSHORT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that an output port is connected to a constant.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w"></span>
<span class="linenos">2</span><span class="w">   </span><span class="n">sub</span><span class="w"> </span><span class="n">sub</span><span class="w"></span>
<span class="linenos">3</span><span class="w">      </span><span class="p">(.</span><span class="n">out</span><span class="p">(</span><span class="mb">1&#39;b1</span><span class="p">));</span><span class="w">  </span><span class="c1">//&lt;--- error PORTSHORT</span>
<span class="linenos">4</span><span class="w"> </span><span class="k">endmodule</span><span class="w"></span>
<span class="hll"><span class="linenos">5</span>
</span><span class="hll"><span class="linenos">6</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">sub</span><span class="w"> </span><span class="p">(</span><span class="k">output</span><span class="w"> </span><span class="n">out</span><span class="p">);</span><span class="w"></span>
</span><span class="linenos">7</span><span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">8</span><span class="w"> </span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>In the example above, out is an output but is connected to a constant
implying it is an input.</p>
<p>This error may be disabled with a lint_off PORTSHORT metacomment.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PKGNODECL">
<span id="cmdoption-arg-pkgnodecl"></span><span class="sig-name descname"><span class="pre">PKGNODECL</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PKGNODECL" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that a package/class appears to have been referenced that has not
yet been declared.  According to IEEE 1800-2017 26.3 all packages must
be declared before being used.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PROCASSWIRE">
<span id="cmdoption-arg-procasswire"></span><span class="sig-name descname"><span class="pre">PROCASSWIRE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PROCASSWIRE" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that a procedural assignment is setting a wire. According to IEEE,
a var/reg must be used as the target of procedural assignments.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PROTECTED">
<span id="cmdoption-arg-protected"></span><span class="sig-name descname"><span class="pre">PROTECTED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PROTECTED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warning that a ‘<a href="#id5"><span class="problematic" id="id6">`</span></a>pragma protected’ section was encountered. The code
inside the protected region will be partly checked for correctness, but is
otherwise ignored.</p>
<p>Suppressing the warning may make Verilator differ from a simulator that
accepts the protected code.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-RANDC">
<span id="cmdoption-arg-randc"></span><span class="sig-name descname"><span class="pre">RANDC</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-RANDC" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the <code class="code docutils literal notranslate"><span class="pre">randc</span></code> keyword is currently unsupported, and that
it is being converted to <code class="code docutils literal notranslate"><span class="pre">rand</span></code>.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-REALCVT">
<span id="cmdoption-arg-realcvt"></span><span class="sig-name descname"><span class="pre">REALCVT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-REALCVT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a real number is being implicitly rounded to an integer, with
possible loss of precision.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mf">2.3</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">REALCVT</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">2</span><span class="p">:</span><span class="mi">5</span><span class="p">:</span> <span class="n">Implicit</span> <span class="n">conversion</span> <span class="n">of</span> <span class="n">real</span> <span class="n">to</span> <span class="n">integer</span>
</pre></div>
</div>
<p>If the code is correct, the portable way to suppress the warning is to
add a cast.  This will express the intent and should avoid future
warnings on any linting tool.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kt">int</span><span class="p">&#39;(</span><span class="mf">2.3</span><span class="p">);</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
</span></pre></div>
</div>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-REDEFMACRO">
<span id="cmdoption-arg-redefmacro"></span><span class="sig-name descname"><span class="pre">REDEFMACRO</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-REDEFMACRO" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code has redefined the same macro with a different value,
for example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="cp">`define DUP def1</span><span class="w"></span>
<span class="linenos">2</span><span class="w">   </span><span class="c1">//...</span>
<span class="hll"><span class="linenos">3</span><span class="w">   </span><span class="cp">`define DUP def2  </span><span class="c1">//&lt;--- Warning</span><span class="w"></span>
</span></pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">REDEFMACRO</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">3</span><span class="p">:</span><span class="mi">20</span><span class="p">:</span> <span class="n">Redefining</span> <span class="n">existing</span> <span class="n">define</span><span class="p">:</span> <span class="s1">&#39;DUP&#39;</span><span class="p">,</span> <span class="k">with</span> <span class="n">different</span> <span class="n">value</span><span class="p">:</span> <span class="s1">&#39;def1&#39;</span>
                     <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">20</span><span class="p">:</span> <span class="o">...</span> <span class="n">Location</span> <span class="n">of</span> <span class="n">previous</span> <span class="n">definition</span><span class="p">,</span> <span class="k">with</span> <span class="n">value</span><span class="p">:</span> <span class="s1">&#39;def2&#39;</span>
</pre></div>
</div>
<p>The best solution is to use a different name for the second macro.  If
this is not possible, add a undef to indicate the code is overriding the
value. This will express the intent and should avoid future warnings on
any linting tool:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="cp">`define DUP def1</span><span class="w"></span>
<span class="c1">//...</span>
<span class="no">`undef</span><span class="w"> </span><span class="n">DUP</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
<span class="cp">`define DUP def2</span><span class="w"></span>
</pre></div>
</div>
<p>Other tools with similar warnings: Icarus Verilog’s macro-redefinition,
“warning: redefinition of macro … from value ‘…’ to ‘…’”.  Yosys’s
“Duplicate macro arguments with name”.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-SELRANGE">
<span id="cmdoption-arg-selrange"></span><span class="sig-name descname"><span class="pre">SELRANGE</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-SELRANGE" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a selection index will go out of bounds.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">vec</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="k">initial</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">vec</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span><span class="w">  </span><span class="c1">//&lt;--- Warning (there is no [7])</span>
</span></pre></div>
</div>
<p>Verilator will assume zero for this value, instead of X.  Note that in
some cases this warning may be false, when a condition upstream or
downstream of the access means the access out of bounds will never
execute or be used.</p>
<p>Repaired example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">vec</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span><span class="w"></span>
<span class="linenos">2</span><span class="w">   </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">3</span><span class="w">      </span><span class="n">index</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">7</span><span class="p">;</span><span class="w"></span>
<span class="linenos">4</span><span class="w">      </span><span class="p">...</span><span class="w"></span>
<span class="linenos">5</span><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">index</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">7</span><span class="p">)</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">vec</span><span class="p">[</span><span class="n">index</span><span class="p">];</span><span class="w">  </span><span class="c1">// Never will use vec[7]</span>
</pre></div>
</div>
<p>Other tools with similar warnings: Icarus Verilog’s select-range,
“warning: … […] is selecting before vector” or “is selecting before
vector”.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-SHORTREAL">
<span id="cmdoption-arg-shortreal"></span><span class="sig-name descname"><span class="pre">SHORTREAL</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-SHORTREAL" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that Verilator does not support <code class="code docutils literal notranslate"><span class="pre">shortreal</span></code> and they will be
automatically promoted to <code class="code docutils literal notranslate"><span class="pre">real</span></code>.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="hll"><span class="linenos">1</span><span class="w">   </span><span class="kt">shortreal</span><span class="w"> </span><span class="n">sig</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>The recommendation is to replace any <code class="code docutils literal notranslate"><span class="pre">shortreal</span></code> in the code with
<code class="code docutils literal notranslate"><span class="pre">real</span></code>, as <code class="code docutils literal notranslate"><span class="pre">shortreal</span></code> is not widely supported across
industry tools.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="hll"><span class="linenos">1</span><span class="w">   </span><span class="kt">real</span><span class="w"> </span><span class="n">sig</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Repaired</span>
</span></pre></div>
</div>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators, if the increased precision of real affects your model or DPI
calls.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-SPLITVAR">
<span id="cmdoption-arg-splitvar"></span><span class="sig-name descname"><span class="pre">SPLITVAR</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-SPLITVAR" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a variable with a <a class="reference internal" href="extensions.html#cmdoption-verilator-32-split_var"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;split_var*/</span></code></a>
metacomment was not split.  Some possible reasons for this are:</p>
<ul class="simple">
<li><p>The datatype of the variable is not supported for splitting. (e.g. is
a real).</p></li>
<li><p>The access pattern of the variable can not be determined
statically. (e.g. is accessed as a memory).</p></li>
<li><p>The index of the array exceeds the array size.</p></li>
<li><p>The variable is accessed from outside using dotted reference.
(e.g. top.instance0.variable0 = 1).</p></li>
<li><p>The variable is not declared in a module, but in a package or an
interface.</p></li>
<li><p>The variable is a parameter, localparam, genvar, or queue.</p></li>
<li><p>The variable is tristate or bidirectional. (e.g. inout or ref).</p></li>
</ul>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-STMTDLY">
<span id="cmdoption-arg-stmtdly"></span><span class="sig-name descname"><span class="pre">STMTDLY</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-STMTDLY" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code has a statement with a delayed time in front of it.</p>
<p>Ignoring this warning may make Verilator simulations differ from other
simulators.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="p">#</span><span class="mi">100</span><span class="w"> </span><span class="p">$</span><span class="n">finish</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</pre></div>
</div>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-SYMRSVDWORD">
<span id="cmdoption-arg-symrsvdword"></span><span class="sig-name descname"><span class="pre">SYMRSVDWORD</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-SYMRSVDWORD" title="Permalink to this definition">¶</a></dt>
<dd><p>Warning that a symbol matches a C++ reserved word and using this as a
symbol name would result in odd C++ compiler errors.  You may disable
this warning, but the symbol will be renamed by Verilator to avoid the
conflict.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-SYNCASYNCNET">
<span id="cmdoption-arg-syncasyncnet"></span><span class="sig-name descname"><span class="pre">SYNCASYNCNET</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-SYNCASYNCNET" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the specified net is used in at least two different always
statements with posedge/negedges (i.e. a flop).  One usage has the
signal in the sensitivity list and body, probably as an async reset, and
the other usage has the signal only in the body, probably as a sync
reset.  Mixing sync and async resets is usually a mistake.  The warning
may be disabled with a lint_off pragma around the net, or either flopped
block.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-TASKNSVAR">
<span id="cmdoption-arg-tasknsvar"></span><span class="sig-name descname"><span class="pre">TASKNSVAR</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-TASKNSVAR" title="Permalink to this definition">¶</a></dt>
<dd><p>Error when a call to a task or function has an inout from that task tied
to a non-simple signal.  Instead connect the task output to a temporary
signal of the appropriate width, and use that signal to set the
appropriate expression as the next statement.  For example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">task</span><span class="w"> </span><span class="n">foo</span><span class="p">(</span><span class="k">inout</span><span class="w"> </span><span class="n">sig</span><span class="p">);</span><span class="w"> </span><span class="p">...</span><span class="w"> </span><span class="k">endtask</span><span class="w"></span>
<span class="linenos">2</span><span class="w">   </span><span class="c1">// ...</span>
<span class="linenos">3</span><span class="w">   </span><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="o">*</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="hll"><span class="linenos">4</span><span class="w">        </span><span class="n">foo</span><span class="p">(</span><span class="n">bus_we_select_from</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span><span class="w">  </span><span class="c1">// Will get TASKNSVAR error</span>
</span><span class="linenos">5</span><span class="w">   </span><span class="k">end</span><span class="w"></span>
</pre></div>
</div>
<p>Change this to:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">task</span><span class="w"> </span><span class="n">foo</span><span class="p">(</span><span class="k">inout</span><span class="w"> </span><span class="n">sig</span><span class="p">);</span><span class="w"> </span><span class="p">...</span><span class="w"> </span><span class="k">endtask</span><span class="w"></span>
<span class="c1">// ...</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">foo_temp_out</span><span class="p">;</span><span class="w"></span>
<span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="o">*</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="w">   </span><span class="n">foo</span><span class="p">(</span><span class="n">foo_temp_out</span><span class="p">);</span><span class="w"></span>
<span class="w">   </span><span class="n">bus_we_select_from</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo_temp_out</span><span class="p">;</span><span class="w"></span>
<span class="k">end</span><span class="w"></span>
</pre></div>
</div>
<p>Verilator doesn’t do this conversion for you, as some more complicated
cases would result in simulator mismatches.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-TICKCOUNT">
<span id="cmdoption-arg-tickcount"></span><span class="sig-name descname"><span class="pre">TICKCOUNT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-TICKCOUNT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the number of ticks to delay a $past variable is greater
than 10.  At present Verilator effectively creates a flop for each
delayed signals, and as such any large counts may lead to large design
size increases.</p>
<p>Ignoring this warning will only slow simulations, it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-TIMESCALEMOD">
<span id="cmdoption-arg-timescalemod"></span><span class="sig-name descname"><span class="pre">TIMESCALEMOD</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-TIMESCALEMOD" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that “`timescale” is used in some but not all modules.</p>
<p>This may be disabled similar to other warnings.  Ignoring this warning
may result in a module having an unexpected timescale.</p>
<p>IEEE recommends this be an error, for that behavior use
<a class="reference internal" href="exe_verilator.html#cmdoption-Werror-message"><code class="xref std std-option docutils literal notranslate"><span class="pre">-Werror-TIMESCALEMOD</span></code></a>.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">mod1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">2</span><span class="w">     </span><span class="n">sub</span><span class="w"> </span><span class="n">sub</span><span class="p">();</span><span class="w"></span>
<span class="linenos">3</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
<span class="linenos">4</span><span class="w">   </span><span class="no">`timescale</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">1</span><span class="n">ns</span><span class="w"></span>
<span class="hll"><span class="linenos">5</span><span class="w">   </span><span class="k">module</span><span class="w"> </span><span class="n">sub</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span><span class="linenos">6</span><span class="w">   </span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">TIMESCALEMOD</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">8</span><span class="p">:</span> <span class="n">Timescale</span> <span class="n">missing</span> <span class="n">on</span> <span class="n">this</span> <span class="n">module</span> <span class="k">as</span> <span class="n">other</span> <span class="n">modules</span> <span class="n">have</span> <span class="n">it</span> <span class="p">(</span><span class="n">IEEE</span> <span class="mi">1800</span><span class="o">-</span><span class="mi">2017</span> <span class="mf">3.14.2.3</span><span class="p">)</span>
</pre></div>
</div>
<p>Recommend using <a class="reference internal" href="exe_verilator.html#cmdoption-timescale"><code class="xref std std-option docutils literal notranslate"><span class="pre">--timescale</span></code></a> argument, or in front of all
modules use:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="no">`include</span><span class="w"> </span><span class="s">&quot;timescale.vh&quot;</span><span class="w"></span>
</pre></div>
</div>
<p>Then in that file set the timescale.</p>
<p>Other tools with similar warnings: Icarus Verilog’s timescale, “warning:
Some design elements have no explicit time unit and/or time
precision. This may cause confusing timing results.” Slang’s:
“[WRN:PA0205] No timescale set for “…””.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNDRIVEN">
<span id="cmdoption-arg-undriven"></span><span class="sig-name descname"><span class="pre">UNDRIVEN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNDRIVEN" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the specified signal has no source.  Verilator is fairly
liberal in the usage calculations; making a signal public, or setting
only a single array element marks the entire signal as driven.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>Other tools with similar warnings: Odin’s “[NETLIST] This output is
undriven (…) and will be removed”.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNOPT">
<span id="cmdoption-arg-unopt"></span><span class="sig-name descname"><span class="pre">UNOPT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNOPT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that due to some construct, optimization of the specified signal
or block is disabled.  The construct should be cleaned up to improve
simulation performance.</p>
<p>A less obvious case of this is when a module instantiates two
submodules.  Inside submodule A, signal I is input and signal O is
output.  Likewise in submodule B, signal O is an input and I is an
output.  A loop exists and a UNOPT warning will result if AI &amp; AO both
come from and go to combinatorial blocks in both submodules, even if
they are unrelated always blocks.  This affects performance because
Verilator would have to evaluate each submodule multiple times to
stabilize the signals crossing between the modules.</p>
<p>Ignoring this warning will only slow simulations, it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNOPTFLAT">
<span id="cmdoption-arg-unoptflat"></span><span class="sig-name descname"><span class="pre">UNOPTFLAT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNOPTFLAT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that due to some construct, optimization of the specified signal
is disabled.  The signal reported includes a complete scope to the
signal; it may be only one particular usage of a multiply instantiated
block.  The construct should be cleaned up to improve simulation
performance; two times better performance may be possible by fixing
these warnings.</p>
<p>Unlike the <code class="docutils literal notranslate"><span class="pre">UNOPT</span></code> warning, this occurs after flattening the netlist,
and indicates a more basic problem, as the less obvious case described
under <code class="docutils literal notranslate"><span class="pre">UNOPT</span></code> does not apply.</p>
<p>Often UNOPTFLAT is caused by logic that isn’t truly circular as viewed by
synthesis which analyzes interconnection per-bit, but is circular to
simulation which analyzes per-bus:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="w"> </span><span class="n">shift_in</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>This statement needs to be evaluated multiple times, as a change in
<code class="code docutils literal notranslate"><span class="pre">shift_in</span></code> requires “x” to be computed 3 times before it becomes
stable.  This is because a change in “x” requires “x” itself to change
value, which causes the warning.</p>
<p>For significantly better performance, split this into 2 separate signals:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">xout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="w"> </span><span class="n">shift_in</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>and change all receiving logic to instead receive “xout”.
Alternatively, change it to:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">xin</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="w"> </span><span class="n">shift_in</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>and change all driving logic to instead drive “xin”.</p>
<p>With this change this assignment needs to be evaluated only once.  These
sort of changes may also speed up your traditional event driven
simulator, as it will result in fewer events per cycle.</p>
<p>The most complicated UNOPTFLAT path we’ve seen was due to low bits of a
bus being generated from an always statement that consumed high bits of
the same bus processed by another series of always blocks.  The fix is
the same; split it into two separate signals generated from each block.</p>
<p>Occasionally UNOPTFLAT may be indicated when there is a true
circulation.  e.g. if trying to implement a flop or latch using
individual gate primitives.  If UNOPTFLAT is suppressed the code may get
a DIDNOTCONVERGE error. Verilator does not support building flops or
latches out of gate primitives, and any such code must change to use
behavioral constructs (e.g. always_ff and always_latch).</p>
<p>Another way to resolve this warning is to add a
<a class="reference internal" href="extensions.html#cmdoption-verilator-32-split_var"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;split_var*/</span></code></a> metacomment described above. This
will cause the variable to be split internally, potentially resolving
the conflict. If you run with <cite>–report-unoptflat</cite> Verilator will
suggest possible candidates for <a class="reference internal" href="extensions.html#cmdoption-verilator-32-split_var"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;split_var*/</span></code></a>.</p>
<p>The UNOPTFLAT warning may also be due to clock enables, identified from
the reported path going through a clock gating instance.  To fix these,
use the clock_enable meta comment described above.</p>
<p>The UNOPTFLAT warning may also occur where outputs from a block of logic
are independent, but occur in the same always block.  To fix this, use
the <a class="reference internal" href="extensions.html#cmdoption-verilator-32-isolate_assignments"><code class="xref std std-option docutils literal notranslate"><span class="pre">/*verilator&amp;32;isolate_assignments*/</span></code></a> metacomment described
above.</p>
<p>To assist in resolving UNOPTFLAT, the option <a class="reference internal" href="exe_verilator.html#cmdoption-report-unoptflat"><code class="xref std std-option docutils literal notranslate"><span class="pre">--report-unoptflat</span></code></a>
can be used, which will provide suggestions for variables that can be
split up, and a graph of all the nodes connected in the loop. See the
Arguments section for more details.</p>
<p>Ignoring this warning will only slow simulations, it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNOPTTHREADS">
<span id="cmdoption-arg-unoptthreads"></span><span class="sig-name descname"><span class="pre">UNOPTTHREADS</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNOPTTHREADS" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the thread scheduler was unable to partition the design to
fill the requested number of threads.</p>
<p>One workaround is to request fewer threads with <a class="reference internal" href="exe_verilator.html#cmdoption-threads"><code class="xref std std-option docutils literal notranslate"><span class="pre">--threads</span></code></a>.</p>
<p>Another possible workaround is to allow more MTasks in the simulation
runtime, by increasing the value of <a class="reference internal" href="exe_verilator.html#cmdoption-threads-max-mtasks"><code class="xref std std-option docutils literal notranslate"><span class="pre">--threads-max-mtasks</span></code></a>. More
MTasks will result in more communication and synchronization overhead at
simulation runtime; the scheduler attempts to minimize the number of
MTasks for this reason.</p>
<p>Ignoring this warning will only slow simulations, it will simulate
correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNPACKED">
<span id="cmdoption-arg-unpacked"></span><span class="sig-name descname"><span class="pre">UNPACKED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNPACKED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that unpacked structs and unions are not supported.</p>
<p>Ignoring this warning will make Verilator treat the structure as packed,
which may make Verilator simulations differ from other simulators. This
downgrading may also result what would normally be a legal unpacked
struct/array inside an unpacked struct/array becoming an illegal
unpacked struct/array inside a packed struct/array.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNSIGNED">
<span id="cmdoption-arg-unsigned"></span><span class="sig-name descname"><span class="pre">UNSIGNED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNSIGNED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the code is comparing a unsigned value in a way that implies
it is signed, for example “X &lt; 0” will always be false when X is
unsigned.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNSUPPORTED">
<span class="sig-name descname"><span class="pre">UNSUPPORTED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNSUPPORTED" title="Permalink to this definition">¶</a></dt>
<dd><p>Error that a construct might be legal according to IEEE but is not
currently supported by Verilator.</p>
<p>This error may be ignored with <a class="reference internal" href="exe_verilator.html#cmdoption-bbox-unsup"><code class="xref std std-option docutils literal notranslate"><span class="pre">--bbox-unsup</span></code></a>, however this will
make the design simulate incorrectly; see the details under
<a class="reference internal" href="exe_verilator.html#cmdoption-bbox-unsup"><code class="xref std std-option docutils literal notranslate"><span class="pre">--bbox-unsup</span></code></a>.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-UNUSED">
<span id="cmdoption-arg-unused"></span><span class="sig-name descname"><span class="pre">UNUSED</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-UNUSED" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that the specified signal or parameter is never used/consumed.
Verilator is fairly liberal in the usage calculations; making a signal
public, a signal matching the <a class="reference internal" href="exe_verilator.html#cmdoption-unused-regexp"><code class="xref std std-option docutils literal notranslate"><span class="pre">--unused-regexp</span></code></a> option (default
“*unused*” or accessing only a single array element marks the entire
signal as used.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>A recommended style for unused nets is to put at the bottom of a file
code similar to the following:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">wire</span><span class="w"> </span><span class="n">_unused_ok</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="w"></span>
<span class="w">                    </span><span class="n">sig_not_used_a</span><span class="p">,</span><span class="w"></span>
<span class="w">                    </span><span class="n">sig_not_used_yet_b</span><span class="p">,</span><span class="w">  </span><span class="c1">// To be fixed</span>
<span class="w">                    </span><span class="mb">1&#39;b0</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>The reduction AND and constant zeros mean the net will always be zero,
so won’t use simulation runtime.  The redundant leading and trailing
zeros avoid syntax errors if there are no signals between them.  The
magic name “unused” (controlled by <a class="reference internal" href="exe_verilator.html#cmdoption-unused-regexp"><code class="xref std std-option docutils literal notranslate"><span class="pre">--unused-regexp</span></code></a> option) is
recognized by Verilator and suppresses warnings; if using other lint
tools, either teach it to the tool to ignore signals with “unused” in
the name, or put the appropriate lint_off around the wire.  Having
unused signals in one place makes it easy to find what is unused, and
reduces the number of lint_off pragmas, reducing bugs.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-USERERROR">
<span id="cmdoption-arg-usererror"></span><span class="sig-name descname"><span class="pre">USERERROR</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-USERERROR" title="Permalink to this definition">¶</a></dt>
<dd><p>A SystemVerilog elaboration-time assertion error was executed.
IEEE 1800-2017 20.11 requires this error.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="p">$</span><span class="n">error</span><span class="p">(</span><span class="s">&quot;User elaboration-time error&quot;</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">USERERROR</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="n">User</span> <span class="n">elaboration</span><span class="o">-</span><span class="n">time</span> <span class="n">error</span>
</pre></div>
</div>
<p>To resolve, examine the code and rectify the cause of the error.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-USERFATAL">
<span id="cmdoption-arg-userfatal"></span><span class="sig-name descname"><span class="pre">USERFATAL</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-USERFATAL" title="Permalink to this definition">¶</a></dt>
<dd><p>A SystemVerilog elaboration-time assertion fatal was executed.
IEEE 1800-2017 20.11 requires this error.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;User elaboration-time fatal&quot;</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">USERFATAL</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="n">User</span> <span class="n">elaboration</span><span class="o">-</span><span class="n">time</span> <span class="n">fatal</span>
</pre></div>
</div>
<p>To resolve, examine the code and rectify the cause of the fatal.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-USERINFO">
<span id="cmdoption-arg-userinfo"></span><span class="sig-name descname"><span class="pre">USERINFO</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-USERINFO" title="Permalink to this definition">¶</a></dt>
<dd><p>A SystemVerilog elaboration-time assertion print was executed.  This is
not an error nor warning.  IEEE 1800-2017 20.11 requires this behavior.</p>
<p>Example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="p">$</span><span class="n">info</span><span class="p">(</span><span class="s">&quot;User elaboration-time info&quot;</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">-</span><span class="n">Info</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="n">User</span> <span class="n">elaboration</span><span class="o">-</span><span class="n">time</span> <span class="n">info</span>
</pre></div>
</div>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-USERWARN">
<span id="cmdoption-arg-userwarn"></span><span class="sig-name descname"><span class="pre">USERWARN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-USERWARN" title="Permalink to this definition">¶</a></dt>
<dd><p>A SystemVerilog elaboration-time assertion warning was executed.
IEEE 1800-2017 20.11 requires this warning.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="p">$</span><span class="n">warning</span><span class="p">(</span><span class="s">&quot;User elaboration-time warning&quot;</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">USERWARN</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">7</span> <span class="n">User</span> <span class="n">elaboration</span><span class="o">-</span><span class="n">time</span> <span class="n">warning</span>
</pre></div>
</div>
<p>To resolve, examine the code and rectify the cause of the error.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-VARHIDDEN">
<span id="cmdoption-arg-varhidden"></span><span class="sig-name descname"><span class="pre">VARHIDDEN</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-VARHIDDEN" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that a task, function, or begin/end block is declaring a variable
by the same name as a variable in the upper level module or begin/end
block (thus hiding the upper variable from being able to be used.)
Rename the variable to avoid confusion when reading the code.</p>
<p>Disabled by default as this is a code style warning; it will simulate
correctly.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="k">module</span><span class="w"> </span><span class="n">t</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">2</span><span class="w">   </span><span class="kt">integer</span><span class="w"> </span><span class="n">t</span><span class="p">;</span><span class="w">  </span><span class="c1">//&lt;--- Warning (&#39;t&#39; hidden by module &#39;t&#39;)</span>
</span><span class="linenos">3</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">VARHIDDEN</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">2</span><span class="p">:</span><span class="mi">12</span> <span class="n">Declaration</span> <span class="n">of</span> <span class="n">signal</span> <span class="n">hides</span> <span class="n">declaration</span> <span class="ow">in</span> <span class="n">upper</span> <span class="n">scope</span><span class="p">:</span> <span class="s1">&#39;t&#39;</span>
                    <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="mi">8</span> <span class="o">...</span> <span class="n">Location</span> <span class="n">of</span> <span class="n">original</span> <span class="n">declaration</span>
</pre></div>
</div>
<p>To resolve, rename the variable to a unique name.</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-WIDTH">
<span id="cmdoption-arg-width"></span><span class="sig-name descname"><span class="pre">WIDTH</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-WIDTH" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that based on width rules of Verilog:</p>
<ul class="simple">
<li><p>Two operands have different widths, e.g. adding a 2-bit and 5-bit
number.</p></li>
<li><p>A part select has a different size then needed to index into the
packed or unpacked array (etc).</p></li>
</ul>
<p>Verilator for attempts to track the minimum width of unsized constants
and will suppress the warning when the minimum width is appropriate to
fit the required size.</p>
<p>Ignoring this warning will only suppress the lint check, it will
simulate correctly.</p>
<p>The recommendation is to fix these issues by:</p>
<ul class="simple">
<li><p>Resizing the variable or constant.  E.g. <code class="code docutils literal notranslate"><span class="pre">2'd2</span></code> instead of <code class="code docutils literal notranslate"><span class="pre">3'd2</span></code>.</p></li>
<li><p>Using <code class="code docutils literal notranslate"><span class="pre">'0</span></code> or <code class="code docutils literal notranslate"><span class="pre">'1</span></code>.</p></li>
<li><p>Using part select to narrow a variable. E.g. <code class="code docutils literal notranslate"><span class="pre">too_wide[1:0]</span></code>.</p></li>
<li><p>Using concatenate to widen a variable. E.g. <code class="code docutils literal notranslate"><span class="pre">{1'b1,</span> <span class="pre">too_narrow}</span></code>.</p></li>
<li><p>Using cast to resize a variable. E.g. <code class="code docutils literal notranslate"><span class="pre">23'(wrong_sized)</span></code>.</p></li>
</ul>
<p>For example this is a missized index:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span><span class="w">   </span><span class="kt">int</span><span class="w"> </span><span class="n">array</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span><span class="w"></span>
<span class="linenos">2</span><span class="w">   </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_addr</span><span class="p">;</span><span class="w"></span>
<span class="hll"><span class="linenos">3</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">rd_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">array</span><span class="p">[</span><span class="n">rd_addr</span><span class="p">];</span><span class="w">  </span><span class="c1">//&lt;--- Warning</span>
</span></pre></div>
</div>
<p>Results in:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="ne">Warning</span><span class="o">-</span><span class="n">WIDTH</span><span class="p">:</span> <span class="n">example</span><span class="o">.</span><span class="n">v</span><span class="p">:</span><span class="mi">3</span><span class="p">:</span><span class="mi">29</span> <span class="n">Bit</span> <span class="n">extraction</span> <span class="n">of</span> <span class="n">array</span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">requires</span> <span class="mi">3</span> <span class="n">bit</span> <span class="n">index</span><span class="p">,</span> <span class="ow">not</span> <span class="mi">2</span> <span class="n">bits</span><span class="o">.</span>
</pre></div>
</div>
<p>One possible fix:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="hll"><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">rd_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">array</span><span class="p">[{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">rd_addr</span><span class="p">}];</span><span class="w">  </span><span class="c1">//&lt;--- Fixed</span>
</span></pre></div>
</div>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-WIDTHCONCAT">
<span id="cmdoption-arg-widthconcat"></span><span class="sig-name descname"><span class="pre">WIDTHCONCAT</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-WIDTHCONCAT" title="Permalink to this definition">¶</a></dt>
<dd><p>Warns that based on width rules of Verilog, a concatenate or replication
has an indeterminate width.  In most cases this violates the Verilog
rule that widths inside concatenates and replicates must be sized, and
should be fixed in the code.</p>
<p>Faulty example:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">concat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>An example where this is technically legal (though still bad form) is:</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="k">parameter</span><span class="w"> </span><span class="n">PAR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w"></span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">concat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">PAR</span><span class="p">,</span><span class="w"> </span><span class="n">PAR</span><span class="p">};</span><span class="w"></span>
</pre></div>
</div>
<p>The correct fix is to either size the 1 (<code class="code docutils literal notranslate"><span class="pre">32'h1</span></code>), or add the
width to the parameter definition (<code class="code docutils literal notranslate"><span class="pre">parameter</span> <span class="pre">[31:0]</span></code>), or add the
width to the parameter usage (<code class="code docutils literal notranslate"><span class="pre">{PAR[31:0],</span> <span class="pre">PAR[31:0]}</span></code>).</p>
</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="exe_sim.html" class="btn btn-neutral float-left" title="Simulation Runtime Arguments" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="files.html" class="btn btn-neutral float-right" title="Files" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; <a href="copyright.html">Copyright</a> 2021 by Wilson Snyder, under LGPL-3.0 or Artistic-2.0.</p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
    <!-- Theme Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-D27B0C9QEB"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'G-D27B0C9QEB', {
          'anonymize_ip': false,
      });
    </script> 

</body>
</html>