--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Spartan3E_PicoBlaze_Led.twx Spartan3E_PicoBlaze_Led.ncd -o
Spartan3E_PicoBlaze_Led.twr Spartan3E_PicoBlaze_Led.pcf -ucf sharkboard.ucf

Design file:              Spartan3E_PicoBlaze_Led.ncd
Physical constraint file: Spartan3E_PicoBlaze_Led.pcf
Device,package,speed:     xc3s100e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14738 paths analyzed, 978 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.487ns.
--------------------------------------------------------------------------------

Paths for end point ficha/w_rgb_2 (SLICE_X12Y17.F1), 686 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_5 (FF)
  Destination:          ficha/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.483ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_5 to ficha/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.592   vga/h_count_reg<5>
                                                       vga/h_count_reg_5
    SLICE_X29Y1.F4       net (fanout=187)      2.869   vga/h_count_reg<5>
    SLICE_X29Y1.X        Tilo                  0.704   ficha/lectura_sub0001<5>
                                                       ficha/Msub_lectura_sub0001_xor<5>11
    SLICE_X0Y6.F1        net (fanout=105)      2.725   ficha/lectura_sub0001<5>
    SLICE_X0Y6.X         Tif5x                 1.152   ficha/Mrom_w_rgb_varindex00001831_17_f52
                                                       ficha/Mrom_w_rgb_varindex00001831_184
                                                       ficha/Mrom_w_rgb_varindex00001831_17_f5_1
    SLICE_X4Y3.F3        net (fanout=1)        0.876   ficha/Mrom_w_rgb_varindex00001831_17_f52
    SLICE_X4Y3.X         Tilo                  0.759   N159
                                                       ficha/lectura<7>1501_SW0
    SLICE_X13Y14.G3      net (fanout=1)        1.109   N159
    SLICE_X13Y14.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_91
                                                       ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.FXINA   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.F1      net (fanout=1)        0.409   ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.CLK     Tfck                  0.892   ficha/w_rgb<2>
                                                       ficha/w_rgb_varindex0000<2>82
                                                       ficha/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     13.483ns (5.495ns logic, 7.988ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_5 (FF)
  Destination:          ficha/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.436ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_5 to ficha/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.592   vga/h_count_reg<5>
                                                       vga/h_count_reg_5
    SLICE_X29Y1.F4       net (fanout=187)      2.869   vga/h_count_reg<5>
    SLICE_X29Y1.X        Tilo                  0.704   ficha/lectura_sub0001<5>
                                                       ficha/Msub_lectura_sub0001_xor<5>11
    SLICE_X0Y6.G4        net (fanout=105)      2.678   ficha/lectura_sub0001<5>
    SLICE_X0Y6.X         Tif5x                 1.152   ficha/Mrom_w_rgb_varindex00001831_17_f52
                                                       ficha/Mrom_w_rgb_varindex00001831_192
                                                       ficha/Mrom_w_rgb_varindex00001831_17_f5_1
    SLICE_X4Y3.F3        net (fanout=1)        0.876   ficha/Mrom_w_rgb_varindex00001831_17_f52
    SLICE_X4Y3.X         Tilo                  0.759   N159
                                                       ficha/lectura<7>1501_SW0
    SLICE_X13Y14.G3      net (fanout=1)        1.109   N159
    SLICE_X13Y14.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_91
                                                       ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.FXINA   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.F1      net (fanout=1)        0.409   ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.CLK     Tfck                  0.892   ficha/w_rgb<2>
                                                       ficha/w_rgb_varindex0000<2>82
                                                       ficha/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     13.436ns (5.495ns logic, 7.941ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_3 (FF)
  Destination:          ficha/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_3 to ficha/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.592   vga/h_count_reg<3>
                                                       vga/h_count_reg_3
    SLICE_X29Y1.F2       net (fanout=373)      2.706   vga/h_count_reg<3>
    SLICE_X29Y1.X        Tilo                  0.704   ficha/lectura_sub0001<5>
                                                       ficha/Msub_lectura_sub0001_xor<5>11
    SLICE_X0Y6.F1        net (fanout=105)      2.725   ficha/lectura_sub0001<5>
    SLICE_X0Y6.X         Tif5x                 1.152   ficha/Mrom_w_rgb_varindex00001831_17_f52
                                                       ficha/Mrom_w_rgb_varindex00001831_184
                                                       ficha/Mrom_w_rgb_varindex00001831_17_f5_1
    SLICE_X4Y3.F3        net (fanout=1)        0.876   ficha/Mrom_w_rgb_varindex00001831_17_f52
    SLICE_X4Y3.X         Tilo                  0.759   N159
                                                       ficha/lectura<7>1501_SW0
    SLICE_X13Y14.G3      net (fanout=1)        1.109   N159
    SLICE_X13Y14.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_91
                                                       ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.FXINA   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001831_7_f5
    SLICE_X13Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001831_6_f6
                                                       ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.F1      net (fanout=1)        0.409   ficha/Mrom_w_rgb_varindex00001831_6_f6
    SLICE_X12Y17.CLK     Tfck                  0.892   ficha/w_rgb<2>
                                                       ficha/w_rgb_varindex0000<2>82
                                                       ficha/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     13.320ns (5.495ns logic, 7.825ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point ficha/w_rgb_1 (SLICE_X14Y12.F3), 286 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_5 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.416ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_5 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.592   vga/h_count_reg<5>
                                                       vga/h_count_reg_5
    SLICE_X29Y1.F4       net (fanout=187)      2.869   vga/h_count_reg<5>
    SLICE_X29Y1.X        Tilo                  0.704   ficha/lectura_sub0001<5>
                                                       ficha/Msub_lectura_sub0001_xor<5>11
    SLICE_X0Y5.BX        net (fanout=105)      2.963   ficha/lectura_sub0001<5>
    SLICE_X0Y5.X         Tbxx                  0.806   ficha/Mrom_w_rgb_varindex00001331_19_f51
                                                       ficha/Mrom_w_rgb_varindex00001331_19_f5_0
    SLICE_X2Y4.F2        net (fanout=1)        0.398   ficha/Mrom_w_rgb_varindex00001331_19_f51
    SLICE_X2Y4.X         Tilo                  0.759   ficha/lectura<6>12
                                                       ficha/lectura<6>741
    SLICE_X15Y15.G1      net (fanout=1)        1.374   ficha/lectura<6>12
    SLICE_X15Y15.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001331_11_f5
                                                       ficha/Mrom_w_rgb_varindex00001331_13
                                                       ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.FXINB   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001331_9_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.F3      net (fanout=1)        0.270   ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.CLK     Tfck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_G
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     13.416ns (5.542ns logic, 7.874ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_3 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.253ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_3 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.592   vga/h_count_reg<3>
                                                       vga/h_count_reg_3
    SLICE_X29Y1.F2       net (fanout=373)      2.706   vga/h_count_reg<3>
    SLICE_X29Y1.X        Tilo                  0.704   ficha/lectura_sub0001<5>
                                                       ficha/Msub_lectura_sub0001_xor<5>11
    SLICE_X0Y5.BX        net (fanout=105)      2.963   ficha/lectura_sub0001<5>
    SLICE_X0Y5.X         Tbxx                  0.806   ficha/Mrom_w_rgb_varindex00001331_19_f51
                                                       ficha/Mrom_w_rgb_varindex00001331_19_f5_0
    SLICE_X2Y4.F2        net (fanout=1)        0.398   ficha/Mrom_w_rgb_varindex00001331_19_f51
    SLICE_X2Y4.X         Tilo                  0.759   ficha/lectura<6>12
                                                       ficha/lectura<6>741
    SLICE_X15Y15.G1      net (fanout=1)        1.374   ficha/lectura<6>12
    SLICE_X15Y15.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001331_11_f5
                                                       ficha/Mrom_w_rgb_varindex00001331_13
                                                       ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.FXINB   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001331_9_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.F3      net (fanout=1)        0.270   ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.CLK     Tfck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_G
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     13.253ns (5.542ns logic, 7.711ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_3 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_3 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.592   vga/h_count_reg<3>
                                                       vga/h_count_reg_3
    SLICE_X20Y14.G4      net (fanout=373)      2.333   vga/h_count_reg<3>
    SLICE_X20Y14.Y       Tilo                  0.759   ficha/lectura_sub0001<4>1
                                                       ficha/Msub_lectura_sub0001_xor<4>11
    SLICE_X0Y5.F4        net (fanout=61)       2.875   ficha/lectura_sub0001<4>
    SLICE_X0Y5.X         Tif5x                 1.152   ficha/Mrom_w_rgb_varindex00001331_19_f51
                                                       ficha/Mrom_w_rgb_varindex00001331_202
                                                       ficha/Mrom_w_rgb_varindex00001331_19_f5_0
    SLICE_X2Y4.F2        net (fanout=1)        0.398   ficha/Mrom_w_rgb_varindex00001331_19_f51
    SLICE_X2Y4.X         Tilo                  0.759   ficha/lectura<6>12
                                                       ficha/lectura<6>741
    SLICE_X15Y15.G1      net (fanout=1)        1.374   ficha/lectura<6>12
    SLICE_X15Y15.F5      Tif5                  0.875   ficha/Mrom_w_rgb_varindex00001331_11_f5
                                                       ficha/Mrom_w_rgb_varindex00001331_13
                                                       ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.FXINB   net (fanout=1)        0.000   ficha/Mrom_w_rgb_varindex00001331_11_f5
    SLICE_X15Y14.Y       Tif6y                 0.521   ficha/Mrom_w_rgb_varindex00001331_9_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.F3      net (fanout=1)        0.270   ficha/Mrom_w_rgb_varindex00001331_9_f6
    SLICE_X14Y12.CLK     Tfck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_G
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     13.193ns (5.943ns logic, 7.250ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ficha/w_rgb_1 (SLICE_X14Y12.G3), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_4 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.154ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_4 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.YQ      Tcko                  0.652   vga/h_count_reg<5>
                                                       vga/h_count_reg_4
    SLICE_X12Y22.G2      net (fanout=393)      1.799   vga/h_count_reg<4>
    SLICE_X12Y22.Y       Tilo                  0.759   ficha/lectura_sub0001<9>
                                                       ficha/Msub_lectura_sub0001_cy<6>11
    SLICE_X13Y21.G3      net (fanout=4)        0.408   ficha/Msub_lectura_sub0001_cy<6>
    SLICE_X13Y21.Y       Topgy                 1.231   ficha/lectura<6>
                                                       ficha/Madd_lectura_Madd_lut<7>
                                                       ficha/Madd_lectura_Madd_xor<7>
    SLICE_X27Y0.BY       net (fanout=40)       3.333   ficha/lectura<7>
    SLICE_X27Y0.Y        Tbyy                  0.850   ficha/Mrom_w_rgb_varindex00001331_12_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.G1       net (fanout=1)        0.627   ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.Y        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/lectura<8>1
    SLICE_X26Y9.F3       net (fanout=1)        0.023   ficha/lectura<8>1/O
    SLICE_X26Y9.X        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.G3      net (fanout=1)        0.669   ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.CLK     Tgck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_F
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     13.154ns (6.295ns logic, 6.859ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_3_1 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.831ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_3_1 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.YQ      Tcko                  0.587   vga/h_count_reg_2_1
                                                       vga/h_count_reg_3_1
    SLICE_X12Y21.F2      net (fanout=2)        1.063   vga/h_count_reg_3_1
    SLICE_X12Y21.X       Tilo                  0.759   ficha/lectura_sub0001<6>
                                                       ficha/Msub_lectura_sub0001_xor<6>11
    SLICE_X13Y21.F1      net (fanout=1)        0.476   ficha/lectura_sub0001<6>
    SLICE_X13Y21.Y       Topy                  1.641   ficha/lectura<6>
                                                       ficha/Madd_lectura_Madd_lut<6>
                                                       ficha/Madd_lectura_Madd_cy<6>
                                                       ficha/Madd_lectura_Madd_xor<7>
    SLICE_X27Y0.BY       net (fanout=40)       3.333   ficha/lectura<7>
    SLICE_X27Y0.Y        Tbyy                  0.850   ficha/Mrom_w_rgb_varindex00001331_12_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.G1       net (fanout=1)        0.627   ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.Y        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/lectura<8>1
    SLICE_X26Y9.F3       net (fanout=1)        0.023   ficha/lectura<8>1/O
    SLICE_X26Y9.X        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.G3      net (fanout=1)        0.669   ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.CLK     Tgck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_F
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     12.831ns (6.640ns logic, 6.191ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/h_count_reg_3 (FF)
  Destination:          ficha/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.443ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/h_count_reg_3 to ficha/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.592   vga/h_count_reg<3>
                                                       vga/h_count_reg_3
    SLICE_X12Y22.G1      net (fanout=373)      1.148   vga/h_count_reg<3>
    SLICE_X12Y22.Y       Tilo                  0.759   ficha/lectura_sub0001<9>
                                                       ficha/Msub_lectura_sub0001_cy<6>11
    SLICE_X13Y21.G3      net (fanout=4)        0.408   ficha/Msub_lectura_sub0001_cy<6>
    SLICE_X13Y21.Y       Topgy                 1.231   ficha/lectura<6>
                                                       ficha/Madd_lectura_Madd_lut<7>
                                                       ficha/Madd_lectura_Madd_xor<7>
    SLICE_X27Y0.BY       net (fanout=40)       3.333   ficha/lectura<7>
    SLICE_X27Y0.Y        Tbyy                  0.850   ficha/Mrom_w_rgb_varindex00001331_12_f6
                                                       ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.G1       net (fanout=1)        0.627   ficha/Mrom_w_rgb_varindex00001331_12_f6
    SLICE_X26Y9.Y        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/lectura<8>1
    SLICE_X26Y9.F3       net (fanout=1)        0.023   ficha/lectura<8>1/O
    SLICE_X26Y9.X        Tilo                  0.759   ficha/Mrom_w_rgb_varindex00001331_6
                                                       ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.G3      net (fanout=1)        0.669   ficha/Mrom_w_rgb_varindex00001331_6
    SLICE_X14Y12.CLK     Tgck                  1.285   ficha/w_rgb<1>
                                                       ficha/w_rgb_varindex0000<1>_F
                                                       ficha/w_rgb_varindex0000<1>
                                                       ficha/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     12.443ns (6.235ns logic, 6.208ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_0/G (SLICE_X2Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_0 (FF)
  Destination:          kcpsm3_inst/stack_bit_0/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_0 to kcpsm3_inst/stack_bit_0/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.XQ       Tcko                  0.473   address<0>
                                                       kcpsm3_inst/pc_loop_register_bit_0
    SLICE_X2Y19.BY       net (fanout=3)        0.460   address<0>
    SLICE_X2Y19.CLK      Tdh         (-Th)     0.127   kcpsm3_inst/stack_pop_data<0>
                                                       kcpsm3_inst/stack_bit_0/G
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.346ns logic, 0.460ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_9/G (SLICE_X0Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_9 (FF)
  Destination:          kcpsm3_inst/stack_bit_9/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_9 to kcpsm3_inst/stack_bit_9/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.YQ       Tcko                  0.470   address<8>
                                                       kcpsm3_inst/pc_loop_register_bit_9
    SLICE_X0Y23.BY       net (fanout=3)        0.469   address<9>
    SLICE_X0Y23.CLK      Tdh         (-Th)     0.127   kcpsm3_inst/stack_pop_data<9>
                                                       kcpsm3_inst/stack_bit_9/G
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.343ns logic, 0.469ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_5/G (SLICE_X2Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_5 (FF)
  Destination:          kcpsm3_inst/stack_bit_5/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_5 to kcpsm3_inst/stack_bit_5/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.YQ       Tcko                  0.470   address<4>
                                                       kcpsm3_inst/pc_loop_register_bit_5
    SLICE_X2Y21.BY       net (fanout=3)        0.469   address<5>
    SLICE_X2Y21.CLK      Tdh         (-Th)     0.127   kcpsm3_inst/stack_pop_data<5>
                                                       kcpsm3_inst/stack_bit_5/G
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.343ns logic, 0.469ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |   13.487|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14738 paths, 0 nets, and 4365 connections

Design statistics:
   Minimum period:  13.487ns{1}   (Maximum frequency:  74.145MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 16 17:22:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



