// Seed: 928722888
module module_0 ();
  assign module_2.id_0 = 0;
  always id_1 <= id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri  id_1,
    output wire id_2
);
  assign id_1 = 1;
  uwire id_4;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  logic id_0,
    input  uwire id_1,
    input  logic id_2,
    output tri1  id_3
);
  reg id_5;
  generate
    logic id_6;
    begin : LABEL_0
      wire id_7;
      wire id_8;
    end
    for (id_9 = id_6; id_0; id_9 = id_6) begin : LABEL_0
      always id_5 <= id_2;
    end : SymbolIdentifier
  endgenerate
  if (1) wire id_10;
  else assign id_6 = 1;
  wire id_11;
  final $display;
  supply1 id_12;
  module_0 modCall_1 ();
  wire id_13;
  always id_9 <= 1;
  assign id_9  = id_2;
  assign id_12 = 1;
endmodule
