From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: fuzzball <github@fuckin.rash.jp>
Date: Thu, 4 Sep 2025 16:41:29 +0900
Subject: [PATCH] 8492: 80251: Correct register mapping for rm47_d1

Fix rm47_d1
---
 Ghidra/Processors/8051/data/languages/80251.sinc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/Ghidra/Processors/8051/data/languages/80251.sinc b/Ghidra/Processors/8051/data/languages/80251.sinc
index 2658335ab4..f2afc610e5 100644
--- a/Ghidra/Processors/8051/data/languages/80251.sinc
+++ b/Ghidra/Processors/8051/data/languages/80251.sinc
@@ -58,7 +58,7 @@ attach variables  [ rm47 rm03 rm47_ rm03_ ] [
 ];
 
 attach variables  [ rm47_d1 ] [ 
-	R0  R0  R2  R2  R4  R3  R6  R6 
+	R0  R0  R2  R2  R4  R4  R6  R6
 	R8  R8  B   B R12 R12 R14 R14 
 ];
 
-- 
2.45.1

