{"Source Block": ["hdl/library/util_rfifo/util_rfifo.v@100:110@HdlIdDef", "  reg                             m_runf_m2 = 'd0;\n  reg                             m_runf = 'd0;\n\n  // internal signals\n\n  wire                            m_runf_s;\n\n  // defaults\n\n  assign fifo_rst = ~rstn;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[105, "  wire                            m_runf_s;\n"]], "Add": [[105, "  always @(posedge dac_clk) begin\n"], [105, "    dac_runf_m[0] <= dma_runf | fifo_runf;\n"], [105, "    dac_runf_m[1] <= dac_runf_m[0];\n"], [105, "    dac_runf <= dac_runf_m[1];\n"], [105, "  end\n"]]}}