// Seed: 2106753619
module module_0;
  logic id_0;
  reg   id_1;
  reg id_2, id_3;
  assign id_3 = id_3;
  initial id_2 <= #1 id_1 ? id_1 : 1;
endmodule
