/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [28:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[11] | in_data[185]) & in_data[111]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_15z) & celloutsig_1_9z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[0]) & celloutsig_0_1z[2]);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_1_11z = in_data[143] | ~(celloutsig_1_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_12z ^ celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_14z[4:1] / { 1'h1, in_data[118], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_1_8z = { in_data[166:161], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } === in_data[119:110];
  assign celloutsig_1_6z = celloutsig_1_0z[19:5] <= { celloutsig_1_0z[10:6], 1'h1, celloutsig_1_5z, 1'h1, celloutsig_1_4z, 1'h1, celloutsig_1_1z, celloutsig_1_1z, 1'h1, celloutsig_1_5z, 1'h1 };
  assign celloutsig_1_4z = { in_data[138], celloutsig_1_3z, celloutsig_1_1z, 1'h1 } != { in_data[169:167], celloutsig_1_3z };
  assign celloutsig_1_15z = in_data[147:143] !== { celloutsig_1_14z[7], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_0z = ~ in_data[185:157];
  assign celloutsig_0_0z = | in_data[77:75];
  assign celloutsig_1_9z = | { in_data[127:126], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = | { celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_3z = ^ celloutsig_1_0z[12:0];
  assign celloutsig_1_5z = ^ { in_data[136:135], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, 1'h1 };
  assign celloutsig_1_14z = { in_data[159:157], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z } >>> in_data[130:123];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[95:87], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[131:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
