```verilog
module ROM (
    input [7:0] addr,
    output reg [15:0] dout
);

    // Memory array to store ROM data
    reg [15:0] mem [0:255];

    // Initialize memory with predefined values
    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        
        // Initialize other memory locations with default data if necessary
        // For example, you can set them to zero, or some other initial data
        // Uncomment the following loop to initialize remaining memory locations to zero
        /*
        integer i;
        for (i = 4; i < 256; i = i + 1) begin
            mem[i] = 16'h0000;
        end
        */
    end

    // Always block to provide output data based on the current address
    always @(*) begin
        dout = mem[addr];
    end

endmodule
```