

`timescale 1 ps/ 1 ps
module LFSR_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clk;
reg load;
reg rst_n;
reg [7:0] seed;
// wires                                               
wire [7:0]  rand_num_out;

// assign statements (if any)                          
LFSR i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.load(load),
	.rand_num_out(rand_num_out),
	.rst_n(rst_n),
	.seed(seed)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin
     clk <= 1'b0; 	 
     seed <= 8'b11111111;
	 rst_n <=1'b0;
	 load <= 1'b0;
     #10 rst_n <= 1'b1;    
	 #10 load <= 1'b1;
	 #5 load <= 1'b0;                                            
                     
end                                                    
always #5 clk_i =~clk_i ;                                     
endmodule

