ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SCB_1_I2C_MASTER.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.comm	SCB_1_mstrStatus,2,2
  20              		.comm	SCB_1_mstrControl,1,1
  21              		.comm	SCB_1_mstrRdBufPtr,4,4
  22              		.comm	SCB_1_mstrRdBufSize,4,4
  23              		.comm	SCB_1_mstrRdBufIndex,4,4
  24              		.comm	SCB_1_mstrWrBufPtr,4,4
  25              		.comm	SCB_1_mstrWrBufSize,4,4
  26              		.comm	SCB_1_mstrWrBufIndex,4,4
  27              		.comm	SCB_1_mstrWrBufIndexTmp,4,4
  28              		.section	.text.SCB_1_I2CMasterWriteBuf,"ax",%progbits
  29              		.align	2
  30              		.global	SCB_1_I2CMasterWriteBuf
  31              		.code	16
  32              		.thumb_func
  33              		.type	SCB_1_I2CMasterWriteBuf, %function
  34              	SCB_1_I2CMasterWriteBuf:
  35              	.LFB2:
  36              		.file 1 "Generated_Source\\PSoC4\\SCB_1_I2C_MASTER.c"
   1:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \file SCB_1_I2C_MASTER.c
   3:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \version 4.0
   4:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
   5:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \brief
   6:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  I2C Master mode.
   8:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
   9:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Note:
  10:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
  11:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \copyright
  13:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  19:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #include "SCB_1_PVT.h"
  20:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #include "SCB_1_I2C_PVT.h"
  21:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 2


  22:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #if(SCB_1_I2C_MASTER_CONST)
  23:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  24:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /***************************************
  25:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *      I2C Master Private Vars
  26:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ***************************************/
  27:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  28:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /* Master variables */
  29:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint16 SCB_1_mstrStatus;      /* Master Status byte  */
  30:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint8  SCB_1_mstrControl;     /* Master Control byte */
  31:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  32:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /* Receive buffer variables */
  33:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint8 * SCB_1_mstrRdBufPtr;   /* Pointer to Master Read buffer */
  34:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint32  SCB_1_mstrRdBufSize;  /* Master Read buffer size       */
  35:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint32  SCB_1_mstrRdBufIndex; /* Master Read buffer Index      */
  36:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  37:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /* Transmit buffer variables */
  38:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint8 * SCB_1_mstrWrBufPtr;   /* Pointer to Master Write buffer */
  39:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint32  SCB_1_mstrWrBufSize;  /* Master Write buffer size       */
  40:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint32  SCB_1_mstrWrBufIndex; /* Master Write buffer Index      */
  41:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** volatile uint32  SCB_1_mstrWrBufIndexTmp; /* Master Write buffer Index Tmp */
  42:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  43:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #if (!SCB_1_CY_SCBIP_V0 && \
  44:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_I2C_MULTI_MASTER_SLAVE_CONST && SCB_1_I2C_WAKE_ENABLE_CONST)
  45:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     static void SCB_1_I2CMasterDisableEcAm(void);
  46:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #else
  47:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     #define SCB_1_I2CMasterDisableEcAm()     do{ /* Empty */ }while(0)
  48:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #endif /* (!SCB_1_CY_SCBIP_V0) */
  49:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  50:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** static uint32 SCB_1_I2CMasterHandleStatus(uint32 status);
  51:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** static uint32 SCB_1_I2CMasterWaitOneUnit(uint32 *timeout);
  52:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  53:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
  54:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
  55:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterWriteBuf
  56:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
  57:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
  58:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device.
  59:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Once the data transfer is initiated by this function, further data transfer
  60:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  is handled by the included ISR.
  61:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Enables the I2C interrupt and clears SCB_1_I2C_MSTAT_WR_CMPLT
  62:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  status.
  63:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
  64:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param slaveAddr: 7-bit slave address.
  65:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param xferData: Pointer to buffer of data to be sent.
  66:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param cnt: Size of buffer to send.
  67:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param mode: Transfer mode defines:
  68:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  (1) Whether a start or restart condition is generated at the beginning
  69:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  of the transfer, and
  70:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  (2) Whether the transfer is completed or halted before the stop
  71:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  condition is generated on the bus.Transfer mode, mode constants
  72:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  may be ORed together.
  73:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MODE_COMPLETE_XFER - Perform complete transfer
  74:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    from Start to Stop.
  75:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MODE_REPEAT_START - Send Repeat Start instead
  76:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    of Start. A Stop is generated after transfer is completed unless
  77:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    NO_STOP is specified.
  78:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MODE_NO_STOP Execute transfer without a Stop.
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 3


  79:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The following transfer expected to perform ReStart.
  80:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
  81:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
  82:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Error status.
  83:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_NO_ERROR - Function complete without error.
  84:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The master started the transfer.
  85:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_BUS_BUSY - Bus is busy. Nothing was sent on
  86:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    the bus. The attempt has to be retried.
  87:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_NOT_READY - Master is not ready for to start
  88:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    transfer. A master still has not completed previous transaction or a
  89:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    slave operation is in progress (in multi-master-slave configuration).
  90:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Nothing was sent on the bus. The attempt has to be retried.
  91:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
  92:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
  93:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus  - used to store current status of I2C Master.
  94:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_state       - used to store current state of software FSM.
  95:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrControl - used to control master end of transaction with
  96:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  or without the Stop generation.
  97:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrWrBufPtr - used to store pointer to master write buffer.
  98:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrWrBufIndex - used to current index within master write
  99:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  buffer.
 100:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrWrBufSize - used to store master write buffer size.
 101:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 102:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 103:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterWriteBuf(uint32 slaveAddress, uint8 * wrData, uint32 cnt, uint32 mode)
 104:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
  37              		.loc 1 104 0
  38              		.cfi_startproc
  39              		@ args = 0, pretend = 0, frame = 24
  40              		@ frame_needed = 1, uses_anonymous_args = 0
  41 0000 80B5     		push	{r7, lr}
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 86B0     		sub	sp, sp, #24
  46              		.cfi_def_cfa_offset 32
  47 0004 00AF     		add	r7, sp, #0
  48              		.cfi_def_cfa_register 7
  49 0006 F860     		str	r0, [r7, #12]
  50 0008 B960     		str	r1, [r7, #8]
  51 000a 7A60     		str	r2, [r7, #4]
  52 000c 3B60     		str	r3, [r7]
 105:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus;
 106:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 107:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     errStatus = SCB_1_I2C_MSTR_NOT_READY;
  53              		.loc 1 107 0
  54 000e 0423     		movs	r3, #4
  55 0010 7B61     		str	r3, [r7, #20]
 108:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 109:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(NULL != wrData)  /* Check buffer pointer */
  56              		.loc 1 109 0
  57 0012 BB68     		ldr	r3, [r7, #8]
  58 0014 002B     		cmp	r3, #0
  59 0016 20D0     		beq	.L2
 110:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 111:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Check FSM state and bus before generating Start/ReStart condition */
 112:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_CHECK_I2C_FSM_IDLE)
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 4


  60              		.loc 1 112 0
  61 0018 344B     		ldr	r3, .L9
  62 001a 1B78     		ldrb	r3, [r3]
  63 001c DBB2     		uxtb	r3, r3
  64 001e 102B     		cmp	r3, #16
  65 0020 0CD1     		bne	.L3
 113:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 114:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_DisableInt();  /* Lock from interruption */
  66              		.loc 1 114 0
  67 0022 0920     		movs	r0, #9
  68 0024 FFF7FEFF 		bl	CyIntDisable
 115:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 116:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Check bus state */
 117:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             errStatus = SCB_1_CHECK_I2C_STATUS(SCB_1_I2C_STATUS_BUS_BUSY) ?
  69              		.loc 1 117 0
  70 0028 314B     		ldr	r3, .L9+4
  71 002a 1B68     		ldr	r3, [r3]
  72 002c 0122     		movs	r2, #1
  73 002e 1340     		ands	r3, r2
  74 0030 01D0     		beq	.L4
  75              		.loc 1 117 0 is_stmt 0 discriminator 1
  76 0032 0823     		movs	r3, #8
  77 0034 00E0     		b	.L5
  78              	.L4:
  79              		.loc 1 117 0 discriminator 2
  80 0036 0023     		movs	r3, #0
  81              	.L5:
  82              		.loc 1 117 0 discriminator 4
  83 0038 7B61     		str	r3, [r7, #20]
  84 003a 0EE0     		b	.L2
  85              	.L3:
 118:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                             SCB_1_I2C_MSTR_BUS_BUSY : SCB_1_I2C_MSTR_NO_ERROR;
 119:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 120:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else if(SCB_1_CHECK_I2C_FSM_HALT)
  86              		.loc 1 120 0 is_stmt 1
  87 003c 2B4B     		ldr	r3, .L9
  88 003e 1B78     		ldrb	r3, [r3]
  89 0040 DBB2     		uxtb	r3, r3
  90 0042 602B     		cmp	r3, #96
  91 0044 09D1     		bne	.L2
 121:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 122:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_mstrStatus &= (uint16) ~SCB_1_I2C_MSTAT_XFER_HALT;
  92              		.loc 1 122 0
  93 0046 2B4B     		ldr	r3, .L9+8
  94 0048 1B88     		ldrh	r3, [r3]
  95 004a 9BB2     		uxth	r3, r3
  96 004c 0822     		movs	r2, #8
  97 004e 9343     		bics	r3, r2
  98 0050 9AB2     		uxth	r2, r3
  99 0052 284B     		ldr	r3, .L9+8
 100 0054 1A80     		strh	r2, [r3]
 123:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                               errStatus  = SCB_1_I2C_MSTR_NO_ERROR;
 101              		.loc 1 123 0
 102 0056 0023     		movs	r3, #0
 103 0058 7B61     		str	r3, [r7, #20]
 104              	.L2:
 124:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 5


 125:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
 126:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 127:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Unexpected FSM state: exit */
 128:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 129:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 130:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 131:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check if master is ready to start  */
 132:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_I2C_MSTR_NO_ERROR == errStatus) /* No error proceed */
 105              		.loc 1 132 0
 106 005a 7B69     		ldr	r3, [r7, #20]
 107 005c 002B     		cmp	r3, #0
 108 005e 3CD1     		bne	.L6
 133:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 134:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Non-empty for master-slave mode when wakeup enabled */
 135:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2CMasterDisableEcAm();
 136:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 137:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Set up write transaction */
 138:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_state = SCB_1_I2C_FSM_MSTR_WR_ADDR;
 109              		.loc 1 138 0
 110 0060 224B     		ldr	r3, .L9
 111 0062 2822     		movs	r2, #40
 112 0064 1A70     		strb	r2, [r3]
 139:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrWrBufIndexTmp = 0u;
 113              		.loc 1 139 0
 114 0066 244B     		ldr	r3, .L9+12
 115 0068 0022     		movs	r2, #0
 116 006a 1A60     		str	r2, [r3]
 140:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrWrBufIndex    = 0u;
 117              		.loc 1 140 0
 118 006c 234B     		ldr	r3, .L9+16
 119 006e 0022     		movs	r2, #0
 120 0070 1A60     		str	r2, [r3]
 141:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrWrBufSize     = cnt;
 121              		.loc 1 141 0
 122 0072 234B     		ldr	r3, .L9+20
 123 0074 7A68     		ldr	r2, [r7, #4]
 124 0076 1A60     		str	r2, [r3]
 142:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrWrBufPtr      = (volatile uint8 *) wrData;
 125              		.loc 1 142 0
 126 0078 224B     		ldr	r3, .L9+24
 127 007a BA68     		ldr	r2, [r7, #8]
 128 007c 1A60     		str	r2, [r3]
 143:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrControl       = (uint8) mode;
 129              		.loc 1 143 0
 130 007e 3B68     		ldr	r3, [r7]
 131 0080 DAB2     		uxtb	r2, r3
 132 0082 214B     		ldr	r3, .L9+28
 133 0084 1A70     		strb	r2, [r3]
 144:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 145:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         slaveAddress = SCB_1_GET_I2C_8BIT_ADDRESS(slaveAddress);
 134              		.loc 1 145 0
 135 0086 FB68     		ldr	r3, [r7, #12]
 136 0088 5B00     		lsls	r3, r3, #1
 137 008a FF22     		movs	r2, #255
 138 008c 1340     		ands	r3, r2
 139 008e FB60     		str	r3, [r7, #12]
 146:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 6


 147:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrStatus &= (uint16) ~SCB_1_I2C_MSTAT_WR_CMPLT;
 140              		.loc 1 147 0
 141 0090 184B     		ldr	r3, .L9+8
 142 0092 1B88     		ldrh	r3, [r3]
 143 0094 9BB2     		uxth	r3, r3
 144 0096 0222     		movs	r2, #2
 145 0098 9343     		bics	r3, r2
 146 009a 9AB2     		uxth	r2, r3
 147 009c 154B     		ldr	r3, .L9+8
 148 009e 1A80     		strh	r2, [r3]
 148:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 149:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_ClearTxInterruptSource    (SCB_1_INTR_TX_UNDERFLOW);
 149              		.loc 1 149 0
 150 00a0 1A4B     		ldr	r3, .L9+32
 151 00a2 4022     		movs	r2, #64
 152 00a4 1A60     		str	r2, [r3]
 150:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_ClearMasterInterruptSource(SCB_1_INTR_MASTER_ALL);
 153              		.loc 1 150 0
 154 00a6 1A4B     		ldr	r3, .L9+36
 155 00a8 1A4A     		ldr	r2, .L9+40
 156 00aa 1A60     		str	r2, [r3]
 151:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SetMasterInterruptMode    (SCB_1_I2C_INTR_MASTER_MASK);
 157              		.loc 1 151 0
 158 00ac 1A4B     		ldr	r3, .L9+44
 159 00ae 1422     		movs	r2, #20
 160 00b0 FF32     		adds	r2, r2, #255
 161 00b2 1A60     		str	r2, [r3]
 152:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 153:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* The TX and RX FIFO have to be EMPTY */
 154:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 155:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Enable interrupt source to catch when address is sent */
 156:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SetTxInterruptMode(SCB_1_INTR_TX_UNDERFLOW);
 162              		.loc 1 156 0
 163 00b4 194B     		ldr	r3, .L9+48
 164 00b6 4022     		movs	r2, #64
 165 00b8 1A60     		str	r2, [r3]
 157:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 158:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Generate Start or ReStart */
 159:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_CHECK_I2C_MODE_RESTART(mode))
 166              		.loc 1 159 0
 167 00ba 3B68     		ldr	r3, [r7]
 168 00bc 0122     		movs	r2, #1
 169 00be 1340     		ands	r3, r2
 170 00c0 05D0     		beq	.L7
 160:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 161:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_GENERATE_RESTART;
 171              		.loc 1 161 0
 172 00c2 FFF7FEFF 		bl	SCB_1_I2CReStartGeneration
 162:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_TX_FIFO_WR_REG = slaveAddress;
 173              		.loc 1 162 0
 174 00c6 164B     		ldr	r3, .L9+52
 175 00c8 FA68     		ldr	r2, [r7, #12]
 176 00ca 1A60     		str	r2, [r3]
 177 00cc 05E0     		b	.L6
 178              	.L7:
 163:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 164:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 7


 165:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 166:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_TX_FIFO_WR_REG = slaveAddress;
 179              		.loc 1 166 0
 180 00ce 144B     		ldr	r3, .L9+52
 181 00d0 FA68     		ldr	r2, [r7, #12]
 182 00d2 1A60     		str	r2, [r3]
 167:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_GENERATE_START;
 183              		.loc 1 167 0
 184 00d4 134B     		ldr	r3, .L9+56
 185 00d6 0222     		movs	r2, #2
 186 00d8 1A60     		str	r2, [r3]
 187              	.L6:
 168:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 169:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 170:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 171:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 188              		.loc 1 171 0
 189 00da 0920     		movs	r0, #9
 190 00dc FFF7FEFF 		bl	CyIntEnable
 172:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 173:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 191              		.loc 1 173 0
 192 00e0 7B69     		ldr	r3, [r7, #20]
 174:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 193              		.loc 1 174 0
 194 00e2 1800     		movs	r0, r3
 195 00e4 BD46     		mov	sp, r7
 196 00e6 06B0     		add	sp, sp, #24
 197              		@ sp needed
 198 00e8 80BD     		pop	{r7, pc}
 199              	.L10:
 200 00ea C046     		.align	2
 201              	.L9:
 202 00ec 00000000 		.word	SCB_1_state
 203 00f0 64002440 		.word	1076101220
 204 00f4 00000000 		.word	SCB_1_mstrStatus
 205 00f8 00000000 		.word	SCB_1_mstrWrBufIndexTmp
 206 00fc 00000000 		.word	SCB_1_mstrWrBufIndex
 207 0100 00000000 		.word	SCB_1_mstrWrBufSize
 208 0104 00000000 		.word	SCB_1_mstrWrBufPtr
 209 0108 00000000 		.word	SCB_1_mstrControl
 210 010c 800F2440 		.word	1076105088
 211 0110 000F2440 		.word	1076104960
 212 0114 17030000 		.word	791
 213 0118 080F2440 		.word	1076104968
 214 011c 880F2440 		.word	1076105096
 215 0120 40022440 		.word	1076101696
 216 0124 68002440 		.word	1076101224
 217              		.cfi_endproc
 218              	.LFE2:
 219              		.size	SCB_1_I2CMasterWriteBuf, .-SCB_1_I2CMasterWriteBuf
 220              		.section	.text.SCB_1_I2CMasterReadBuf,"ax",%progbits
 221              		.align	2
 222              		.global	SCB_1_I2CMasterReadBuf
 223              		.code	16
 224              		.thumb_func
 225              		.type	SCB_1_I2CMasterReadBuf, %function
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 8


 226              	SCB_1_I2CMasterReadBuf:
 227              	.LFB3:
 175:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 176:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 177:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 178:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterReadBuf
 179:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 180:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 181:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Automatically reads an entire buffer of data from a slave device.
 182:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Once the data transfer is initiated by this function, further data transfer
 183:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  is handled by the included ISR.
 184:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Enables the I2C interrupt and clears SCB_1_I2C_MSTAT_RD_CMPLT
 185:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  status.
 186:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 187:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param slaveAddr: 7-bit slave address.
 188:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param xferData: Pointer to buffer of data to be sent.
 189:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param cnt: Size of buffer to send.
 190:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  \param mode: Transfer mode defines:
 191:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  (1) Whether a start or restart condition is generated at the beginning
 192:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  of the transfer, and
 193:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  (2) Whether the transfer is completed or halted before the stop
 194:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  condition is generated on the bus.Transfer mode, mode constants may
 195:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  be ORed together. See SCB_1_I2CMasterWriteBuf()
 196:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  function for constants.
 197:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 198:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 199:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Error status.See SCB_1_I2CMasterWriteBuf()
 200:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  function for constants.
 201:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 202:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 203:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus  - used to store current status of I2C Master.
 204:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_state       - used to store current state of software FSM.
 205:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrControl - used to control master end of transaction with
 206:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  or without the Stop generation.
 207:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufPtr - used to store pointer to master read buffer.
 208:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufIndex - used to current index within master read
 209:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  buffer.
 210:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufSize - used to store master read buffer size.
 211:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 212:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 213:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterReadBuf(uint32 slaveAddress, uint8 * rdData, uint32 cnt, uint32 mode)
 214:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 228              		.loc 1 214 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 24
 231              		@ frame_needed = 1, uses_anonymous_args = 0
 232 0000 80B5     		push	{r7, lr}
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 7, -8
 235              		.cfi_offset 14, -4
 236 0002 86B0     		sub	sp, sp, #24
 237              		.cfi_def_cfa_offset 32
 238 0004 00AF     		add	r7, sp, #0
 239              		.cfi_def_cfa_register 7
 240 0006 F860     		str	r0, [r7, #12]
 241 0008 B960     		str	r1, [r7, #8]
 242 000a 7A60     		str	r2, [r7, #4]
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 9


 243 000c 3B60     		str	r3, [r7]
 215:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus;
 216:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 217:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     errStatus = SCB_1_I2C_MSTR_NOT_READY;
 244              		.loc 1 217 0
 245 000e 0423     		movs	r3, #4
 246 0010 7B61     		str	r3, [r7, #20]
 218:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 219:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(NULL != rdData)
 247              		.loc 1 219 0
 248 0012 BB68     		ldr	r3, [r7, #8]
 249 0014 002B     		cmp	r3, #0
 250 0016 20D0     		beq	.L12
 220:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 221:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Check FSM state and bus before generating Start/ReStart condition */
 222:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_CHECK_I2C_FSM_IDLE)
 251              		.loc 1 222 0
 252 0018 394B     		ldr	r3, .L21
 253 001a 1B78     		ldrb	r3, [r3]
 254 001c DBB2     		uxtb	r3, r3
 255 001e 102B     		cmp	r3, #16
 256 0020 0CD1     		bne	.L13
 223:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 224:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_DisableInt();  /* Lock from interruption */
 257              		.loc 1 224 0
 258 0022 0920     		movs	r0, #9
 259 0024 FFF7FEFF 		bl	CyIntDisable
 225:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 226:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Check bus state */
 227:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             errStatus = SCB_1_CHECK_I2C_STATUS(SCB_1_I2C_STATUS_BUS_BUSY) ?
 260              		.loc 1 227 0
 261 0028 364B     		ldr	r3, .L21+4
 262 002a 1B68     		ldr	r3, [r3]
 263 002c 0122     		movs	r2, #1
 264 002e 1340     		ands	r3, r2
 265 0030 01D0     		beq	.L14
 266              		.loc 1 227 0 is_stmt 0 discriminator 1
 267 0032 0823     		movs	r3, #8
 268 0034 00E0     		b	.L15
 269              	.L14:
 270              		.loc 1 227 0 discriminator 2
 271 0036 0023     		movs	r3, #0
 272              	.L15:
 273              		.loc 1 227 0 discriminator 4
 274 0038 7B61     		str	r3, [r7, #20]
 275 003a 0EE0     		b	.L12
 276              	.L13:
 228:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                             SCB_1_I2C_MSTR_BUS_BUSY : SCB_1_I2C_MSTR_NO_ERROR;
 229:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 230:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else if(SCB_1_CHECK_I2C_FSM_HALT)
 277              		.loc 1 230 0 is_stmt 1
 278 003c 304B     		ldr	r3, .L21
 279 003e 1B78     		ldrb	r3, [r3]
 280 0040 DBB2     		uxtb	r3, r3
 281 0042 602B     		cmp	r3, #96
 282 0044 09D1     		bne	.L12
 231:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 10


 232:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_mstrStatus &= (uint16) ~SCB_1_I2C_MSTAT_XFER_HALT;
 283              		.loc 1 232 0
 284 0046 304B     		ldr	r3, .L21+8
 285 0048 1B88     		ldrh	r3, [r3]
 286 004a 9BB2     		uxth	r3, r3
 287 004c 0822     		movs	r2, #8
 288 004e 9343     		bics	r3, r2
 289 0050 9AB2     		uxth	r2, r3
 290 0052 2D4B     		ldr	r3, .L21+8
 291 0054 1A80     		strh	r2, [r3]
 233:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                               errStatus  =  SCB_1_I2C_MSTR_NO_ERROR;
 292              		.loc 1 233 0
 293 0056 0023     		movs	r3, #0
 294 0058 7B61     		str	r3, [r7, #20]
 295              	.L12:
 234:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 235:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
 236:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 237:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Unexpected FSM state: exit */
 238:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 239:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 240:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 241:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check master ready to proceed */
 242:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_I2C_MSTR_NO_ERROR == errStatus) /* No error proceed */
 296              		.loc 1 242 0
 297 005a 7B69     		ldr	r3, [r7, #20]
 298 005c 002B     		cmp	r3, #0
 299 005e 47D1     		bne	.L16
 243:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 244:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Non-empty for master-slave mode when wakeup enabled */
 245:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2CMasterDisableEcAm();
 246:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 247:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Set up read transaction */
 248:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_state = SCB_1_I2C_FSM_MSTR_RD_ADDR;
 300              		.loc 1 248 0
 301 0060 274B     		ldr	r3, .L21
 302 0062 2922     		movs	r2, #41
 303 0064 1A70     		strb	r2, [r3]
 249:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrRdBufIndex = 0u;
 304              		.loc 1 249 0
 305 0066 294B     		ldr	r3, .L21+12
 306 0068 0022     		movs	r2, #0
 307 006a 1A60     		str	r2, [r3]
 250:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrRdBufSize  = cnt;
 308              		.loc 1 250 0
 309 006c 284B     		ldr	r3, .L21+16
 310 006e 7A68     		ldr	r2, [r7, #4]
 311 0070 1A60     		str	r2, [r3]
 251:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrRdBufPtr   = (volatile uint8 *) rdData;
 312              		.loc 1 251 0
 313 0072 284B     		ldr	r3, .L21+20
 314 0074 BA68     		ldr	r2, [r7, #8]
 315 0076 1A60     		str	r2, [r3]
 252:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrControl    = (uint8) mode;
 316              		.loc 1 252 0
 317 0078 3B68     		ldr	r3, [r7]
 318 007a DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 11


 319 007c 264B     		ldr	r3, .L21+24
 320 007e 1A70     		strb	r2, [r3]
 253:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 254:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         slaveAddress = (SCB_1_GET_I2C_8BIT_ADDRESS(slaveAddress) | SCB_1_I2C_READ_FLAG);
 321              		.loc 1 254 0
 322 0080 FB68     		ldr	r3, [r7, #12]
 323 0082 5B00     		lsls	r3, r3, #1
 324 0084 FF22     		movs	r2, #255
 325 0086 1340     		ands	r3, r2
 326 0088 0122     		movs	r2, #1
 327 008a 1343     		orrs	r3, r2
 328 008c FB60     		str	r3, [r7, #12]
 255:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 256:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_mstrStatus &= (uint16) ~SCB_1_I2C_MSTAT_RD_CMPLT;
 329              		.loc 1 256 0
 330 008e 1E4B     		ldr	r3, .L21+8
 331 0090 1B88     		ldrh	r3, [r3]
 332 0092 9BB2     		uxth	r3, r3
 333 0094 0122     		movs	r2, #1
 334 0096 9343     		bics	r3, r2
 335 0098 9AB2     		uxth	r2, r3
 336 009a 1B4B     		ldr	r3, .L21+8
 337 009c 1A80     		strh	r2, [r3]
 257:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 258:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_ClearMasterInterruptSource(SCB_1_INTR_MASTER_ALL);
 338              		.loc 1 258 0
 339 009e 1F4B     		ldr	r3, .L21+28
 340 00a0 1F4A     		ldr	r2, .L21+32
 341 00a2 1A60     		str	r2, [r3]
 259:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SetMasterInterruptMode    (SCB_1_I2C_INTR_MASTER_MASK);
 342              		.loc 1 259 0
 343 00a4 1F4B     		ldr	r3, .L21+36
 344 00a6 1422     		movs	r2, #20
 345 00a8 FF32     		adds	r2, r2, #255
 346 00aa 1A60     		str	r2, [r3]
 260:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 261:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* TX and RX FIFO have to be EMPTY */
 262:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 263:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Prepare reading */
 264:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_mstrRdBufSize < SCB_1_I2C_FIFO_SIZE)
 347              		.loc 1 264 0
 348 00ac 184B     		ldr	r3, .L21+16
 349 00ae 1B68     		ldr	r3, [r3]
 350 00b0 072B     		cmp	r3, #7
 351 00b2 03D8     		bhi	.L17
 265:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 266:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Reading byte-by-byte */
 267:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SetRxInterruptMode(SCB_1_INTR_RX_NOT_EMPTY);
 352              		.loc 1 267 0
 353 00b4 1C4B     		ldr	r3, .L21+40
 354 00b6 0422     		movs	r2, #4
 355 00b8 1A60     		str	r2, [r3]
 356 00ba 09E0     		b	.L18
 357              	.L17:
 268:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 269:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
 270:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 12


 271:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Receive RX FIFO chunks */
 272:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_ENABLE_MASTER_AUTO_DATA_ACK;
 358              		.loc 1 272 0
 359 00bc 1B4B     		ldr	r3, .L21+44
 360 00be 1B4A     		ldr	r2, .L21+44
 361 00c0 1268     		ldr	r2, [r2]
 362 00c2 8021     		movs	r1, #128
 363 00c4 4900     		lsls	r1, r1, #1
 364 00c6 0A43     		orrs	r2, r1
 365 00c8 1A60     		str	r2, [r3]
 273:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SetRxInterruptMode(SCB_1_INTR_RX_FULL);
 366              		.loc 1 273 0
 367 00ca 174B     		ldr	r3, .L21+40
 368 00cc 0822     		movs	r2, #8
 369 00ce 1A60     		str	r2, [r3]
 370              	.L18:
 274:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 275:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 276:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Generate Start or ReStart */
 277:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_CHECK_I2C_MODE_RESTART(mode))
 371              		.loc 1 277 0
 372 00d0 3B68     		ldr	r3, [r7]
 373 00d2 0122     		movs	r2, #1
 374 00d4 1340     		ands	r3, r2
 375 00d6 05D0     		beq	.L19
 278:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 279:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_GENERATE_RESTART;
 376              		.loc 1 279 0
 377 00d8 FFF7FEFF 		bl	SCB_1_I2CReStartGeneration
 280:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_TX_FIFO_WR_REG = slaveAddress;
 378              		.loc 1 280 0
 379 00dc 144B     		ldr	r3, .L21+48
 380 00de FA68     		ldr	r2, [r7, #12]
 381 00e0 1A60     		str	r2, [r3]
 382 00e2 05E0     		b	.L16
 383              	.L19:
 281:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 282:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
 283:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 284:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_TX_FIFO_WR_REG = slaveAddress;
 384              		.loc 1 284 0
 385 00e4 124B     		ldr	r3, .L21+48
 386 00e6 FA68     		ldr	r2, [r7, #12]
 387 00e8 1A60     		str	r2, [r3]
 285:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_GENERATE_START;
 388              		.loc 1 285 0
 389 00ea 124B     		ldr	r3, .L21+52
 390 00ec 0222     		movs	r2, #2
 391 00ee 1A60     		str	r2, [r3]
 392              	.L16:
 286:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 287:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 288:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 289:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 393              		.loc 1 289 0
 394 00f0 0920     		movs	r0, #9
 395 00f2 FFF7FEFF 		bl	CyIntEnable
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 13


 290:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 291:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 396              		.loc 1 291 0
 397 00f6 7B69     		ldr	r3, [r7, #20]
 292:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 398              		.loc 1 292 0
 399 00f8 1800     		movs	r0, r3
 400 00fa BD46     		mov	sp, r7
 401 00fc 06B0     		add	sp, sp, #24
 402              		@ sp needed
 403 00fe 80BD     		pop	{r7, pc}
 404              	.L22:
 405              		.align	2
 406              	.L21:
 407 0100 00000000 		.word	SCB_1_state
 408 0104 64002440 		.word	1076101220
 409 0108 00000000 		.word	SCB_1_mstrStatus
 410 010c 00000000 		.word	SCB_1_mstrRdBufIndex
 411 0110 00000000 		.word	SCB_1_mstrRdBufSize
 412 0114 00000000 		.word	SCB_1_mstrRdBufPtr
 413 0118 00000000 		.word	SCB_1_mstrControl
 414 011c 000F2440 		.word	1076104960
 415 0120 17030000 		.word	791
 416 0124 080F2440 		.word	1076104968
 417 0128 C80F2440 		.word	1076105160
 418 012c 60002440 		.word	1076101216
 419 0130 40022440 		.word	1076101696
 420 0134 68002440 		.word	1076101224
 421              		.cfi_endproc
 422              	.LFE3:
 423              		.size	SCB_1_I2CMasterReadBuf, .-SCB_1_I2CMasterReadBuf
 424              		.section	.text.SCB_1_I2CMasterSendStart,"ax",%progbits
 425              		.align	2
 426              		.global	SCB_1_I2CMasterSendStart
 427              		.code	16
 428              		.thumb_func
 429              		.type	SCB_1_I2CMasterSendStart, %function
 430              	SCB_1_I2CMasterSendStart:
 431              	.LFB4:
 293:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 294:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 295:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 296:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterSendStart
 297:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 298:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 299:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Generates Start condition and sends slave address with read/write bit.
 300:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Disables the I2C interrupt.
 301:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * This function is blocking and does not return until start condition and
 302:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * address byte are sent and ACK/NACK response is received or errors occurred.
 303:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 304:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param slaveAddress
 305:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Right justified 7-bit Slave address (valid range 8 to 120).
 306:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 307:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param bitRnW
 308:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Direction of the following transfer. It is defined by read/write bit within
 309:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * address byte.
 310:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_WRITE_XFER_MODE - Set write direction for the
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 14


 311:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    following transfer.
 312:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_READ_XFER_MODE - Set read direction for the
 313:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    following transfer.
 314:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 315:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeoutMs
 316:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Defines in milliseconds the time that this function can block for.
 317:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * If that time expires, the function returns. If a zero is passed,
 318:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the function waits forever for the action to complete. If a timeout occurs,
 319:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the SCB block is reset. Note The maximum value is (maximum uint32)/1000.
 320:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 321:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 322:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
 323:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_NO_ERROR - Function complete without error.
 324:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_BUS_BUSY - Bus is busy.
 325:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Nothing was sent on the bus. The attempt has to be retried.
 326:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_NOT_READY - Master is not ready for to
 327:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    start transfer.
 328:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    A master still has not completed previous transaction or a slave
 329:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    operation is in progress (in multi-master-slave configuration).
 330:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Nothing was sent on the bus. The attempt has to be retried.
 331:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_ERR_LB_NAK - Error condition: Last byte was
 332:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    NAKed.
 333:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_ERR_ARB_LOST - Error condition: Master lost
 334:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    arbitration.
 335:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_ERR_BUS_ERR - Error condition: Master
 336:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    encountered a bus error. Bus error is misplaced start or stop detection.
 337:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTR_ERR_ABORT_START - Error condition: The start
 338:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    condition generation was aborted due to beginning of Slave operation.
 339:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    This error condition is only applicable for Multi-Master-Slave mode.
 340:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 341:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 342:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_state - used to store current state of software FSM.
 343:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 344:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 345:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterSendStart(uint32 slaveAddress, uint32 bitRnW, uint32 timeoutMs)
 346:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 432              		.loc 1 346 0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 32
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436 0000 80B5     		push	{r7, lr}
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 88B0     		sub	sp, sp, #32
 441              		.cfi_def_cfa_offset 40
 442 0004 00AF     		add	r7, sp, #0
 443              		.cfi_def_cfa_register 7
 444 0006 F860     		str	r0, [r7, #12]
 445 0008 B960     		str	r1, [r7, #8]
 446 000a 7A60     		str	r2, [r7, #4]
 347:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus = SCB_1_I2C_MSTR_NOT_READY;
 447              		.loc 1 347 0
 448 000c 0423     		movs	r3, #4
 449 000e FB61     		str	r3, [r7, #28]
 348:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 349:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_CHECK_I2C_FSM_IDLE)
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 15


 450              		.loc 1 349 0
 451 0010 2E4B     		ldr	r3, .L31
 452 0012 1B78     		ldrb	r3, [r3]
 453 0014 DBB2     		uxtb	r3, r3
 454 0016 102B     		cmp	r3, #16
 455 0018 53D1     		bne	.L24
 350:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 351:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_DisableInt();  /* Lock from interruption */
 456              		.loc 1 351 0
 457 001a 0920     		movs	r0, #9
 458 001c FFF7FEFF 		bl	CyIntDisable
 352:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 353:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(SCB_1_CHECK_I2C_STATUS(SCB_1_I2C_STATUS_BUS_BUSY))
 459              		.loc 1 353 0
 460 0020 2B4B     		ldr	r3, .L31+4
 461 0022 1B68     		ldr	r3, [r3]
 462 0024 0122     		movs	r2, #1
 463 0026 1340     		ands	r3, r2
 464 0028 02D0     		beq	.L25
 354:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 355:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             errStatus = SCB_1_I2C_MSTR_BUS_BUSY;
 465              		.loc 1 355 0
 466 002a 0823     		movs	r3, #8
 467 002c FB61     		str	r3, [r7, #28]
 468 002e 45E0     		b	.L26
 469              	.L25:
 470              	.LBB2:
 356:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 357:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
 358:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 359:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             uint32 locStatus;
 360:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             uint32 timeout = SCB_1_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs);
 471              		.loc 1 360 0
 472 0030 7B68     		ldr	r3, [r7, #4]
 473 0032 FA22     		movs	r2, #250
 474 0034 9200     		lsls	r2, r2, #2
 475 0036 5343     		muls	r3, r2
 476 0038 7B61     		str	r3, [r7, #20]
 361:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 362:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Non-empty for master-slave mode when wakeup enabled */
 363:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2CMasterDisableEcAm();
 364:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 365:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Clean up the hardware before a transaction. */
 366:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SetMasterInterruptMode    (SCB_1_NO_INTR_SOURCES);
 477              		.loc 1 366 0
 478 003a 264B     		ldr	r3, .L31+8
 479 003c 0022     		movs	r2, #0
 480 003e 1A60     		str	r2, [r3]
 367:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_ClearMasterInterruptSource(SCB_1_INTR_MASTER_ALL);
 481              		.loc 1 367 0
 482 0040 254B     		ldr	r3, .L31+12
 483 0042 264A     		ldr	r2, .L31+16
 484 0044 1A60     		str	r2, [r3]
 368:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_ClearRxInterruptSource    (SCB_1_INTR_RX_ALL);
 485              		.loc 1 368 0
 486 0046 264B     		ldr	r3, .L31+20
 487 0048 264A     		ldr	r2, .L31+24
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 16


 488 004a 1A60     		str	r2, [r3]
 369:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 370:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             slaveAddress = SCB_1_GET_I2C_8BIT_ADDRESS(slaveAddress);
 489              		.loc 1 370 0
 490 004c FB68     		ldr	r3, [r7, #12]
 491 004e 5B00     		lsls	r3, r3, #1
 492 0050 FF22     		movs	r2, #255
 493 0052 1340     		ands	r3, r2
 494 0054 FB60     		str	r3, [r7, #12]
 371:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 372:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             if(0u == bitRnW) /* Write direction */
 495              		.loc 1 372 0
 496 0056 BB68     		ldr	r3, [r7, #8]
 497 0058 002B     		cmp	r3, #0
 498 005a 03D1     		bne	.L27
 373:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 374:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 SCB_1_state = SCB_1_I2C_FSM_MSTR_WR_DATA;
 499              		.loc 1 374 0
 500 005c 1B4B     		ldr	r3, .L31
 501 005e 2422     		movs	r2, #36
 502 0060 1A70     		strb	r2, [r3]
 503 0062 06E0     		b	.L28
 504              	.L27:
 375:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 376:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             else             /* Read direction */
 377:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 378:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 SCB_1_state = SCB_1_I2C_FSM_MSTR_RD_DATA;
 505              		.loc 1 378 0
 506 0064 194B     		ldr	r3, .L31
 507 0066 2522     		movs	r2, #37
 508 0068 1A70     		strb	r2, [r3]
 379:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                          slaveAddress |= SCB_1_I2C_READ_FLAG;
 509              		.loc 1 379 0
 510 006a FB68     		ldr	r3, [r7, #12]
 511 006c 0122     		movs	r2, #1
 512 006e 1343     		orrs	r3, r2
 513 0070 FB60     		str	r3, [r7, #12]
 514              	.L28:
 380:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 381:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 382:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* TX and RX FIFO have to be empty at here */
 383:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 384:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****              /* Generate Start and send address */
 385:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_TX_FIFO_WR_REG = slaveAddress;
 515              		.loc 1 385 0
 516 0072 1D4B     		ldr	r3, .L31+28
 517 0074 FA68     		ldr	r2, [r7, #12]
 518 0076 1A60     		str	r2, [r3]
 386:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_GENERATE_START;
 519              		.loc 1 386 0
 520 0078 1C4B     		ldr	r3, .L31+32
 521 007a 0222     		movs	r2, #2
 522 007c 1A60     		str	r2, [r3]
 523              	.L29:
 387:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 388:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Wait until address has been transferred. Note that for master reads at least one byt
 389:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             do
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 17


 390:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 391:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 locStatus  = SCB_1_GetMasterInterruptSource() & SCB_1_INTR_MASTER_SEND_BYTE;
 524              		.loc 1 391 0 discriminator 1
 525 007e 164B     		ldr	r3, .L31+12
 526 0080 1A68     		ldr	r2, [r3]
 527 0082 0823     		movs	r3, #8
 528 0084 FF33     		adds	r3, r3, #255
 529 0086 1340     		ands	r3, r2
 530 0088 BB61     		str	r3, [r7, #24]
 392:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 locStatus |= SCB_1_GetSlaveInterruptSource() & SCB_1_SLAVE_INTR_I2C_ADDR;
 531              		.loc 1 392 0 discriminator 1
 532 008a 194B     		ldr	r3, .L31+36
 533 008c 1B68     		ldr	r3, [r3]
 534 008e C022     		movs	r2, #192
 535 0090 1340     		ands	r3, r2
 536 0092 BA69     		ldr	r2, [r7, #24]
 537 0094 1343     		orrs	r3, r2
 538 0096 BB61     		str	r3, [r7, #24]
 393:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 locStatus |= SCB_1_I2CMasterWaitOneUnit(&timeout);
 539              		.loc 1 393 0 discriminator 1
 540 0098 1423     		movs	r3, #20
 541 009a FB18     		adds	r3, r7, r3
 542 009c 1800     		movs	r0, r3
 543 009e FFF7FEFF 		bl	SCB_1_I2CMasterWaitOneUnit
 544 00a2 0200     		movs	r2, r0
 545 00a4 BB69     		ldr	r3, [r7, #24]
 546 00a6 1343     		orrs	r3, r2
 547 00a8 BB61     		str	r3, [r7, #24]
 394:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 395:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             while (0u == locStatus);
 548              		.loc 1 395 0 discriminator 1
 549 00aa BB69     		ldr	r3, [r7, #24]
 550 00ac 002B     		cmp	r3, #0
 551 00ae E6D0     		beq	.L29
 396:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 397:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Handle completion event and convert to status */
 398:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             errStatus = SCB_1_I2CMasterHandleStatus(locStatus);
 552              		.loc 1 398 0
 553 00b0 BB69     		ldr	r3, [r7, #24]
 554 00b2 1800     		movs	r0, r3
 555 00b4 FFF7FEFF 		bl	SCB_1_I2CMasterHandleStatus
 556 00b8 0300     		movs	r3, r0
 557 00ba FB61     		str	r3, [r7, #28]
 558              	.L26:
 559              	.LBE2:
 399:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 400:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 401:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_EnableInt();  /* Release lock */
 560              		.loc 1 401 0
 561 00bc 0920     		movs	r0, #9
 562 00be FFF7FEFF 		bl	CyIntEnable
 563              	.L24:
 402:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 403:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 404:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 564              		.loc 1 404 0
 565 00c2 FB69     		ldr	r3, [r7, #28]
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 18


 405:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 566              		.loc 1 405 0
 567 00c4 1800     		movs	r0, r3
 568 00c6 BD46     		mov	sp, r7
 569 00c8 08B0     		add	sp, sp, #32
 570              		@ sp needed
 571 00ca 80BD     		pop	{r7, pc}
 572              	.L32:
 573              		.align	2
 574              	.L31:
 575 00cc 00000000 		.word	SCB_1_state
 576 00d0 64002440 		.word	1076101220
 577 00d4 080F2440 		.word	1076104968
 578 00d8 000F2440 		.word	1076104960
 579 00dc 17030000 		.word	791
 580 00e0 C00F2440 		.word	1076105152
 581 00e4 ED0F0000 		.word	4077
 582 00e8 40022440 		.word	1076101696
 583 00ec 68002440 		.word	1076101224
 584 00f0 400F2440 		.word	1076105024
 585              		.cfi_endproc
 586              	.LFE4:
 587              		.size	SCB_1_I2CMasterSendStart, .-SCB_1_I2CMasterSendStart
 588              		.section	.text.SCB_1_I2CMasterSendRestart,"ax",%progbits
 589              		.align	2
 590              		.global	SCB_1_I2CMasterSendRestart
 591              		.code	16
 592              		.thumb_func
 593              		.type	SCB_1_I2CMasterSendRestart, %function
 594              	SCB_1_I2CMasterSendRestart:
 595              	.LFB5:
 406:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 407:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 408:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 409:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterSendRestart
 410:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 411:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 412:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Generates Restart condition and sends slave address with read/write bit.
 413:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * This function is blocking and does not return until start condition and
 414:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * address are sent and ACK/NACK response is received or errors occurred.
 415:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 416:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param slaveAddress
 417:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Right justified 7-bit Slave address (valid range 8 to 120).
 418:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 419:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param bitRnW
 420:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Direction of the following transfer. It is defined by read/write bit within
 421:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * address byte.See SCB_1_I2CMasterSendStart() function for constants.
 422:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 423:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeoutMs
 424:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Defines in milliseconds the time that this function can block for.
 425:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * If that time expires, the function returns. If a zero is passed,
 426:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the function waits forever for the action to complete. If a timeout occurs,
 427:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the SCB block is reset. Note The maximum value is (maximum uint32)/1000.
 428:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 429:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 430:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
 431:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * See SCB_1_I2CMasterSendStart() function for constants.
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 19


 432:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 433:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 434:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * A valid Start or ReStart condition must be generated before calling
 435:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * this function. This function does nothing if Start or ReStart conditions
 436:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * failed before this function was called.
 437:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * For read transaction, at least one byte has to be read before ReStart
 438:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * generation.
 439:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 440:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 441:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_state - used to store current state of software FSM.
 442:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 443:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 444:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterSendRestart(uint32 slaveAddress, uint32 bitRnW, uint32 timeoutMs)
 445:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 596              		.loc 1 445 0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 32
 599              		@ frame_needed = 1, uses_anonymous_args = 0
 600 0000 80B5     		push	{r7, lr}
 601              		.cfi_def_cfa_offset 8
 602              		.cfi_offset 7, -8
 603              		.cfi_offset 14, -4
 604 0002 88B0     		sub	sp, sp, #32
 605              		.cfi_def_cfa_offset 40
 606 0004 00AF     		add	r7, sp, #0
 607              		.cfi_def_cfa_register 7
 608 0006 F860     		str	r0, [r7, #12]
 609 0008 B960     		str	r1, [r7, #8]
 610 000a 7A60     		str	r2, [r7, #4]
 446:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus = SCB_1_I2C_MSTR_NOT_READY;
 611              		.loc 1 446 0
 612 000c 0423     		movs	r3, #4
 613 000e FB61     		str	r3, [r7, #28]
 447:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 448:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check FSM state before generating ReStart condition */
 449:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_CHECK_I2C_MASTER_ACTIVE)
 614              		.loc 1 449 0
 615 0010 204B     		ldr	r3, .L39
 616 0012 1B78     		ldrb	r3, [r3]
 617 0014 DBB2     		uxtb	r3, r3
 618 0016 2022     		movs	r2, #32
 619 0018 1340     		ands	r3, r2
 620 001a DBB2     		uxtb	r3, r3
 621 001c 002B     		cmp	r3, #0
 622 001e 34D0     		beq	.L34
 623              	.LBB3:
 450:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 451:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 locStatus;
 452:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 timeout = SCB_1_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs);
 624              		.loc 1 452 0
 625 0020 7B68     		ldr	r3, [r7, #4]
 626 0022 FA22     		movs	r2, #250
 627 0024 9200     		lsls	r2, r2, #2
 628 0026 5343     		muls	r3, r2
 629 0028 7B61     		str	r3, [r7, #20]
 453:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 454:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         slaveAddress = SCB_1_GET_I2C_8BIT_ADDRESS(slaveAddress);
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 20


 630              		.loc 1 454 0
 631 002a FB68     		ldr	r3, [r7, #12]
 632 002c 5B00     		lsls	r3, r3, #1
 633 002e FF22     		movs	r2, #255
 634 0030 1340     		ands	r3, r2
 635 0032 FB60     		str	r3, [r7, #12]
 455:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 456:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if(0u == bitRnW) /* Write direction */
 636              		.loc 1 456 0
 637 0034 BB68     		ldr	r3, [r7, #8]
 638 0036 002B     		cmp	r3, #0
 639 0038 03D1     		bne	.L35
 457:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 458:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_state = SCB_1_I2C_FSM_MSTR_WR_DATA;
 640              		.loc 1 458 0
 641 003a 164B     		ldr	r3, .L39
 642 003c 2422     		movs	r2, #36
 643 003e 1A70     		strb	r2, [r3]
 644 0040 06E0     		b	.L36
 645              	.L35:
 459:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 460:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else             /* Read direction */
 461:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 462:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_state  = SCB_1_I2C_FSM_MSTR_RD_DATA;
 646              		.loc 1 462 0
 647 0042 144B     		ldr	r3, .L39
 648 0044 2522     		movs	r2, #37
 649 0046 1A70     		strb	r2, [r3]
 463:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                       slaveAddress |= SCB_1_I2C_READ_FLAG;
 650              		.loc 1 463 0
 651 0048 FB68     		ldr	r3, [r7, #12]
 652 004a 0122     		movs	r2, #1
 653 004c 1343     		orrs	r3, r2
 654 004e FB60     		str	r3, [r7, #12]
 655              	.L36:
 464:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 465:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 466:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* TX and RX FIFO have to be empty at here */
 467:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 468:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* A proper ReStart sequence is: set command to generate ReStart, then put an address byte 
 469:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         * Put address into the TX FIFO the 1st makes scb IP think that this data byte for current w
 470:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         */
 471:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2C_MASTER_GENERATE_RESTART;
 656              		.loc 1 471 0
 657 0050 FFF7FEFF 		bl	SCB_1_I2CReStartGeneration
 472:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_TX_FIFO_WR_REG = slaveAddress;
 658              		.loc 1 472 0
 659 0054 104B     		ldr	r3, .L39+4
 660 0056 FA68     		ldr	r2, [r7, #12]
 661 0058 1A60     		str	r2, [r3]
 662              	.L37:
 473:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 474:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Wait until address has been transferred. Note that for master reads at least one byte. *
 475:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         do
 476:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 477:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus  = SCB_1_GetMasterInterruptSource() & SCB_1_INTR_MASTER_SEND_BYTE;
 663              		.loc 1 477 0 discriminator 1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 21


 664 005a 104B     		ldr	r3, .L39+8
 665 005c 1A68     		ldr	r2, [r3]
 666 005e 0823     		movs	r3, #8
 667 0060 FF33     		adds	r3, r3, #255
 668 0062 1340     		ands	r3, r2
 669 0064 BB61     		str	r3, [r7, #24]
 478:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus |= SCB_1_I2CMasterWaitOneUnit(&timeout);
 670              		.loc 1 478 0 discriminator 1
 671 0066 1423     		movs	r3, #20
 672 0068 FB18     		adds	r3, r7, r3
 673 006a 1800     		movs	r0, r3
 674 006c FFF7FEFF 		bl	SCB_1_I2CMasterWaitOneUnit
 675 0070 0200     		movs	r2, r0
 676 0072 BB69     		ldr	r3, [r7, #24]
 677 0074 1343     		orrs	r3, r2
 678 0076 BB61     		str	r3, [r7, #24]
 479:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 480:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         while (0u == locStatus);
 679              		.loc 1 480 0 discriminator 1
 680 0078 BB69     		ldr	r3, [r7, #24]
 681 007a 002B     		cmp	r3, #0
 682 007c EDD0     		beq	.L37
 481:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 482:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 483:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Handle completion event and convert to status */
 484:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         errStatus = SCB_1_I2CMasterHandleStatus(locStatus);
 683              		.loc 1 484 0
 684 007e BB69     		ldr	r3, [r7, #24]
 685 0080 1800     		movs	r0, r3
 686 0082 FFF7FEFF 		bl	SCB_1_I2CMasterHandleStatus
 687 0086 0300     		movs	r3, r0
 688 0088 FB61     		str	r3, [r7, #28]
 689              	.L34:
 690              	.LBE3:
 485:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 486:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 487:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 691              		.loc 1 487 0
 692 008a FB69     		ldr	r3, [r7, #28]
 488:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 693              		.loc 1 488 0
 694 008c 1800     		movs	r0, r3
 695 008e BD46     		mov	sp, r7
 696 0090 08B0     		add	sp, sp, #32
 697              		@ sp needed
 698 0092 80BD     		pop	{r7, pc}
 699              	.L40:
 700              		.align	2
 701              	.L39:
 702 0094 00000000 		.word	SCB_1_state
 703 0098 40022440 		.word	1076101696
 704 009c 000F2440 		.word	1076104960
 705              		.cfi_endproc
 706              	.LFE5:
 707              		.size	SCB_1_I2CMasterSendRestart, .-SCB_1_I2CMasterSendRestart
 708              		.section	.text.SCB_1_I2CMasterSendStop,"ax",%progbits
 709              		.align	2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 22


 710              		.global	SCB_1_I2CMasterSendStop
 711              		.code	16
 712              		.thumb_func
 713              		.type	SCB_1_I2CMasterSendStop, %function
 714              	SCB_1_I2CMasterSendStop:
 715              	.LFB6:
 489:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 490:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 491:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 492:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterSendStop
 493:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 494:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 495:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Generates Stop condition on the bus.
 496:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * The NAK is generated before Stop in case of a read transaction.
 497:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * At least one byte has to be read if a Start or ReStart condition with read
 498:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * direction was generated before.
 499:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * This function is blocking and does not return until a Stop condition is
 500:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * generated or error occurred.
 501:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 502:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeoutMs
 503:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Defines in milliseconds the time that this function can block for.
 504:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * If that time expires, the function returns. If a zero is passed,
 505:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the function waits forever for the action to complete. If a timeout occurs,
 506:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the SCB block is reset. Note The maximum value is (maximum uint32)/1000.
 507:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 508:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 509:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
 510:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * See SCB_1_I2CMasterSendStart() function for constants.
 511:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 512:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 513:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * A valid Start or ReStart condition must be generated before calling
 514:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * this function. This function does nothing if Start or ReStart conditions
 515:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * failed before this function was called.
 516:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * For read transaction, at least one byte has to be read before ReStart
 517:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * generation.
 518:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 519:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 520:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_state - used to store current state of software FSM.
 521:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 522:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 523:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterSendStop(uint32 timeoutMs)
 524:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 716              		.loc 1 524 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 24
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720 0000 80B5     		push	{r7, lr}
 721              		.cfi_def_cfa_offset 8
 722              		.cfi_offset 7, -8
 723              		.cfi_offset 14, -4
 724 0002 86B0     		sub	sp, sp, #24
 725              		.cfi_def_cfa_offset 32
 726 0004 00AF     		add	r7, sp, #0
 727              		.cfi_def_cfa_register 7
 728 0006 7860     		str	r0, [r7, #4]
 525:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus = SCB_1_I2C_MSTR_NOT_READY;
 729              		.loc 1 525 0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 23


 730 0008 0423     		movs	r3, #4
 731 000a 7B61     		str	r3, [r7, #20]
 526:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 527:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check FSM state before generating Stop condition */
 528:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_CHECK_I2C_MASTER_ACTIVE)
 732              		.loc 1 528 0
 733 000c 194B     		ldr	r3, .L47
 734 000e 1B78     		ldrb	r3, [r3]
 735 0010 DBB2     		uxtb	r3, r3
 736 0012 2022     		movs	r2, #32
 737 0014 1340     		ands	r3, r2
 738 0016 DBB2     		uxtb	r3, r3
 739 0018 002B     		cmp	r3, #0
 740 001a 26D0     		beq	.L42
 741              	.LBB4:
 529:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 530:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 locStatus;
 531:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 timeout = SCB_1_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs);
 742              		.loc 1 531 0
 743 001c 7B68     		ldr	r3, [r7, #4]
 744 001e FA22     		movs	r2, #250
 745 0020 9200     		lsls	r2, r2, #2
 746 0022 5343     		muls	r3, r2
 747 0024 FB60     		str	r3, [r7, #12]
 532:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 533:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Write direction: generates Stop; Read  direction: generates NACK and Stop; */
 534:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2C_MASTER_GENERATE_STOP;
 748              		.loc 1 534 0
 749 0026 144B     		ldr	r3, .L47+4
 750 0028 144A     		ldr	r2, .L47+8
 751 002a 1268     		ldr	r2, [r2]
 752 002c 2021     		movs	r1, #32
 753 002e 0A40     		ands	r2, r1
 754 0030 01D0     		beq	.L43
 755              		.loc 1 534 0 is_stmt 0 discriminator 1
 756 0032 1822     		movs	r2, #24
 757 0034 00E0     		b	.L44
 758              	.L43:
 759              		.loc 1 534 0 discriminator 2
 760 0036 1022     		movs	r2, #16
 761              	.L44:
 762              		.loc 1 534 0 discriminator 4
 763 0038 1A60     		str	r2, [r3]
 764              	.L45:
 535:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 536:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Wait for a completion event from the master */
 537:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         do
 538:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 539:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus  = SCB_1_GetMasterInterruptSource() & SCB_1_INTR_MASTER_SEND_STOP;
 765              		.loc 1 539 0 is_stmt 1 discriminator 1
 766 003a 114B     		ldr	r3, .L47+12
 767 003c 1A68     		ldr	r2, [r3]
 768 003e 1223     		movs	r3, #18
 769 0040 FF33     		adds	r3, r3, #255
 770 0042 1340     		ands	r3, r2
 771 0044 3B61     		str	r3, [r7, #16]
 540:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus |= SCB_1_I2CMasterWaitOneUnit(&timeout);
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 24


 772              		.loc 1 540 0 discriminator 1
 773 0046 0C23     		movs	r3, #12
 774 0048 FB18     		adds	r3, r7, r3
 775 004a 1800     		movs	r0, r3
 776 004c FFF7FEFF 		bl	SCB_1_I2CMasterWaitOneUnit
 777 0050 0200     		movs	r2, r0
 778 0052 3B69     		ldr	r3, [r7, #16]
 779 0054 1343     		orrs	r3, r2
 780 0056 3B61     		str	r3, [r7, #16]
 541:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 542:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         while (0u == locStatus);
 781              		.loc 1 542 0 discriminator 1
 782 0058 3B69     		ldr	r3, [r7, #16]
 783 005a 002B     		cmp	r3, #0
 784 005c EDD0     		beq	.L45
 543:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 544:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Handle completion event and convert to status */
 545:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         errStatus = SCB_1_I2CMasterHandleStatus(locStatus);
 785              		.loc 1 545 0
 786 005e 3B69     		ldr	r3, [r7, #16]
 787 0060 1800     		movs	r0, r3
 788 0062 FFF7FEFF 		bl	SCB_1_I2CMasterHandleStatus
 789 0066 0300     		movs	r3, r0
 790 0068 7B61     		str	r3, [r7, #20]
 791              	.L42:
 792              	.LBE4:
 546:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 547:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 548:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 793              		.loc 1 548 0
 794 006a 7B69     		ldr	r3, [r7, #20]
 549:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 795              		.loc 1 549 0
 796 006c 1800     		movs	r0, r3
 797 006e BD46     		mov	sp, r7
 798 0070 06B0     		add	sp, sp, #24
 799              		@ sp needed
 800 0072 80BD     		pop	{r7, pc}
 801              	.L48:
 802              		.align	2
 803              	.L47:
 804 0074 00000000 		.word	SCB_1_state
 805 0078 68002440 		.word	1076101224
 806 007c 64002440 		.word	1076101220
 807 0080 000F2440 		.word	1076104960
 808              		.cfi_endproc
 809              	.LFE6:
 810              		.size	SCB_1_I2CMasterSendStop, .-SCB_1_I2CMasterSendStop
 811              		.section	.text.SCB_1_I2CMasterWriteByte,"ax",%progbits
 812              		.align	2
 813              		.global	SCB_1_I2CMasterWriteByte
 814              		.code	16
 815              		.thumb_func
 816              		.type	SCB_1_I2CMasterWriteByte, %function
 817              	SCB_1_I2CMasterWriteByte:
 818              	.LFB7:
 550:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 25


 551:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 552:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 553:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterWriteByte
 554:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 555:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 556:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Sends one byte to a slave.
 557:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * This function is blocking and does not return until byte is transmitted
 558:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * or error occurred.
 559:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 560:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param wrByte
 561:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * The data byte to send to the slave.
 562:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 563:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeoutMs
 564:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Defines in milliseconds the time that this function can block for.
 565:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * If that time expires, the function returns. If a zero is passed,
 566:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the function waits forever for the action to complete. If a timeout occurs,
 567:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the SCB block is reset. Note The maximum value is (maximum uint32)/1000.
 568:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 569:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 570:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
 571:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * See SCB_1_I2CMasterSendStart() function for constants.
 572:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 573:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 574:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * A valid Start or ReStart condition must be generated before calling
 575:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * this function. This function does nothing if Start or ReStart condition
 576:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * failed before this function was called.
 577:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 578:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 579:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_state - used to store current state of software FSM.
 580:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 581:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 582:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterWriteByte(uint32 wrByte, uint32 timeoutMs)
 583:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 819              		.loc 1 583 0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 24
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823 0000 80B5     		push	{r7, lr}
 824              		.cfi_def_cfa_offset 8
 825              		.cfi_offset 7, -8
 826              		.cfi_offset 14, -4
 827 0002 86B0     		sub	sp, sp, #24
 828              		.cfi_def_cfa_offset 32
 829 0004 00AF     		add	r7, sp, #0
 830              		.cfi_def_cfa_register 7
 831 0006 7860     		str	r0, [r7, #4]
 832 0008 3960     		str	r1, [r7]
 584:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus = SCB_1_I2C_MSTR_NOT_READY;
 833              		.loc 1 584 0
 834 000a 0423     		movs	r3, #4
 835 000c 7B61     		str	r3, [r7, #20]
 585:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 586:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check FSM state before write byte */
 587:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_CHECK_I2C_MASTER_ACTIVE)
 836              		.loc 1 587 0
 837 000e 164B     		ldr	r3, .L53
 838 0010 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 26


 839 0012 DBB2     		uxtb	r3, r3
 840 0014 2022     		movs	r2, #32
 841 0016 1340     		ands	r3, r2
 842 0018 DBB2     		uxtb	r3, r3
 843 001a 002B     		cmp	r3, #0
 844 001c 1FD0     		beq	.L50
 845              	.LBB5:
 588:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 589:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 locStatus;
 590:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 timeout = SCB_1_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs);
 846              		.loc 1 590 0
 847 001e 3B68     		ldr	r3, [r7]
 848 0020 FA22     		movs	r2, #250
 849 0022 9200     		lsls	r2, r2, #2
 850 0024 5343     		muls	r3, r2
 851 0026 FB60     		str	r3, [r7, #12]
 591:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 592:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_TX_FIFO_WR_REG = wrByte;
 852              		.loc 1 592 0
 853 0028 104B     		ldr	r3, .L53+4
 854 002a 7A68     		ldr	r2, [r7, #4]
 855 002c 1A60     		str	r2, [r3]
 856              	.L51:
 593:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 594:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Wait for a completion event from the master */
 595:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         do
 596:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 597:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus  = SCB_1_GetMasterInterruptSource() & SCB_1_INTR_MASTER_SEND_BYTE;
 857              		.loc 1 597 0 discriminator 1
 858 002e 104B     		ldr	r3, .L53+8
 859 0030 1A68     		ldr	r2, [r3]
 860 0032 0823     		movs	r3, #8
 861 0034 FF33     		adds	r3, r3, #255
 862 0036 1340     		ands	r3, r2
 863 0038 3B61     		str	r3, [r7, #16]
 598:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus |= SCB_1_I2CMasterWaitOneUnit(&timeout);
 864              		.loc 1 598 0 discriminator 1
 865 003a 0C23     		movs	r3, #12
 866 003c FB18     		adds	r3, r7, r3
 867 003e 1800     		movs	r0, r3
 868 0040 FFF7FEFF 		bl	SCB_1_I2CMasterWaitOneUnit
 869 0044 0200     		movs	r2, r0
 870 0046 3B69     		ldr	r3, [r7, #16]
 871 0048 1343     		orrs	r3, r2
 872 004a 3B61     		str	r3, [r7, #16]
 599:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 600:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         while (0u == locStatus);
 873              		.loc 1 600 0 discriminator 1
 874 004c 3B69     		ldr	r3, [r7, #16]
 875 004e 002B     		cmp	r3, #0
 876 0050 EDD0     		beq	.L51
 601:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 602:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Handle completion event and convert to status */
 603:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         errStatus = SCB_1_I2CMasterHandleStatus(locStatus);
 877              		.loc 1 603 0
 878 0052 3B69     		ldr	r3, [r7, #16]
 879 0054 1800     		movs	r0, r3
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 27


 880 0056 FFF7FEFF 		bl	SCB_1_I2CMasterHandleStatus
 881 005a 0300     		movs	r3, r0
 882 005c 7B61     		str	r3, [r7, #20]
 883              	.L50:
 884              	.LBE5:
 604:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 605:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 606:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 885              		.loc 1 606 0
 886 005e 7B69     		ldr	r3, [r7, #20]
 607:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 887              		.loc 1 607 0
 888 0060 1800     		movs	r0, r3
 889 0062 BD46     		mov	sp, r7
 890 0064 06B0     		add	sp, sp, #24
 891              		@ sp needed
 892 0066 80BD     		pop	{r7, pc}
 893              	.L54:
 894              		.align	2
 895              	.L53:
 896 0068 00000000 		.word	SCB_1_state
 897 006c 40022440 		.word	1076101696
 898 0070 000F2440 		.word	1076104960
 899              		.cfi_endproc
 900              	.LFE7:
 901              		.size	SCB_1_I2CMasterWriteByte, .-SCB_1_I2CMasterWriteByte
 902              		.section	.text.SCB_1_I2CMasterReadByte,"ax",%progbits
 903              		.align	2
 904              		.global	SCB_1_I2CMasterReadByte
 905              		.code	16
 906              		.thumb_func
 907              		.type	SCB_1_I2CMasterReadByte, %function
 908              	SCB_1_I2CMasterReadByte:
 909              	.LFB8:
 608:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 609:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 610:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 611:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 612:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterReadByte
 613:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 614:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 615:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Reads one byte from a slave and generates ACK or prepares to generate NAK.
 616:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * The NAK will be generated before Stop or ReStart condition by
 617:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_I2CMasterSendStop() or
 618:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_I2CMasterSendRestart() function appropriately.
 619:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * This function is blocking. It does not return until a byte is received or
 620:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * an error occurs.
 621:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 622:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param ackNack
 623:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Response to received byte.
 624:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_ACK_DATA - Generates ACK.
 625:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *     The master notifies slave that transfer continues.
 626:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_NAK_DATA - Prepares to generate NAK.
 627:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *     The master will notify slave that transfer is completed.
 628:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 629:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param rdByte
 630:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * The pointer to the location to store the data byte that was read from
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 28


 631:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the slave.
 632:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Note that the byte should be ignored if error status is returned.
 633:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 634:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeoutMs
 635:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Defines in milliseconds the time that this function can block for.
 636:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * If that time expires, the function returns. If a zero is passed,
 637:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the function waits forever for the action to complete. If a timeout occurs,
 638:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * the SCB block is reset. Note The maximum value is (maximum uint32)/1000.
 639:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 640:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 641:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
 642:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * See SCB_1_I2CMasterSendStart() function for constants.
 643:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 644:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 645:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * A valid Start or ReStart condition must be generated before calling
 646:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * this function. This function does nothing if Start or ReStart condition
 647:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * failed before this function was called.
 648:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 649:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 650:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_state - used to store current state of software FSM.
 651:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 652:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 653:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterReadByte(uint32 ackNack, uint8 *rdByte, uint32 timeoutMs)
 654:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 910              		.loc 1 654 0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 32
 913              		@ frame_needed = 1, uses_anonymous_args = 0
 914 0000 80B5     		push	{r7, lr}
 915              		.cfi_def_cfa_offset 8
 916              		.cfi_offset 7, -8
 917              		.cfi_offset 14, -4
 918 0002 88B0     		sub	sp, sp, #32
 919              		.cfi_def_cfa_offset 40
 920 0004 00AF     		add	r7, sp, #0
 921              		.cfi_def_cfa_register 7
 922 0006 F860     		str	r0, [r7, #12]
 923 0008 B960     		str	r1, [r7, #8]
 924 000a 7A60     		str	r2, [r7, #4]
 655:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 errStatus = SCB_1_I2C_MSTR_NOT_READY;
 925              		.loc 1 655 0
 926 000c 0423     		movs	r3, #4
 927 000e FB61     		str	r3, [r7, #28]
 656:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 657:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Check FSM state before read byte */
 658:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if(SCB_1_CHECK_I2C_MASTER_ACTIVE)
 928              		.loc 1 658 0
 929 0010 224B     		ldr	r3, .L62
 930 0012 1B78     		ldrb	r3, [r3]
 931 0014 DBB2     		uxtb	r3, r3
 932 0016 2022     		movs	r2, #32
 933 0018 1340     		ands	r3, r2
 934 001a DBB2     		uxtb	r3, r3
 935 001c 002B     		cmp	r3, #0
 936 001e 38D0     		beq	.L56
 937              	.LBB6:
 659:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 29


 660:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 locStatus;
 661:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 rxNotEmpty;
 662:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         uint32 timeout = SCB_1_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs);
 938              		.loc 1 662 0
 939 0020 7B68     		ldr	r3, [r7, #4]
 940 0022 FA22     		movs	r2, #250
 941 0024 9200     		lsls	r2, r2, #2
 942 0026 5343     		muls	r3, r2
 943 0028 3B61     		str	r3, [r7, #16]
 944              	.L58:
 663:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 664:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Wait for a completion event from the master */
 665:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         do
 666:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 667:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus  = SCB_1_GetMasterInterruptSource() & SCB_1_INTR_MASTER_RECEIVE_BYTE;
 945              		.loc 1 667 0 discriminator 2
 946 002a 1D4B     		ldr	r3, .L62+4
 947 002c 1A68     		ldr	r2, [r3]
 948 002e 0223     		movs	r3, #2
 949 0030 FF33     		adds	r3, r3, #255
 950 0032 1340     		ands	r3, r2
 951 0034 BB61     		str	r3, [r7, #24]
 668:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             rxNotEmpty = SCB_1_GetRxInterruptSource() & SCB_1_INTR_RX_NOT_EMPTY;
 952              		.loc 1 668 0 discriminator 2
 953 0036 1B4B     		ldr	r3, .L62+8
 954 0038 1B68     		ldr	r3, [r3]
 955 003a 0422     		movs	r2, #4
 956 003c 1340     		ands	r3, r2
 957 003e 7B61     		str	r3, [r7, #20]
 669:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             locStatus |= SCB_1_I2CMasterWaitOneUnit(&timeout);
 958              		.loc 1 669 0 discriminator 2
 959 0040 1023     		movs	r3, #16
 960 0042 FB18     		adds	r3, r7, r3
 961 0044 1800     		movs	r0, r3
 962 0046 FFF7FEFF 		bl	SCB_1_I2CMasterWaitOneUnit
 963 004a 0200     		movs	r2, r0
 964 004c BB69     		ldr	r3, [r7, #24]
 965 004e 1343     		orrs	r3, r2
 966 0050 BB61     		str	r3, [r7, #24]
 670:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 671:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         while ((0u == locStatus) && (0u == rxNotEmpty));
 967              		.loc 1 671 0 discriminator 2
 968 0052 BB69     		ldr	r3, [r7, #24]
 969 0054 002B     		cmp	r3, #0
 970 0056 02D1     		bne	.L57
 971              		.loc 1 671 0 is_stmt 0 discriminator 1
 972 0058 7B69     		ldr	r3, [r7, #20]
 973 005a 002B     		cmp	r3, #0
 974 005c E5D0     		beq	.L58
 975              	.L57:
 672:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 673:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Get byte from RX FIFO */
 674:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (0u != rxNotEmpty)
 976              		.loc 1 674 0 is_stmt 1
 977 005e 7B69     		ldr	r3, [r7, #20]
 978 0060 002B     		cmp	r3, #0
 979 0062 07D0     		beq	.L59
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 30


 675:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 676:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             *rdByte = (uint8)SCB_1_RX_FIFO_RD_REG;
 980              		.loc 1 676 0
 981 0064 104B     		ldr	r3, .L62+12
 982 0066 1B68     		ldr	r3, [r3]
 983 0068 DAB2     		uxtb	r2, r3
 984 006a BB68     		ldr	r3, [r7, #8]
 985 006c 1A70     		strb	r2, [r3]
 677:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_ClearRxInterruptSource(SCB_1_INTR_RX_ALL);
 986              		.loc 1 677 0
 987 006e 0D4B     		ldr	r3, .L62+8
 988 0070 0E4A     		ldr	r2, .L62+16
 989 0072 1A60     		str	r2, [r3]
 990              	.L59:
 678:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 679:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 680:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Handle completion event and convert to status */
 681:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         errStatus = SCB_1_I2CMasterHandleStatus(locStatus);
 991              		.loc 1 681 0
 992 0074 BB69     		ldr	r3, [r7, #24]
 993 0076 1800     		movs	r0, r3
 994 0078 FFF7FEFF 		bl	SCB_1_I2CMasterHandleStatus
 995 007c 0300     		movs	r3, r0
 996 007e FB61     		str	r3, [r7, #28]
 682:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 683:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (SCB_1_I2C_MSTR_NO_ERROR == errStatus)
 997              		.loc 1 683 0
 998 0080 FB69     		ldr	r3, [r7, #28]
 999 0082 002B     		cmp	r3, #0
 1000 0084 05D1     		bne	.L56
 684:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 685:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             if(SCB_1_I2C_ACK_DATA == ackNack)
 1001              		.loc 1 685 0
 1002 0086 FB68     		ldr	r3, [r7, #12]
 1003 0088 002B     		cmp	r3, #0
 1004 008a 02D1     		bne	.L56
 686:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 687:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 SCB_1_I2C_MASTER_GENERATE_ACK;
 1005              		.loc 1 687 0
 1006 008c 084B     		ldr	r3, .L62+20
 1007 008e 0422     		movs	r2, #4
 1008 0090 1A60     		str	r2, [r3]
 1009              	.L56:
 1010              	.LBE6:
 688:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 689:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             else
 690:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 691:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 /* NACK is generated by Stop or ReStart command */
 692:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 693:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 694:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 695:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 696:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(errStatus);
 1011              		.loc 1 696 0
 1012 0092 FB69     		ldr	r3, [r7, #28]
 697:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1013              		.loc 1 697 0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 31


 1014 0094 1800     		movs	r0, r3
 1015 0096 BD46     		mov	sp, r7
 1016 0098 08B0     		add	sp, sp, #32
 1017              		@ sp needed
 1018 009a 80BD     		pop	{r7, pc}
 1019              	.L63:
 1020              		.align	2
 1021              	.L62:
 1022 009c 00000000 		.word	SCB_1_state
 1023 00a0 000F2440 		.word	1076104960
 1024 00a4 C00F2440 		.word	1076105152
 1025 00a8 40032440 		.word	1076101952
 1026 00ac ED0F0000 		.word	4077
 1027 00b0 68002440 		.word	1076101224
 1028              		.cfi_endproc
 1029              	.LFE8:
 1030              		.size	SCB_1_I2CMasterReadByte, .-SCB_1_I2CMasterReadByte
 1031              		.section	.text.SCB_1_I2CMasterGetReadBufSize,"ax",%progbits
 1032              		.align	2
 1033              		.global	SCB_1_I2CMasterGetReadBufSize
 1034              		.code	16
 1035              		.thumb_func
 1036              		.type	SCB_1_I2CMasterGetReadBufSize, %function
 1037              	SCB_1_I2CMasterGetReadBufSize:
 1038              	.LFB9:
 698:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 699:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 700:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 701:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterGetReadBufSize
 702:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 703:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 704:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Returns the number of bytes that has been transferred with an
 705:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_I2CMasterReadBuf() function.
 706:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 707:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 708:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it returns
 709:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  the byte count transferred so far.
 710:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 711:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 712:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  This function returns not valid value if
 713:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_I2C_MSTAT_ERR_ARB_LOST or
 714:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_I2C_MSTAT_ERR_BUS_ERROR occurred while read transfer.
 715:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 716:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 717:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufIndex - used to current index within master read
 718:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  buffer.
 719:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 720:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 721:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterGetReadBufSize(void)
 722:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1039              		.loc 1 722 0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 1, uses_anonymous_args = 0
 1043 0000 80B5     		push	{r7, lr}
 1044              		.cfi_def_cfa_offset 8
 1045              		.cfi_offset 7, -8
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 32


 1046              		.cfi_offset 14, -4
 1047 0002 00AF     		add	r7, sp, #0
 1048              		.cfi_def_cfa_register 7
 723:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(SCB_1_mstrRdBufIndex);
 1049              		.loc 1 723 0
 1050 0004 024B     		ldr	r3, .L66
 1051 0006 1B68     		ldr	r3, [r3]
 724:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1052              		.loc 1 724 0
 1053 0008 1800     		movs	r0, r3
 1054 000a BD46     		mov	sp, r7
 1055              		@ sp needed
 1056 000c 80BD     		pop	{r7, pc}
 1057              	.L67:
 1058 000e C046     		.align	2
 1059              	.L66:
 1060 0010 00000000 		.word	SCB_1_mstrRdBufIndex
 1061              		.cfi_endproc
 1062              	.LFE9:
 1063              		.size	SCB_1_I2CMasterGetReadBufSize, .-SCB_1_I2CMasterGetReadBufSize
 1064              		.section	.text.SCB_1_I2CMasterGetWriteBufSize,"ax",%progbits
 1065              		.align	2
 1066              		.global	SCB_1_I2CMasterGetWriteBufSize
 1067              		.code	16
 1068              		.thumb_func
 1069              		.type	SCB_1_I2CMasterGetWriteBufSize, %function
 1070              	SCB_1_I2CMasterGetWriteBufSize:
 1071              	.LFB10:
 725:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 726:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 727:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 728:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterGetWriteBufSize
 729:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 730:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 731:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Returns the number of bytes that have been transferred with an
 732:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_I2CMasterWriteBuf() function.
 733:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 734:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 735:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   Byte count of transfer. If the transfer is not yet complete, it returns
 736:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   zero unit transfer completion.
 737:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 738:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 739:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   This function returns not valid value if
 740:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   SCB_1_I2C_MSTAT_ERR_ARB_LOST or
 741:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   SCB_1_I2C_MSTAT_ERR_BUS_ERROR occurred while read transfer.
 742:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 743:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 744:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrWrBufIndex - used to current index within master write
 745:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  buffer.
 746:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 747:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 748:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterGetWriteBufSize(void)
 749:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1072              		.loc 1 749 0
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 0
 1075              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 33


 1076 0000 80B5     		push	{r7, lr}
 1077              		.cfi_def_cfa_offset 8
 1078              		.cfi_offset 7, -8
 1079              		.cfi_offset 14, -4
 1080 0002 00AF     		add	r7, sp, #0
 1081              		.cfi_def_cfa_register 7
 750:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(SCB_1_mstrWrBufIndex);
 1082              		.loc 1 750 0
 1083 0004 024B     		ldr	r3, .L70
 1084 0006 1B68     		ldr	r3, [r3]
 751:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1085              		.loc 1 751 0
 1086 0008 1800     		movs	r0, r3
 1087 000a BD46     		mov	sp, r7
 1088              		@ sp needed
 1089 000c 80BD     		pop	{r7, pc}
 1090              	.L71:
 1091 000e C046     		.align	2
 1092              	.L70:
 1093 0010 00000000 		.word	SCB_1_mstrWrBufIndex
 1094              		.cfi_endproc
 1095              	.LFE10:
 1096              		.size	SCB_1_I2CMasterGetWriteBufSize, .-SCB_1_I2CMasterGetWriteBufSize
 1097              		.section	.text.SCB_1_I2CMasterClearReadBuf,"ax",%progbits
 1098              		.align	2
 1099              		.global	SCB_1_I2CMasterClearReadBuf
 1100              		.code	16
 1101              		.thumb_func
 1102              		.type	SCB_1_I2CMasterClearReadBuf, %function
 1103              	SCB_1_I2CMasterClearReadBuf:
 1104              	.LFB11:
 752:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 753:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 754:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 755:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterClearReadBuf
 756:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 757:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 758:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 759:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 760:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 761:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufIndex - used to current index within master read
 762:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   buffer.
 763:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus - used to store current status of I2C Master.
 764:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 765:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 766:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** void SCB_1_I2CMasterClearReadBuf(void)
 767:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1105              		.loc 1 767 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 1, uses_anonymous_args = 0
 1109 0000 80B5     		push	{r7, lr}
 1110              		.cfi_def_cfa_offset 8
 1111              		.cfi_offset 7, -8
 1112              		.cfi_offset 14, -4
 1113 0002 00AF     		add	r7, sp, #0
 1114              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 34


 768:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_DisableInt();  /* Lock from interruption */
 1115              		.loc 1 768 0
 1116 0004 0920     		movs	r0, #9
 1117 0006 FFF7FEFF 		bl	CyIntDisable
 769:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 770:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_mstrRdBufIndex = 0u;
 1118              		.loc 1 770 0
 1119 000a 084B     		ldr	r3, .L73
 1120 000c 0022     		movs	r2, #0
 1121 000e 1A60     		str	r2, [r3]
 771:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_mstrStatus    &= (uint16) ~SCB_1_I2C_MSTAT_RD_CMPLT;
 1122              		.loc 1 771 0
 1123 0010 074B     		ldr	r3, .L73+4
 1124 0012 1B88     		ldrh	r3, [r3]
 1125 0014 9BB2     		uxth	r3, r3
 1126 0016 0122     		movs	r2, #1
 1127 0018 9343     		bics	r3, r2
 1128 001a 9AB2     		uxth	r2, r3
 1129 001c 044B     		ldr	r3, .L73+4
 1130 001e 1A80     		strh	r2, [r3]
 772:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 773:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 1131              		.loc 1 773 0
 1132 0020 0920     		movs	r0, #9
 1133 0022 FFF7FEFF 		bl	CyIntEnable
 774:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1134              		.loc 1 774 0
 1135 0026 C046     		nop
 1136 0028 BD46     		mov	sp, r7
 1137              		@ sp needed
 1138 002a 80BD     		pop	{r7, pc}
 1139              	.L74:
 1140              		.align	2
 1141              	.L73:
 1142 002c 00000000 		.word	SCB_1_mstrRdBufIndex
 1143 0030 00000000 		.word	SCB_1_mstrStatus
 1144              		.cfi_endproc
 1145              	.LFE11:
 1146              		.size	SCB_1_I2CMasterClearReadBuf, .-SCB_1_I2CMasterClearReadBuf
 1147              		.section	.text.SCB_1_I2CMasterClearWriteBuf,"ax",%progbits
 1148              		.align	2
 1149              		.global	SCB_1_I2CMasterClearWriteBuf
 1150              		.code	16
 1151              		.thumb_func
 1152              		.type	SCB_1_I2CMasterClearWriteBuf, %function
 1153              	SCB_1_I2CMasterClearWriteBuf:
 1154              	.LFB12:
 775:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 776:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 777:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 778:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterClearWriteBuf
 779:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 780:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 781:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 782:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 783:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 784:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrRdBufIndex - used to current index within master read
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 35


 785:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *   buffer.
 786:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus - used to store current status of I2C Master.
 787:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 788:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 789:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** void SCB_1_I2CMasterClearWriteBuf(void)
 790:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1155              		.loc 1 790 0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 0
 1158              		@ frame_needed = 1, uses_anonymous_args = 0
 1159 0000 80B5     		push	{r7, lr}
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 7, -8
 1162              		.cfi_offset 14, -4
 1163 0002 00AF     		add	r7, sp, #0
 1164              		.cfi_def_cfa_register 7
 791:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_DisableInt();  /* Lock from interruption */
 1165              		.loc 1 791 0
 1166 0004 0920     		movs	r0, #9
 1167 0006 FFF7FEFF 		bl	CyIntDisable
 792:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 793:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_mstrWrBufIndex = 0u;
 1168              		.loc 1 793 0
 1169 000a 084B     		ldr	r3, .L76
 1170 000c 0022     		movs	r2, #0
 1171 000e 1A60     		str	r2, [r3]
 794:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_mstrStatus    &= (uint16) ~SCB_1_I2C_MSTAT_WR_CMPLT;
 1172              		.loc 1 794 0
 1173 0010 074B     		ldr	r3, .L76+4
 1174 0012 1B88     		ldrh	r3, [r3]
 1175 0014 9BB2     		uxth	r3, r3
 1176 0016 0222     		movs	r2, #2
 1177 0018 9343     		bics	r3, r2
 1178 001a 9AB2     		uxth	r2, r3
 1179 001c 044B     		ldr	r3, .L76+4
 1180 001e 1A80     		strh	r2, [r3]
 795:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 796:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 1181              		.loc 1 796 0
 1182 0020 0920     		movs	r0, #9
 1183 0022 FFF7FEFF 		bl	CyIntEnable
 797:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1184              		.loc 1 797 0
 1185 0026 C046     		nop
 1186 0028 BD46     		mov	sp, r7
 1187              		@ sp needed
 1188 002a 80BD     		pop	{r7, pc}
 1189              	.L77:
 1190              		.align	2
 1191              	.L76:
 1192 002c 00000000 		.word	SCB_1_mstrWrBufIndex
 1193 0030 00000000 		.word	SCB_1_mstrStatus
 1194              		.cfi_endproc
 1195              	.LFE12:
 1196              		.size	SCB_1_I2CMasterClearWriteBuf, .-SCB_1_I2CMasterClearWriteBuf
 1197              		.section	.text.SCB_1_I2CMasterStatus,"ax",%progbits
 1198              		.align	2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 36


 1199              		.global	SCB_1_I2CMasterStatus
 1200              		.code	16
 1201              		.thumb_func
 1202              		.type	SCB_1_I2CMasterStatus, %function
 1203              	SCB_1_I2CMasterStatus:
 1204              	.LFB13:
 798:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 799:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 800:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 801:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterStatus
 802:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 803:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 804:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Returns the master's communication status.
 805:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 806:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 807:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Current status of I2C master. This status incorporates status constants.
 808:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Each constant is a bit field value. The value returned may have multiple
 809:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  bits set to indicate the status of the read or write transfer.
 810:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_RD_CMPLT - Read transfer complete.
 811:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The error condition status bits must be checked to ensure that
 812:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    read transfer was completed successfully.
 813:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_WR_CMPLT - Write transfer complete.
 814:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The error condition status bits must be checked to ensure that write
 815:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    transfer was completed successfully.
 816:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_XFER_INP - Transfer in progress.
 817:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_XFER_HALT - Transfer has been halted.
 818:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The I2C bus is waiting for ReStart or Stop condition generation.
 819:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_SHORT_XFER - Error condition: Write
 820:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    transfer completed before all bytes were transferred. The slave NAKed
 821:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    the byte which was expected to be ACKed.
 822:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_ADDR_NAK - Error condition: Slave did
 823:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    not acknowledge address.
 824:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_ARB_LOST - Error condition: Master lost
 825:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    arbitration during communications with slave.
 826:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_BUS_ERROR - Error condition: bus error
 827:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    occurred during master transfer due to misplaced Start or Stop
 828:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    condition on the bus.
 829:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_ABORT_XFER - Error condition: Slave was
 830:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    addressed by another master while master performed the start condition
 831:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    generation. As a result, master has automatically switched to slave
 832:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    mode and is responding. The master transaction has not taken place
 833:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    This error condition only applicable for Multi-Master-Slave mode.
 834:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB_1_I2C_MSTAT_ERR_XFER - Error condition: This is the
 835:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    ORed value of all error conditions provided above.
 836:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 837:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 838:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus - used to store current status of I2C Master.
 839:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 840:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 841:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterStatus(void)
 842:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1205              		.loc 1 842 0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 8
 1208              		@ frame_needed = 1, uses_anonymous_args = 0
 1209 0000 80B5     		push	{r7, lr}
 1210              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 37


 1211              		.cfi_offset 7, -8
 1212              		.cfi_offset 14, -4
 1213 0002 82B0     		sub	sp, sp, #8
 1214              		.cfi_def_cfa_offset 16
 1215 0004 00AF     		add	r7, sp, #0
 1216              		.cfi_def_cfa_register 7
 843:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 status;
 844:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 845:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_DisableInt();  /* Lock from interruption */
 1217              		.loc 1 845 0
 1218 0006 0920     		movs	r0, #9
 1219 0008 FFF7FEFF 		bl	CyIntDisable
 846:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 847:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     status = (uint32) SCB_1_mstrStatus;
 1220              		.loc 1 847 0
 1221 000c 0B4B     		ldr	r3, .L81
 1222 000e 1B88     		ldrh	r3, [r3]
 1223 0010 9BB2     		uxth	r3, r3
 1224 0012 7B60     		str	r3, [r7, #4]
 848:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 849:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if (SCB_1_CHECK_I2C_MASTER_ACTIVE)
 1225              		.loc 1 849 0
 1226 0014 0A4B     		ldr	r3, .L81+4
 1227 0016 1B78     		ldrb	r3, [r3]
 1228 0018 DBB2     		uxtb	r3, r3
 1229 001a 2022     		movs	r2, #32
 1230 001c 1340     		ands	r3, r2
 1231 001e DBB2     		uxtb	r3, r3
 1232 0020 002B     		cmp	r3, #0
 1233 0022 03D0     		beq	.L79
 850:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 851:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Add status of master pending transaction: MSTAT_XFER_INP */
 852:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         status |= (uint32) SCB_1_I2C_MSTAT_XFER_INP;
 1234              		.loc 1 852 0
 1235 0024 7B68     		ldr	r3, [r7, #4]
 1236 0026 0422     		movs	r2, #4
 1237 0028 1343     		orrs	r3, r2
 1238 002a 7B60     		str	r3, [r7, #4]
 1239              	.L79:
 853:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 854:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 855:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 1240              		.loc 1 855 0
 1241 002c 0920     		movs	r0, #9
 1242 002e FFF7FEFF 		bl	CyIntEnable
 856:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 857:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(status);
 1243              		.loc 1 857 0
 1244 0032 7B68     		ldr	r3, [r7, #4]
 858:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1245              		.loc 1 858 0
 1246 0034 1800     		movs	r0, r3
 1247 0036 BD46     		mov	sp, r7
 1248 0038 02B0     		add	sp, sp, #8
 1249              		@ sp needed
 1250 003a 80BD     		pop	{r7, pc}
 1251              	.L82:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 38


 1252              		.align	2
 1253              	.L81:
 1254 003c 00000000 		.word	SCB_1_mstrStatus
 1255 0040 00000000 		.word	SCB_1_state
 1256              		.cfi_endproc
 1257              	.LFE13:
 1258              		.size	SCB_1_I2CMasterStatus, .-SCB_1_I2CMasterStatus
 1259              		.section	.text.SCB_1_I2CMasterClearStatus,"ax",%progbits
 1260              		.align	2
 1261              		.global	SCB_1_I2CMasterClearStatus
 1262              		.code	16
 1263              		.thumb_func
 1264              		.type	SCB_1_I2CMasterClearStatus, %function
 1265              	SCB_1_I2CMasterClearStatus:
 1266              	.LFB14:
 859:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 860:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 861:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 862:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterClearStatus
 863:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 864:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 865:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Clears all status flags and returns the master status.
 866:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 867:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
 868:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Current status of master. See the SCB_1_I2CMasterStatus()
 869:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  function for constants.
 870:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 871:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \globalvars
 872:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB_1_mstrStatus - used to store current status of I2C Master.
 873:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 874:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 875:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** uint32 SCB_1_I2CMasterClearStatus(void)
 876:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1267              		.loc 1 876 0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 8
 1270              		@ frame_needed = 1, uses_anonymous_args = 0
 1271 0000 80B5     		push	{r7, lr}
 1272              		.cfi_def_cfa_offset 8
 1273              		.cfi_offset 7, -8
 1274              		.cfi_offset 14, -4
 1275 0002 82B0     		sub	sp, sp, #8
 1276              		.cfi_def_cfa_offset 16
 1277 0004 00AF     		add	r7, sp, #0
 1278              		.cfi_def_cfa_register 7
 877:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 status;
 878:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 879:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_DisableInt();  /* Lock from interruption */
 1279              		.loc 1 879 0
 1280 0006 0920     		movs	r0, #9
 1281 0008 FFF7FEFF 		bl	CyIntDisable
 880:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 881:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Read and clear master status */
 882:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     status = (uint32) SCB_1_mstrStatus;
 1282              		.loc 1 882 0
 1283 000c 074B     		ldr	r3, .L85
 1284 000e 1B88     		ldrh	r3, [r3]
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 39


 1285 0010 9BB2     		uxth	r3, r3
 1286 0012 7B60     		str	r3, [r7, #4]
 883:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_mstrStatus = SCB_1_I2C_MSTAT_CLEAR;
 1287              		.loc 1 883 0
 1288 0014 054B     		ldr	r3, .L85
 1289 0016 0022     		movs	r2, #0
 1290 0018 1A80     		strh	r2, [r3]
 884:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 885:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_EnableInt();   /* Release lock */
 1291              		.loc 1 885 0
 1292 001a 0920     		movs	r0, #9
 1293 001c FFF7FEFF 		bl	CyIntEnable
 886:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 887:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return(status);
 1294              		.loc 1 887 0
 1295 0020 7B68     		ldr	r3, [r7, #4]
 888:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1296              		.loc 1 888 0
 1297 0022 1800     		movs	r0, r3
 1298 0024 BD46     		mov	sp, r7
 1299 0026 02B0     		add	sp, sp, #8
 1300              		@ sp needed
 1301 0028 80BD     		pop	{r7, pc}
 1302              	.L86:
 1303 002a C046     		.align	2
 1304              	.L85:
 1305 002c 00000000 		.word	SCB_1_mstrStatus
 1306              		.cfi_endproc
 1307              	.LFE14:
 1308              		.size	SCB_1_I2CMasterClearStatus, .-SCB_1_I2CMasterClearStatus
 1309              		.section	.text.SCB_1_I2CReStartGeneration,"ax",%progbits
 1310              		.align	2
 1311              		.global	SCB_1_I2CReStartGeneration
 1312              		.code	16
 1313              		.thumb_func
 1314              		.type	SCB_1_I2CReStartGeneration, %function
 1315              	SCB_1_I2CReStartGeneration:
 1316              	.LFB15:
 889:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 890:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 891:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
 892:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CReStartGeneration
 893:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
 894:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 895:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  Generates a ReStart condition:
 896:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB IP V1 and later: Generates ReStart using the scb IP functionality
 897:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Sets the I2C_MASTER_CMD_M_START and I2C_MASTER_CMD_M_NACK (if the previous
 898:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    transaction was read) bits in the SCB.I2C_MASTER_CMD register.
 899:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    This combination forces the master to generate ReStart.
 900:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 901:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  - SCB IP V0: Generates Restart using the GPIO and scb IP functionality.
 902:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    After the master completes write or read, the SCL is stretched.
 903:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    The master waits until SDA line is released by the slave. Then the GPIO
 904:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    function is enabled and the scb IP disabled as it already does not drive
 905:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    the bus. In case of the previous transfer was read, the NACK is generated
 906:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    by the GPIO. The delay of tLOW is added to manage the hold time.
 907:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Set I2C_M_CMD.START and enable the scb IP. The ReStart generation
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 40


 908:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    is started after the I2C function is enabled for the SCL.
 909:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Note1: the scb IP due re-enable generates Start but on the I2C bus it
 910:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *           appears as ReStart.
 911:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Note2: the I2C_M_CMD.START is queued if scb IP is disabled.
 912:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *    Note3: the I2C_STATUS_M_READ is cleared is address was NACKed before.
 913:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 914:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \sideeffect
 915:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *  SCB IP V0: The NACK generation by the GPIO may cause a greater SCL period
 916:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *             than expected for the selected master data rate.
 917:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
 918:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
 919:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** void SCB_1_I2CReStartGeneration(void)
 920:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1317              		.loc 1 920 0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 8
 1320              		@ frame_needed = 1, uses_anonymous_args = 0
 1321 0000 80B5     		push	{r7, lr}
 1322              		.cfi_def_cfa_offset 8
 1323              		.cfi_offset 7, -8
 1324              		.cfi_offset 14, -4
 1325 0002 82B0     		sub	sp, sp, #8
 1326              		.cfi_def_cfa_offset 16
 1327 0004 00AF     		add	r7, sp, #0
 1328              		.cfi_def_cfa_register 7
 921:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #if(SCB_1_CY_SCBIP_V0)
 922:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Generates Restart use GPIO and scb IP functionality. Ticket ID#143715,
 923:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     * ID#145238 and ID#173656.
 924:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     * In case of timeout the SCB_1_I2CMasterSendRestart handles this
 925:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     * case using own timeout and execute appropriate recovery.
 926:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     */
 927:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 928:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     const uint16 oneUnit = 1u;
 929:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 timeout = SCB_1_I2C_PHASE_GEN_TIMEOUT;
 930:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 931:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Store direction of transfer */
 932:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 readDirection = SCB_1_I2C_STATUS_REG & SCB_1_I2C_STATUS_M_READ;
 933:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 934:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Wait until slave releases SDA line: SCL tHIGH is complete */
 935:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     while ((SCB_1_WAIT_SDA_SET_HIGH) && (timeout > 0u))
 936:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 937:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         CyDelayUs(oneUnit);
 938:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         --timeout;
 939:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 940:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 941:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if (timeout > 0u)
 942:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
 943:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Refill timeout */
 944:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         timeout = SCB_1_I2C_PHASE_GEN_TIMEOUT;
 945:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 946:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Drive SCL line use GPIO */
 947:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SET_I2C_SCL_DR       (SCB_1_I2C_SCL_LOW);
 948:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SET_I2C_SCL_HSIOM_SEL(SCB_1_HSIOM_GPIO_SEL);
 949:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 950:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Disable SCB block */
 951:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_CTRL_REG &= (uint32) ~SCB_1_CTRL_ENABLED;
 952:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 41


 953:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (0u != readDirection)
 954:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 955:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Generate NACK for read transactions use GPIO functionality */
 956:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 957:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Drive tLOW: SCL low phase */
 958:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SET_I2C_SCL_DR(SCB_1_I2C_SCL_LOW);
 959:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             CyDelayUs(SCB_1_I2C_TLOW_TIME);
 960:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 961:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Drive tHIGH: SCL high phase */
 962:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SET_I2C_SCL_DR(SCB_1_I2C_SCL_HIGH);
 963:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             CyDelayUs(SCB_1_I2C_THIGH_TIME);
 964:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 965:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Wait until slave releases SDA line: SCL tHIGH is complete */
 966:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             while ((SCB_1_WAIT_SCL_SET_HIGH) && (timeout > 0u))
 967:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
 968:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 CyDelayUs(oneUnit);
 969:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 --timeout;
 970:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
 971:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 972:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 973:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (timeout > 0u)
 974:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
 975:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Drive tLOW: hold time for write and read */
 976:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_SET_I2C_SCL_DR(SCB_1_I2C_SCL_LOW);
 977:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             CyDelayUs(SCB_1_I2C_TLOW_TIME);
 978:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 979:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Set Start command, it will appear as ReStart on the bus */
 980:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_I2C_MASTER_CMD_REG  = SCB_1_I2C_MASTER_CMD_M_START;
 981:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
 982:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 983:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Enable SCB block: ReStart will appear on the bus as soon as SCL
 984:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         * configuration is restored and bus busy cleared.
 985:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         */
 986:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_CTRL_REG |= SCB_1_CTRL_ENABLED;
 987:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 988:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Restore SCL configuration */
 989:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SET_I2C_SCL_HSIOM_SEL(SCB_1_HSIOM_I2C_SEL);
 990:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_SET_I2C_SCL_DR       (SCB_1_I2C_SCL_HIGH);
 991:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
 992:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #else
 993:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 cmd;
 994:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
 995:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* Generates ReStart use scb IP functionality */
 996:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     cmd  = SCB_1_I2C_MASTER_CMD_M_START;
 1329              		.loc 1 996 0
 1330 0006 0123     		movs	r3, #1
 1331 0008 7B60     		str	r3, [r7, #4]
 997:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     cmd |= SCB_1_CHECK_I2C_STATUS(SCB_1_I2C_STATUS_M_READ) ?
 1332              		.loc 1 997 0
 1333 000a 094B     		ldr	r3, .L90
 1334 000c 1B68     		ldr	r3, [r3]
 1335 000e 2022     		movs	r2, #32
 1336 0010 1340     		ands	r3, r2
 998:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 (SCB_1_I2C_MASTER_CMD_M_NACK) : (0u);
 1337              		.loc 1 998 0
 1338 0012 01D0     		beq	.L88
 1339              		.loc 1 998 0 is_stmt 0 discriminator 1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 42


 1340 0014 0823     		movs	r3, #8
 1341 0016 00E0     		b	.L89
 1342              	.L88:
 1343              		.loc 1 998 0 discriminator 2
 1344 0018 0023     		movs	r3, #0
 1345              	.L89:
 997:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     cmd |= SCB_1_CHECK_I2C_STATUS(SCB_1_I2C_STATUS_M_READ) ?
 1346              		.loc 1 997 0 is_stmt 1 discriminator 4
 1347 001a 7A68     		ldr	r2, [r7, #4]
 1348 001c 1343     		orrs	r3, r2
 1349 001e 7B60     		str	r3, [r7, #4]
 999:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1000:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_I2C_MASTER_CMD_REG = cmd;
 1350              		.loc 1 1000 0 discriminator 4
 1351 0020 044B     		ldr	r3, .L90+4
 1352 0022 7A68     		ldr	r2, [r7, #4]
 1353 0024 1A60     		str	r2, [r3]
1001:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #endif /* (SCB_1_CY_SCBIP_V1) */
1002:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1354              		.loc 1 1002 0 discriminator 4
 1355 0026 C046     		nop
 1356 0028 BD46     		mov	sp, r7
 1357 002a 02B0     		add	sp, sp, #8
 1358              		@ sp needed
 1359 002c 80BD     		pop	{r7, pc}
 1360              	.L91:
 1361 002e C046     		.align	2
 1362              	.L90:
 1363 0030 64002440 		.word	1076101220
 1364 0034 68002440 		.word	1076101224
 1365              		.cfi_endproc
 1366              	.LFE15:
 1367              		.size	SCB_1_I2CReStartGeneration, .-SCB_1_I2CReStartGeneration
 1368              		.section	.text.SCB_1_I2CMasterHandleStatus,"ax",%progbits
 1369              		.align	2
 1370              		.code	16
 1371              		.thumb_func
 1372              		.type	SCB_1_I2CMasterHandleStatus, %function
 1373              	SCB_1_I2CMasterHandleStatus:
 1374              	.LFB16:
1003:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1004:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #endif /* (SCB_1_I2C_MASTER_CONST) */
1005:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1006:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1007:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #if (!SCB_1_CY_SCBIP_V0 && \
1008:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     SCB_1_I2C_MULTI_MASTER_SLAVE_CONST && SCB_1_I2C_WAKE_ENABLE_CONST)
1009:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /*******************************************************************************
1010:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     * Function Name: SCB_1_I2CMasterDisableEcAm
1011:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     ****************************************************************************//**
1012:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     *
1013:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     *  Disables externally clocked address match logic to enable master operation
1014:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     *  in active mode.
1015:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     *
1016:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     *******************************************************************************/
1017:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     static void SCB_1_I2CMasterDisableEcAm(void)
1018:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1019:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Disables externally clocked address match logic to enable master operation
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 43


1020:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         * in active mode. This applicable only for Multi-Master-Slave when wakeup is
1021:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         * enabled. Ticket ID#192742.
1022:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         */
1023:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (0u != (SCB_1_CTRL_REG & SCB_1_CTRL_EC_AM_MODE))
1024:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1025:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Enable external address match logic */
1026:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_Stop();
1027:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_CTRL_REG &= (uint32) ~SCB_1_CTRL_EC_AM_MODE;
1028:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_Enable();
1029:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1030:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1031:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** #endif /* (!SCB_1_CY_SCBIP_V0) */
1032:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1033:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1034:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /*******************************************************************************
1035:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: SCB_1_I2CMasterHandleStatus
1036:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
1037:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1038:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Converts hardware status to firmware status and executes required processing.
1039:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1040:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param status
1041:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Hardware I2C master status to handle. It also includes
1042:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * SCB_1_I2C_MASTER_TIMEOUT and SCB_1_SLAVE_INTR_I2C_ADDR.
1043:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1044:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
1045:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Error status.
1046:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * See SCB_1_I2CMasterSendStart() function for constants.
1047:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1048:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
1049:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** static uint32 SCB_1_I2CMasterHandleStatus(uint32 status)
1050:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1375              		.loc 1 1050 0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 16
 1378              		@ frame_needed = 1, uses_anonymous_args = 0
 1379 0000 80B5     		push	{r7, lr}
 1380              		.cfi_def_cfa_offset 8
 1381              		.cfi_offset 7, -8
 1382              		.cfi_offset 14, -4
 1383 0002 84B0     		sub	sp, sp, #16
 1384              		.cfi_def_cfa_offset 24
 1385 0004 00AF     		add	r7, sp, #0
 1386              		.cfi_def_cfa_register 7
 1387 0006 7860     		str	r0, [r7, #4]
1051:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 retStatus;
1052:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 resetBlock = 0u;
 1388              		.loc 1 1052 0
 1389 0008 0023     		movs	r3, #0
 1390 000a BB60     		str	r3, [r7, #8]
1053:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1054:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if (0u != (status & SCB_1_I2C_MASTER_TIMEOUT))
 1391              		.loc 1 1054 0
 1392 000c 7B68     		ldr	r3, [r7, #4]
 1393 000e 002B     		cmp	r3, #0
 1394 0010 05DA     		bge	.L93
1055:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1056:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus  = SCB_1_I2C_MASTER_TIMEOUT;
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 44


 1395              		.loc 1 1056 0
 1396 0012 8023     		movs	r3, #128
 1397 0014 1B06     		lsls	r3, r3, #24
 1398 0016 FB60     		str	r3, [r7, #12]
1057:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         resetBlock = SCB_1_I2C_RESET_ERROR;
 1399              		.loc 1 1057 0
 1400 0018 0123     		movs	r3, #1
 1401 001a BB60     		str	r3, [r7, #8]
 1402 001c 5AE0     		b	.L94
 1403              	.L93:
1058:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1059:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else if (0u != (SCB_1_SLAVE_INTR_I2C_ADDR & status))
 1404              		.loc 1 1059 0
 1405 001e 7B68     		ldr	r3, [r7, #4]
 1406 0020 C022     		movs	r2, #192
 1407 0022 1340     		ands	r3, r2
 1408 0024 08D0     		beq	.L95
1060:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1061:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         /* Abort the master operation, the slave was addressed first */
1062:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus = SCB_1_I2C_MSTR_ERR_ABORT_START;
 1409              		.loc 1 1062 0
 1410 0026 1023     		movs	r3, #16
 1411 0028 FB60     		str	r3, [r7, #12]
1063:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1064:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2C_MASTER_CMD_REG = 0u;
 1412              		.loc 1 1064 0
 1413 002a 314B     		ldr	r3, .L108
 1414 002c 0022     		movs	r2, #0
 1415 002e 1A60     		str	r2, [r3]
1065:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1066:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_state = SCB_1_I2C_FSM_IDLE;
 1416              		.loc 1 1066 0
 1417 0030 304B     		ldr	r3, .L108+4
 1418 0032 1022     		movs	r2, #16
 1419 0034 1A70     		strb	r2, [r3]
 1420 0036 4DE0     		b	.L94
 1421              	.L95:
1067:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1068:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else if (0u != (status & SCB_1_INTR_MASTER_I2C_ARB_LOST))
 1422              		.loc 1 1068 0
 1423 0038 7B68     		ldr	r3, [r7, #4]
 1424 003a 0122     		movs	r2, #1
 1425 003c 1340     		ands	r3, r2
 1426 003e 18D0     		beq	.L96
1069:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1070:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus  = SCB_1_I2C_MSTR_ERR_ARB_LOST;
 1427              		.loc 1 1070 0
 1428 0040 0123     		movs	r3, #1
 1429 0042 FB60     		str	r3, [r7, #12]
1071:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1072:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (SCB_1_CHECK_I2C_FSM_ADDR)
 1430              		.loc 1 1072 0
 1431 0044 2B4B     		ldr	r3, .L108+4
 1432 0046 1B78     		ldrb	r3, [r3]
 1433 0048 DBB2     		uxtb	r3, r3
 1434 004a 0822     		movs	r2, #8
 1435 004c 1340     		ands	r3, r2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 45


 1436 004e DBB2     		uxtb	r3, r3
 1437 0050 002B     		cmp	r3, #0
 1438 0052 0BD0     		beq	.L97
1073:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1074:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* If slave is not enabled reset IP, otherwise give it a chance to match address */
1075:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             if (0u == (SCB_1_I2C_CTRL_REG & SCB_1_I2C_CTRL_SLAVE_MODE))
 1439              		.loc 1 1075 0
 1440 0054 284B     		ldr	r3, .L108+8
 1441 0056 1A68     		ldr	r2, [r3]
 1442 0058 8023     		movs	r3, #128
 1443 005a DB05     		lsls	r3, r3, #23
 1444 005c 1340     		ands	r3, r2
 1445 005e 01D1     		bne	.L98
1076:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
1077:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 resetBlock = SCB_1_I2C_RESET_ERROR;
 1446              		.loc 1 1077 0
 1447 0060 0123     		movs	r3, #1
 1448 0062 BB60     		str	r3, [r7, #8]
 1449              	.L98:
1078:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
1079:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1080:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_state = SCB_1_I2C_FSM_IDLE;
 1450              		.loc 1 1080 0
 1451 0064 234B     		ldr	r3, .L108+4
 1452 0066 1022     		movs	r2, #16
 1453 0068 1A70     		strb	r2, [r3]
 1454 006a 33E0     		b	.L94
 1455              	.L97:
1081:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1082:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
1083:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1084:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Reset IP block when on address stage */
1085:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             resetBlock = SCB_1_I2C_RESET_ERROR;
 1456              		.loc 1 1085 0
 1457 006c 0123     		movs	r3, #1
 1458 006e BB60     		str	r3, [r7, #8]
 1459 0070 30E0     		b	.L94
 1460              	.L96:
1086:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1087:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1088:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else if (0u != (status & SCB_1_INTR_MASTER_I2C_BUS_ERROR))
 1461              		.loc 1 1088 0
 1462 0072 7A68     		ldr	r2, [r7, #4]
 1463 0074 8023     		movs	r3, #128
 1464 0076 5B00     		lsls	r3, r3, #1
 1465 0078 1340     		ands	r3, r2
 1466 007a 05D0     		beq	.L100
1089:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1090:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus  = SCB_1_I2C_MSTR_ERR_BUS_ERR;
 1467              		.loc 1 1090 0
 1468 007c 8023     		movs	r3, #128
 1469 007e 5B00     		lsls	r3, r3, #1
 1470 0080 FB60     		str	r3, [r7, #12]
1091:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         resetBlock = SCB_1_I2C_RESET_ERROR;
 1471              		.loc 1 1091 0
 1472 0082 0123     		movs	r3, #1
 1473 0084 BB60     		str	r3, [r7, #8]
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 46


 1474 0086 25E0     		b	.L94
 1475              	.L100:
1092:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1093:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else if (0u != (status & SCB_1_INTR_MASTER_I2C_NACK))
 1476              		.loc 1 1093 0
 1477 0088 7B68     		ldr	r3, [r7, #4]
 1478 008a 0222     		movs	r2, #2
 1479 008c 1340     		ands	r3, r2
 1480 008e 02D0     		beq	.L101
1094:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1095:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus = SCB_1_I2C_MSTR_ERR_LB_NAK;
 1481              		.loc 1 1095 0
 1482 0090 0223     		movs	r3, #2
 1483 0092 FB60     		str	r3, [r7, #12]
 1484 0094 1EE0     		b	.L94
 1485              	.L101:
1096:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1097:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else /* Includes: INTR_MASTER_I2C_STOP and INTR_MASTER_I2C_ACK */
1098:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1099:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         retStatus = SCB_1_I2C_MSTR_NO_ERROR;
 1486              		.loc 1 1099 0
 1487 0096 0023     		movs	r3, #0
 1488 0098 FB60     		str	r3, [r7, #12]
1100:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1101:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (0u != (status & SCB_1_INTR_MASTER_I2C_STOP))
 1489              		.loc 1 1101 0
 1490 009a 7B68     		ldr	r3, [r7, #4]
 1491 009c 1022     		movs	r2, #16
 1492 009e 1340     		ands	r3, r2
 1493 00a0 03D0     		beq	.L102
1102:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1103:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* Stop: end of transaction, go to idle state */
1104:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             SCB_1_state = SCB_1_I2C_FSM_IDLE;
 1494              		.loc 1 1104 0
 1495 00a2 144B     		ldr	r3, .L108+4
 1496 00a4 1022     		movs	r2, #16
 1497 00a6 1A70     		strb	r2, [r3]
 1498 00a8 14E0     		b	.L94
 1499              	.L102:
1105:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1106:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         else
1107:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1108:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             /* ACK: continue transaction */
1109:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             if (SCB_1_CHECK_I2C_FSM_ADDR)
 1500              		.loc 1 1109 0
 1501 00aa 124B     		ldr	r3, .L108+4
 1502 00ac 1B78     		ldrb	r3, [r3]
 1503 00ae DBB2     		uxtb	r3, r3
 1504 00b0 0822     		movs	r2, #8
 1505 00b2 1340     		ands	r3, r2
 1506 00b4 DBB2     		uxtb	r3, r3
 1507 00b6 002B     		cmp	r3, #0
 1508 00b8 0CD0     		beq	.L94
1110:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             {
1111:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 /* Move from address state to data */
1112:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                 SCB_1_state = (SCB_1_CHECK_I2C_FSM_RD) ?
 1509              		.loc 1 1112 0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 47


 1510 00ba 0E4B     		ldr	r3, .L108+4
 1511 00bc 1B78     		ldrb	r3, [r3]
 1512 00be DBB2     		uxtb	r3, r3
 1513 00c0 0122     		movs	r2, #1
 1514 00c2 1340     		ands	r3, r2
 1515 00c4 DBB2     		uxtb	r3, r3
 1516 00c6 002B     		cmp	r3, #0
 1517 00c8 01D0     		beq	.L103
 1518              		.loc 1 1112 0 is_stmt 0 discriminator 1
 1519 00ca 2522     		movs	r2, #37
 1520 00cc 00E0     		b	.L104
 1521              	.L103:
 1522              		.loc 1 1112 0 discriminator 2
 1523 00ce 2422     		movs	r2, #36
 1524              	.L104:
 1525              		.loc 1 1112 0 discriminator 4
 1526 00d0 084B     		ldr	r3, .L108+4
 1527 00d2 1A70     		strb	r2, [r3]
 1528              	.L94:
1113:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****                                           SCB_1_I2C_FSM_MSTR_RD_DATA : SCB_1_I2C_FSM_MSTR_WR_DATA;
1114:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             }
1115:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1116:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1117:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1118:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if (SCB_1_I2C_RESET_ERROR == resetBlock)
 1529              		.loc 1 1118 0 is_stmt 1
 1530 00d4 BB68     		ldr	r3, [r7, #8]
 1531 00d6 012B     		cmp	r3, #1
 1532 00d8 02D1     		bne	.L105
1119:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1120:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_I2CFwBlockReset();
 1533              		.loc 1 1120 0
 1534 00da FFF7FEFF 		bl	SCB_1_I2CFwBlockReset
 1535 00de 02E0     		b	.L106
 1536              	.L105:
1121:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1122:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     else
1123:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1124:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         SCB_1_ClearMasterInterruptSource(SCB_1_INTR_MASTER_ALL);
 1537              		.loc 1 1124 0
 1538 00e0 064B     		ldr	r3, .L108+12
 1539 00e2 074A     		ldr	r2, .L108+16
 1540 00e4 1A60     		str	r2, [r3]
 1541              	.L106:
1125:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1126:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1127:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return (retStatus);
 1542              		.loc 1 1127 0
 1543 00e6 FB68     		ldr	r3, [r7, #12]
1128:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1544              		.loc 1 1128 0
 1545 00e8 1800     		movs	r0, r3
 1546 00ea BD46     		mov	sp, r7
 1547 00ec 04B0     		add	sp, sp, #16
 1548              		@ sp needed
 1549 00ee 80BD     		pop	{r7, pc}
 1550              	.L109:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 48


 1551              		.align	2
 1552              	.L108:
 1553 00f0 68002440 		.word	1076101224
 1554 00f4 00000000 		.word	SCB_1_state
 1555 00f8 60002440 		.word	1076101216
 1556 00fc 000F2440 		.word	1076104960
 1557 0100 17030000 		.word	791
 1558              		.cfi_endproc
 1559              	.LFE16:
 1560              		.size	SCB_1_I2CMasterHandleStatus, .-SCB_1_I2CMasterHandleStatus
 1561              		.section	.text.SCB_1_I2CMasterWaitOneUnit,"ax",%progbits
 1562              		.align	2
 1563              		.code	16
 1564              		.thumb_func
 1565              		.type	SCB_1_I2CMasterWaitOneUnit, %function
 1566              	SCB_1_I2CMasterWaitOneUnit:
 1567              	.LFB17:
1129:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1130:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1131:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** /******************************************************************************
1132:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Function Name: I2CMasterWaitOneUnit
1133:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** ****************************************************************************//**
1134:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1135:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Waits for one unit before unblock code execution.
1136:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Note If a timeout value is 0, this function does nothing and returns 0.
1137:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1138:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \param timeout
1139:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * The pointer to a timeout value.
1140:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1141:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * \return
1142:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** * Returns 0 if a timeout does not expire or the timeout mask.
1143:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *
1144:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** *******************************************************************************/
1145:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** static uint32 SCB_1_I2CMasterWaitOneUnit(uint32 *timeout)
1146:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** {
 1568              		.loc 1 1146 0
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 16
 1571              		@ frame_needed = 1, uses_anonymous_args = 0
 1572 0000 80B5     		push	{r7, lr}
 1573              		.cfi_def_cfa_offset 8
 1574              		.cfi_offset 7, -8
 1575              		.cfi_offset 14, -4
 1576 0002 84B0     		sub	sp, sp, #16
 1577              		.cfi_def_cfa_offset 24
 1578 0004 00AF     		add	r7, sp, #0
 1579              		.cfi_def_cfa_register 7
 1580 0006 7860     		str	r0, [r7, #4]
1147:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     const uint16 oneUnit = 1u;
 1581              		.loc 1 1147 0
 1582 0008 0A23     		movs	r3, #10
 1583 000a FB18     		adds	r3, r7, r3
 1584 000c 0122     		movs	r2, #1
 1585 000e 1A80     		strh	r2, [r3]
1148:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     uint32 status = 0u;
 1586              		.loc 1 1148 0
 1587 0010 0023     		movs	r3, #0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 49


 1588 0012 FB60     		str	r3, [r7, #12]
1149:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1150:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     /* If the timeout equal to 0. Ignore the timeout */
1151:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     if (*timeout > 0u)
 1589              		.loc 1 1151 0
 1590 0014 7B68     		ldr	r3, [r7, #4]
 1591 0016 1B68     		ldr	r3, [r3]
 1592 0018 002B     		cmp	r3, #0
 1593 001a 11D0     		beq	.L111
1152:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     {
1153:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         CyDelayUs(oneUnit);
 1594              		.loc 1 1153 0
 1595 001c 0A23     		movs	r3, #10
 1596 001e FB18     		adds	r3, r7, r3
 1597 0020 1B88     		ldrh	r3, [r3]
 1598 0022 1800     		movs	r0, r3
 1599 0024 FFF7FEFF 		bl	CyDelayUs
1154:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         --(*timeout);
 1600              		.loc 1 1154 0
 1601 0028 7B68     		ldr	r3, [r7, #4]
 1602 002a 1B68     		ldr	r3, [r3]
 1603 002c 5A1E     		subs	r2, r3, #1
 1604 002e 7B68     		ldr	r3, [r7, #4]
 1605 0030 1A60     		str	r2, [r3]
1155:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1156:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         if (0u == *timeout)
 1606              		.loc 1 1156 0
 1607 0032 7B68     		ldr	r3, [r7, #4]
 1608 0034 1B68     		ldr	r3, [r3]
 1609 0036 002B     		cmp	r3, #0
 1610 0038 02D1     		bne	.L111
1157:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         {
1158:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****             status = SCB_1_I2C_MASTER_TIMEOUT;
 1611              		.loc 1 1158 0
 1612 003a 8023     		movs	r3, #128
 1613 003c 1B06     		lsls	r3, r3, #24
 1614 003e FB60     		str	r3, [r7, #12]
 1615              	.L111:
1159:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****         }
1160:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     }
1161:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** 
1162:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c ****     return (status);
 1616              		.loc 1 1162 0
 1617 0040 FB68     		ldr	r3, [r7, #12]
1163:Generated_Source\PSoC4/SCB_1_I2C_MASTER.c **** }
 1618              		.loc 1 1163 0
 1619 0042 1800     		movs	r0, r3
 1620 0044 BD46     		mov	sp, r7
 1621 0046 04B0     		add	sp, sp, #16
 1622              		@ sp needed
 1623 0048 80BD     		pop	{r7, pc}
 1624              		.cfi_endproc
 1625              	.LFE17:
 1626              		.size	SCB_1_I2CMasterWaitOneUnit, .-SCB_1_I2CMasterWaitOneUnit
 1627 004a C046     		.text
 1628              	.Letext0:
 1629              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 50


 1630              		.file 3 "Generated_Source\\PSoC4\\SCB_1_I2C_PVT.h"
 1631              		.section	.debug_info,"",%progbits
 1632              	.Ldebug_info0:
 1633 0000 FC050000 		.4byte	0x5fc
 1634 0004 0400     		.2byte	0x4
 1635 0006 00000000 		.4byte	.Ldebug_abbrev0
 1636 000a 04       		.byte	0x4
 1637 000b 01       		.uleb128 0x1
 1638 000c 78020000 		.4byte	.LASF60
 1639 0010 0C       		.byte	0xc
 1640 0011 1F040000 		.4byte	.LASF61
 1641 0015 62010000 		.4byte	.LASF62
 1642 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1643 001d 00000000 		.4byte	0
 1644 0021 00000000 		.4byte	.Ldebug_line0
 1645 0025 02       		.uleb128 0x2
 1646 0026 01       		.byte	0x1
 1647 0027 06       		.byte	0x6
 1648 0028 6C000000 		.4byte	.LASF0
 1649 002c 02       		.uleb128 0x2
 1650 002d 01       		.byte	0x1
 1651 002e 08       		.byte	0x8
 1652 002f DB030000 		.4byte	.LASF1
 1653 0033 02       		.uleb128 0x2
 1654 0034 02       		.byte	0x2
 1655 0035 05       		.byte	0x5
 1656 0036 E9030000 		.4byte	.LASF2
 1657 003a 02       		.uleb128 0x2
 1658 003b 02       		.byte	0x2
 1659 003c 07       		.byte	0x7
 1660 003d 40020000 		.4byte	.LASF3
 1661 0041 02       		.uleb128 0x2
 1662 0042 04       		.byte	0x4
 1663 0043 05       		.byte	0x5
 1664 0044 AE000000 		.4byte	.LASF4
 1665 0048 02       		.uleb128 0x2
 1666 0049 04       		.byte	0x4
 1667 004a 07       		.byte	0x7
 1668 004b F9010000 		.4byte	.LASF5
 1669 004f 02       		.uleb128 0x2
 1670 0050 08       		.byte	0x8
 1671 0051 05       		.byte	0x5
 1672 0052 5E000000 		.4byte	.LASF6
 1673 0056 02       		.uleb128 0x2
 1674 0057 08       		.byte	0x8
 1675 0058 07       		.byte	0x7
 1676 0059 16000000 		.4byte	.LASF7
 1677 005d 03       		.uleb128 0x3
 1678 005e 04       		.byte	0x4
 1679 005f 05       		.byte	0x5
 1680 0060 696E7400 		.ascii	"int\000"
 1681 0064 02       		.uleb128 0x2
 1682 0065 04       		.byte	0x4
 1683 0066 07       		.byte	0x7
 1684 0067 D7010000 		.4byte	.LASF8
 1685 006b 04       		.uleb128 0x4
 1686 006c B7000000 		.4byte	.LASF9
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 51


 1687 0070 02       		.byte	0x2
 1688 0071 E601     		.2byte	0x1e6
 1689 0073 2C000000 		.4byte	0x2c
 1690 0077 04       		.uleb128 0x4
 1691 0078 00000000 		.4byte	.LASF10
 1692 007c 02       		.byte	0x2
 1693 007d E701     		.2byte	0x1e7
 1694 007f 3A000000 		.4byte	0x3a
 1695 0083 04       		.uleb128 0x4
 1696 0084 24010000 		.4byte	.LASF11
 1697 0088 02       		.byte	0x2
 1698 0089 E801     		.2byte	0x1e8
 1699 008b 48000000 		.4byte	0x48
 1700 008f 02       		.uleb128 0x2
 1701 0090 04       		.byte	0x4
 1702 0091 04       		.byte	0x4
 1703 0092 96030000 		.4byte	.LASF12
 1704 0096 02       		.uleb128 0x2
 1705 0097 08       		.byte	0x8
 1706 0098 04       		.byte	0x4
 1707 0099 EE000000 		.4byte	.LASF13
 1708 009d 02       		.uleb128 0x2
 1709 009e 01       		.byte	0x1
 1710 009f 08       		.byte	0x8
 1711 00a0 50040000 		.4byte	.LASF14
 1712 00a4 05       		.uleb128 0x5
 1713 00a5 6B000000 		.4byte	0x6b
 1714 00a9 05       		.uleb128 0x5
 1715 00aa 77000000 		.4byte	0x77
 1716 00ae 04       		.uleb128 0x4
 1717 00af 2A030000 		.4byte	.LASF15
 1718 00b3 02       		.byte	0x2
 1719 00b4 9202     		.2byte	0x292
 1720 00b6 BA000000 		.4byte	0xba
 1721 00ba 05       		.uleb128 0x5
 1722 00bb 83000000 		.4byte	0x83
 1723 00bf 02       		.uleb128 0x2
 1724 00c0 08       		.byte	0x8
 1725 00c1 04       		.byte	0x4
 1726 00c2 54030000 		.4byte	.LASF16
 1727 00c6 02       		.uleb128 0x2
 1728 00c7 04       		.byte	0x4
 1729 00c8 07       		.byte	0x7
 1730 00c9 30030000 		.4byte	.LASF17
 1731 00cd 06       		.uleb128 0x6
 1732 00ce BF010000 		.4byte	.LASF21
 1733 00d2 01       		.byte	0x1
 1734 00d3 67       		.byte	0x67
 1735 00d4 83000000 		.4byte	0x83
 1736 00d8 00000000 		.4byte	.LFB2
 1737 00dc 28010000 		.4byte	.LFE2-.LFB2
 1738 00e0 01       		.uleb128 0x1
 1739 00e1 9C       		.byte	0x9c
 1740 00e2 2D010000 		.4byte	0x12d
 1741 00e6 07       		.uleb128 0x7
 1742 00e7 CE030000 		.4byte	.LASF18
 1743 00eb 01       		.byte	0x1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 52


 1744 00ec 67       		.byte	0x67
 1745 00ed 83000000 		.4byte	0x83
 1746 00f1 02       		.uleb128 0x2
 1747 00f2 91       		.byte	0x91
 1748 00f3 6C       		.sleb128 -20
 1749 00f4 07       		.uleb128 0x7
 1750 00f5 87040000 		.4byte	.LASF19
 1751 00f9 01       		.byte	0x1
 1752 00fa 67       		.byte	0x67
 1753 00fb 2D010000 		.4byte	0x12d
 1754 00ff 02       		.uleb128 0x2
 1755 0100 91       		.byte	0x91
 1756 0101 68       		.sleb128 -24
 1757 0102 08       		.uleb128 0x8
 1758 0103 636E7400 		.ascii	"cnt\000"
 1759 0107 01       		.byte	0x1
 1760 0108 67       		.byte	0x67
 1761 0109 83000000 		.4byte	0x83
 1762 010d 02       		.uleb128 0x2
 1763 010e 91       		.byte	0x91
 1764 010f 64       		.sleb128 -28
 1765 0110 07       		.uleb128 0x7
 1766 0111 55040000 		.4byte	.LASF20
 1767 0115 01       		.byte	0x1
 1768 0116 67       		.byte	0x67
 1769 0117 83000000 		.4byte	0x83
 1770 011b 02       		.uleb128 0x2
 1771 011c 91       		.byte	0x91
 1772 011d 60       		.sleb128 -32
 1773 011e 09       		.uleb128 0x9
 1774 011f 36020000 		.4byte	.LASF24
 1775 0123 01       		.byte	0x1
 1776 0124 69       		.byte	0x69
 1777 0125 83000000 		.4byte	0x83
 1778 0129 02       		.uleb128 0x2
 1779 012a 91       		.byte	0x91
 1780 012b 74       		.sleb128 -12
 1781 012c 00       		.byte	0
 1782 012d 0A       		.uleb128 0xa
 1783 012e 04       		.byte	0x4
 1784 012f 6B000000 		.4byte	0x6b
 1785 0133 06       		.uleb128 0x6
 1786 0134 41010000 		.4byte	.LASF22
 1787 0138 01       		.byte	0x1
 1788 0139 D5       		.byte	0xd5
 1789 013a 83000000 		.4byte	0x83
 1790 013e 00000000 		.4byte	.LFB3
 1791 0142 38010000 		.4byte	.LFE3-.LFB3
 1792 0146 01       		.uleb128 0x1
 1793 0147 9C       		.byte	0x9c
 1794 0148 93010000 		.4byte	0x193
 1795 014c 07       		.uleb128 0x7
 1796 014d CE030000 		.4byte	.LASF18
 1797 0151 01       		.byte	0x1
 1798 0152 D5       		.byte	0xd5
 1799 0153 83000000 		.4byte	0x83
 1800 0157 02       		.uleb128 0x2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 53


 1801 0158 91       		.byte	0x91
 1802 0159 6C       		.sleb128 -20
 1803 015a 07       		.uleb128 0x7
 1804 015b 78000000 		.4byte	.LASF23
 1805 015f 01       		.byte	0x1
 1806 0160 D5       		.byte	0xd5
 1807 0161 2D010000 		.4byte	0x12d
 1808 0165 02       		.uleb128 0x2
 1809 0166 91       		.byte	0x91
 1810 0167 68       		.sleb128 -24
 1811 0168 08       		.uleb128 0x8
 1812 0169 636E7400 		.ascii	"cnt\000"
 1813 016d 01       		.byte	0x1
 1814 016e D5       		.byte	0xd5
 1815 016f 83000000 		.4byte	0x83
 1816 0173 02       		.uleb128 0x2
 1817 0174 91       		.byte	0x91
 1818 0175 64       		.sleb128 -28
 1819 0176 07       		.uleb128 0x7
 1820 0177 55040000 		.4byte	.LASF20
 1821 017b 01       		.byte	0x1
 1822 017c D5       		.byte	0xd5
 1823 017d 83000000 		.4byte	0x83
 1824 0181 02       		.uleb128 0x2
 1825 0182 91       		.byte	0x91
 1826 0183 60       		.sleb128 -32
 1827 0184 09       		.uleb128 0x9
 1828 0185 36020000 		.4byte	.LASF24
 1829 0189 01       		.byte	0x1
 1830 018a D7       		.byte	0xd7
 1831 018b 83000000 		.4byte	0x83
 1832 018f 02       		.uleb128 0x2
 1833 0190 91       		.byte	0x91
 1834 0191 74       		.sleb128 -12
 1835 0192 00       		.byte	0
 1836 0193 0B       		.uleb128 0xb
 1837 0194 8E040000 		.4byte	.LASF25
 1838 0198 01       		.byte	0x1
 1839 0199 5901     		.2byte	0x159
 1840 019b 83000000 		.4byte	0x83
 1841 019f 00000000 		.4byte	.LFB4
 1842 01a3 F4000000 		.4byte	.LFE4-.LFB4
 1843 01a7 01       		.uleb128 0x1
 1844 01a8 9C       		.byte	0x9c
 1845 01a9 12020000 		.4byte	0x212
 1846 01ad 0C       		.uleb128 0xc
 1847 01ae CE030000 		.4byte	.LASF18
 1848 01b2 01       		.byte	0x1
 1849 01b3 5901     		.2byte	0x159
 1850 01b5 83000000 		.4byte	0x83
 1851 01b9 02       		.uleb128 0x2
 1852 01ba 91       		.byte	0x91
 1853 01bb 64       		.sleb128 -28
 1854 01bc 0C       		.uleb128 0xc
 1855 01bd 23030000 		.4byte	.LASF26
 1856 01c1 01       		.byte	0x1
 1857 01c2 5901     		.2byte	0x159
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 54


 1858 01c4 83000000 		.4byte	0x83
 1859 01c8 02       		.uleb128 0x2
 1860 01c9 91       		.byte	0x91
 1861 01ca 60       		.sleb128 -32
 1862 01cb 0C       		.uleb128 0xc
 1863 01cc 7D040000 		.4byte	.LASF27
 1864 01d0 01       		.byte	0x1
 1865 01d1 5901     		.2byte	0x159
 1866 01d3 83000000 		.4byte	0x83
 1867 01d7 02       		.uleb128 0x2
 1868 01d8 91       		.byte	0x91
 1869 01d9 5C       		.sleb128 -36
 1870 01da 0D       		.uleb128 0xd
 1871 01db 36020000 		.4byte	.LASF24
 1872 01df 01       		.byte	0x1
 1873 01e0 5B01     		.2byte	0x15b
 1874 01e2 83000000 		.4byte	0x83
 1875 01e6 02       		.uleb128 0x2
 1876 01e7 91       		.byte	0x91
 1877 01e8 74       		.sleb128 -12
 1878 01e9 0E       		.uleb128 0xe
 1879 01ea 30000000 		.4byte	.LBB2
 1880 01ee 8C000000 		.4byte	.LBE2-.LBB2
 1881 01f2 0D       		.uleb128 0xd
 1882 01f3 58010000 		.4byte	.LASF28
 1883 01f7 01       		.byte	0x1
 1884 01f8 6701     		.2byte	0x167
 1885 01fa 83000000 		.4byte	0x83
 1886 01fe 02       		.uleb128 0x2
 1887 01ff 91       		.byte	0x91
 1888 0200 70       		.sleb128 -16
 1889 0201 0D       		.uleb128 0xd
 1890 0202 2E020000 		.4byte	.LASF29
 1891 0206 01       		.byte	0x1
 1892 0207 6801     		.2byte	0x168
 1893 0209 83000000 		.4byte	0x83
 1894 020d 02       		.uleb128 0x2
 1895 020e 91       		.byte	0x91
 1896 020f 6C       		.sleb128 -20
 1897 0210 00       		.byte	0
 1898 0211 00       		.byte	0
 1899 0212 0B       		.uleb128 0xb
 1900 0213 39030000 		.4byte	.LASF30
 1901 0217 01       		.byte	0x1
 1902 0218 BC01     		.2byte	0x1bc
 1903 021a 83000000 		.4byte	0x83
 1904 021e 00000000 		.4byte	.LFB5
 1905 0222 A0000000 		.4byte	.LFE5-.LFB5
 1906 0226 01       		.uleb128 0x1
 1907 0227 9C       		.byte	0x9c
 1908 0228 91020000 		.4byte	0x291
 1909 022c 0C       		.uleb128 0xc
 1910 022d CE030000 		.4byte	.LASF18
 1911 0231 01       		.byte	0x1
 1912 0232 BC01     		.2byte	0x1bc
 1913 0234 83000000 		.4byte	0x83
 1914 0238 02       		.uleb128 0x2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 55


 1915 0239 91       		.byte	0x91
 1916 023a 64       		.sleb128 -28
 1917 023b 0C       		.uleb128 0xc
 1918 023c 23030000 		.4byte	.LASF26
 1919 0240 01       		.byte	0x1
 1920 0241 BC01     		.2byte	0x1bc
 1921 0243 83000000 		.4byte	0x83
 1922 0247 02       		.uleb128 0x2
 1923 0248 91       		.byte	0x91
 1924 0249 60       		.sleb128 -32
 1925 024a 0C       		.uleb128 0xc
 1926 024b 7D040000 		.4byte	.LASF27
 1927 024f 01       		.byte	0x1
 1928 0250 BC01     		.2byte	0x1bc
 1929 0252 83000000 		.4byte	0x83
 1930 0256 02       		.uleb128 0x2
 1931 0257 91       		.byte	0x91
 1932 0258 5C       		.sleb128 -36
 1933 0259 0D       		.uleb128 0xd
 1934 025a 36020000 		.4byte	.LASF24
 1935 025e 01       		.byte	0x1
 1936 025f BE01     		.2byte	0x1be
 1937 0261 83000000 		.4byte	0x83
 1938 0265 02       		.uleb128 0x2
 1939 0266 91       		.byte	0x91
 1940 0267 74       		.sleb128 -12
 1941 0268 0E       		.uleb128 0xe
 1942 0269 20000000 		.4byte	.LBB3
 1943 026d 6A000000 		.4byte	.LBE3-.LBB3
 1944 0271 0D       		.uleb128 0xd
 1945 0272 58010000 		.4byte	.LASF28
 1946 0276 01       		.byte	0x1
 1947 0277 C301     		.2byte	0x1c3
 1948 0279 83000000 		.4byte	0x83
 1949 027d 02       		.uleb128 0x2
 1950 027e 91       		.byte	0x91
 1951 027f 70       		.sleb128 -16
 1952 0280 0D       		.uleb128 0xd
 1953 0281 2E020000 		.4byte	.LASF29
 1954 0285 01       		.byte	0x1
 1955 0286 C401     		.2byte	0x1c4
 1956 0288 83000000 		.4byte	0x83
 1957 028c 02       		.uleb128 0x2
 1958 028d 91       		.byte	0x91
 1959 028e 6C       		.sleb128 -20
 1960 028f 00       		.byte	0
 1961 0290 00       		.byte	0
 1962 0291 0B       		.uleb128 0xb
 1963 0292 60030000 		.4byte	.LASF31
 1964 0296 01       		.byte	0x1
 1965 0297 0B02     		.2byte	0x20b
 1966 0299 83000000 		.4byte	0x83
 1967 029d 00000000 		.4byte	.LFB6
 1968 02a1 84000000 		.4byte	.LFE6-.LFB6
 1969 02a5 01       		.uleb128 0x1
 1970 02a6 9C       		.byte	0x9c
 1971 02a7 F2020000 		.4byte	0x2f2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 56


 1972 02ab 0C       		.uleb128 0xc
 1973 02ac 7D040000 		.4byte	.LASF27
 1974 02b0 01       		.byte	0x1
 1975 02b1 0B02     		.2byte	0x20b
 1976 02b3 83000000 		.4byte	0x83
 1977 02b7 02       		.uleb128 0x2
 1978 02b8 91       		.byte	0x91
 1979 02b9 64       		.sleb128 -28
 1980 02ba 0D       		.uleb128 0xd
 1981 02bb 36020000 		.4byte	.LASF24
 1982 02bf 01       		.byte	0x1
 1983 02c0 0D02     		.2byte	0x20d
 1984 02c2 83000000 		.4byte	0x83
 1985 02c6 02       		.uleb128 0x2
 1986 02c7 91       		.byte	0x91
 1987 02c8 74       		.sleb128 -12
 1988 02c9 0E       		.uleb128 0xe
 1989 02ca 1C000000 		.4byte	.LBB4
 1990 02ce 4E000000 		.4byte	.LBE4-.LBB4
 1991 02d2 0D       		.uleb128 0xd
 1992 02d3 58010000 		.4byte	.LASF28
 1993 02d7 01       		.byte	0x1
 1994 02d8 1202     		.2byte	0x212
 1995 02da 83000000 		.4byte	0x83
 1996 02de 02       		.uleb128 0x2
 1997 02df 91       		.byte	0x91
 1998 02e0 70       		.sleb128 -16
 1999 02e1 0D       		.uleb128 0xd
 2000 02e2 2E020000 		.4byte	.LASF29
 2001 02e6 01       		.byte	0x1
 2002 02e7 1302     		.2byte	0x213
 2003 02e9 83000000 		.4byte	0x83
 2004 02ed 02       		.uleb128 0x2
 2005 02ee 91       		.byte	0x91
 2006 02ef 6C       		.sleb128 -20
 2007 02f0 00       		.byte	0
 2008 02f1 00       		.byte	0
 2009 02f2 0B       		.uleb128 0xb
 2010 02f3 5F020000 		.4byte	.LASF32
 2011 02f7 01       		.byte	0x1
 2012 02f8 4602     		.2byte	0x246
 2013 02fa 83000000 		.4byte	0x83
 2014 02fe 00000000 		.4byte	.LFB7
 2015 0302 74000000 		.4byte	.LFE7-.LFB7
 2016 0306 01       		.uleb128 0x1
 2017 0307 9C       		.byte	0x9c
 2018 0308 62030000 		.4byte	0x362
 2019 030c 0C       		.uleb128 0xc
 2020 030d 49040000 		.4byte	.LASF33
 2021 0311 01       		.byte	0x1
 2022 0312 4602     		.2byte	0x246
 2023 0314 83000000 		.4byte	0x83
 2024 0318 02       		.uleb128 0x2
 2025 0319 91       		.byte	0x91
 2026 031a 64       		.sleb128 -28
 2027 031b 0C       		.uleb128 0xc
 2028 031c 7D040000 		.4byte	.LASF27
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 57


 2029 0320 01       		.byte	0x1
 2030 0321 4602     		.2byte	0x246
 2031 0323 83000000 		.4byte	0x83
 2032 0327 02       		.uleb128 0x2
 2033 0328 91       		.byte	0x91
 2034 0329 60       		.sleb128 -32
 2035 032a 0D       		.uleb128 0xd
 2036 032b 36020000 		.4byte	.LASF24
 2037 032f 01       		.byte	0x1
 2038 0330 4802     		.2byte	0x248
 2039 0332 83000000 		.4byte	0x83
 2040 0336 02       		.uleb128 0x2
 2041 0337 91       		.byte	0x91
 2042 0338 74       		.sleb128 -12
 2043 0339 0E       		.uleb128 0xe
 2044 033a 1E000000 		.4byte	.LBB5
 2045 033e 40000000 		.4byte	.LBE5-.LBB5
 2046 0342 0D       		.uleb128 0xd
 2047 0343 58010000 		.4byte	.LASF28
 2048 0347 01       		.byte	0x1
 2049 0348 4D02     		.2byte	0x24d
 2050 034a 83000000 		.4byte	0x83
 2051 034e 02       		.uleb128 0x2
 2052 034f 91       		.byte	0x91
 2053 0350 70       		.sleb128 -16
 2054 0351 0D       		.uleb128 0xd
 2055 0352 2E020000 		.4byte	.LASF29
 2056 0356 01       		.byte	0x1
 2057 0357 4E02     		.2byte	0x24e
 2058 0359 83000000 		.4byte	0x83
 2059 035d 02       		.uleb128 0x2
 2060 035e 91       		.byte	0x91
 2061 035f 6C       		.sleb128 -20
 2062 0360 00       		.byte	0
 2063 0361 00       		.byte	0
 2064 0362 0B       		.uleb128 0xb
 2065 0363 F3030000 		.4byte	.LASF34
 2066 0367 01       		.byte	0x1
 2067 0368 8D02     		.2byte	0x28d
 2068 036a 83000000 		.4byte	0x83
 2069 036e 00000000 		.4byte	.LFB8
 2070 0372 B4000000 		.4byte	.LFE8-.LFB8
 2071 0376 01       		.uleb128 0x1
 2072 0377 9C       		.byte	0x9c
 2073 0378 F0030000 		.4byte	0x3f0
 2074 037c 0C       		.uleb128 0xc
 2075 037d 26020000 		.4byte	.LASF35
 2076 0381 01       		.byte	0x1
 2077 0382 8D02     		.2byte	0x28d
 2078 0384 83000000 		.4byte	0x83
 2079 0388 02       		.uleb128 0x2
 2080 0389 91       		.byte	0x91
 2081 038a 64       		.sleb128 -28
 2082 038b 0C       		.uleb128 0xc
 2083 038c 0F000000 		.4byte	.LASF36
 2084 0390 01       		.byte	0x1
 2085 0391 8D02     		.2byte	0x28d
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 58


 2086 0393 2D010000 		.4byte	0x12d
 2087 0397 02       		.uleb128 0x2
 2088 0398 91       		.byte	0x91
 2089 0399 60       		.sleb128 -32
 2090 039a 0C       		.uleb128 0xc
 2091 039b 7D040000 		.4byte	.LASF27
 2092 039f 01       		.byte	0x1
 2093 03a0 8D02     		.2byte	0x28d
 2094 03a2 83000000 		.4byte	0x83
 2095 03a6 02       		.uleb128 0x2
 2096 03a7 91       		.byte	0x91
 2097 03a8 5C       		.sleb128 -36
 2098 03a9 0D       		.uleb128 0xd
 2099 03aa 36020000 		.4byte	.LASF24
 2100 03ae 01       		.byte	0x1
 2101 03af 8F02     		.2byte	0x28f
 2102 03b1 83000000 		.4byte	0x83
 2103 03b5 02       		.uleb128 0x2
 2104 03b6 91       		.byte	0x91
 2105 03b7 74       		.sleb128 -12
 2106 03b8 0E       		.uleb128 0xe
 2107 03b9 20000000 		.4byte	.LBB6
 2108 03bd 72000000 		.4byte	.LBE6-.LBB6
 2109 03c1 0D       		.uleb128 0xd
 2110 03c2 58010000 		.4byte	.LASF28
 2111 03c6 01       		.byte	0x1
 2112 03c7 9402     		.2byte	0x294
 2113 03c9 83000000 		.4byte	0x83
 2114 03cd 02       		.uleb128 0x2
 2115 03ce 91       		.byte	0x91
 2116 03cf 70       		.sleb128 -16
 2117 03d0 0D       		.uleb128 0xd
 2118 03d1 38000000 		.4byte	.LASF37
 2119 03d5 01       		.byte	0x1
 2120 03d6 9502     		.2byte	0x295
 2121 03d8 83000000 		.4byte	0x83
 2122 03dc 02       		.uleb128 0x2
 2123 03dd 91       		.byte	0x91
 2124 03de 6C       		.sleb128 -20
 2125 03df 0D       		.uleb128 0xd
 2126 03e0 2E020000 		.4byte	.LASF29
 2127 03e4 01       		.byte	0x1
 2128 03e5 9602     		.2byte	0x296
 2129 03e7 83000000 		.4byte	0x83
 2130 03eb 02       		.uleb128 0x2
 2131 03ec 91       		.byte	0x91
 2132 03ed 68       		.sleb128 -24
 2133 03ee 00       		.byte	0
 2134 03ef 00       		.byte	0
 2135 03f0 0F       		.uleb128 0xf
 2136 03f1 78030000 		.4byte	.LASF38
 2137 03f5 01       		.byte	0x1
 2138 03f6 D102     		.2byte	0x2d1
 2139 03f8 83000000 		.4byte	0x83
 2140 03fc 00000000 		.4byte	.LFB9
 2141 0400 14000000 		.4byte	.LFE9-.LFB9
 2142 0404 01       		.uleb128 0x1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 59


 2143 0405 9C       		.byte	0x9c
 2144 0406 0F       		.uleb128 0xf
 2145 0407 AF030000 		.4byte	.LASF39
 2146 040b 01       		.byte	0x1
 2147 040c EC02     		.2byte	0x2ec
 2148 040e 83000000 		.4byte	0x83
 2149 0412 00000000 		.4byte	.LFB10
 2150 0416 14000000 		.4byte	.LFE10-.LFB10
 2151 041a 01       		.uleb128 0x1
 2152 041b 9C       		.byte	0x9c
 2153 041c 10       		.uleb128 0x10
 2154 041d BD000000 		.4byte	.LASF40
 2155 0421 01       		.byte	0x1
 2156 0422 FE02     		.2byte	0x2fe
 2157 0424 00000000 		.4byte	.LFB11
 2158 0428 34000000 		.4byte	.LFE11-.LFB11
 2159 042c 01       		.uleb128 0x1
 2160 042d 9C       		.byte	0x9c
 2161 042e 10       		.uleb128 0x10
 2162 042f 06030000 		.4byte	.LASF41
 2163 0433 01       		.byte	0x1
 2164 0434 1503     		.2byte	0x315
 2165 0436 00000000 		.4byte	.LFB12
 2166 043a 34000000 		.4byte	.LFE12-.LFB12
 2167 043e 01       		.uleb128 0x1
 2168 043f 9C       		.byte	0x9c
 2169 0440 0B       		.uleb128 0xb
 2170 0441 2B010000 		.4byte	.LASF42
 2171 0445 01       		.byte	0x1
 2172 0446 4903     		.2byte	0x349
 2173 0448 83000000 		.4byte	0x83
 2174 044c 00000000 		.4byte	.LFB13
 2175 0450 44000000 		.4byte	.LFE13-.LFB13
 2176 0454 01       		.uleb128 0x1
 2177 0455 9C       		.byte	0x9c
 2178 0456 6A040000 		.4byte	0x46a
 2179 045a 0D       		.uleb128 0xd
 2180 045b A7040000 		.4byte	.LASF43
 2181 045f 01       		.byte	0x1
 2182 0460 4B03     		.2byte	0x34b
 2183 0462 83000000 		.4byte	0x83
 2184 0466 02       		.uleb128 0x2
 2185 0467 91       		.byte	0x91
 2186 0468 74       		.sleb128 -12
 2187 0469 00       		.byte	0
 2188 046a 0B       		.uleb128 0xb
 2189 046b 93000000 		.4byte	.LASF44
 2190 046f 01       		.byte	0x1
 2191 0470 6B03     		.2byte	0x36b
 2192 0472 83000000 		.4byte	0x83
 2193 0476 00000000 		.4byte	.LFB14
 2194 047a 30000000 		.4byte	.LFE14-.LFB14
 2195 047e 01       		.uleb128 0x1
 2196 047f 9C       		.byte	0x9c
 2197 0480 94040000 		.4byte	0x494
 2198 0484 0D       		.uleb128 0xd
 2199 0485 A7040000 		.4byte	.LASF43
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 60


 2200 0489 01       		.byte	0x1
 2201 048a 6D03     		.2byte	0x36d
 2202 048c 83000000 		.4byte	0x83
 2203 0490 02       		.uleb128 0x2
 2204 0491 91       		.byte	0x91
 2205 0492 74       		.sleb128 -12
 2206 0493 00       		.byte	0
 2207 0494 11       		.uleb128 0x11
 2208 0495 0B020000 		.4byte	.LASF63
 2209 0499 01       		.byte	0x1
 2210 049a 9703     		.2byte	0x397
 2211 049c 00000000 		.4byte	.LFB15
 2212 04a0 38000000 		.4byte	.LFE15-.LFB15
 2213 04a4 01       		.uleb128 0x1
 2214 04a5 9C       		.byte	0x9c
 2215 04a6 BA040000 		.4byte	0x4ba
 2216 04aa 12       		.uleb128 0x12
 2217 04ab 636D6400 		.ascii	"cmd\000"
 2218 04af 01       		.byte	0x1
 2219 04b0 E103     		.2byte	0x3e1
 2220 04b2 83000000 		.4byte	0x83
 2221 04b6 02       		.uleb128 0x2
 2222 04b7 91       		.byte	0x91
 2223 04b8 74       		.sleb128 -12
 2224 04b9 00       		.byte	0
 2225 04ba 13       		.uleb128 0x13
 2226 04bb F5000000 		.4byte	.LASF47
 2227 04bf 01       		.byte	0x1
 2228 04c0 1904     		.2byte	0x419
 2229 04c2 83000000 		.4byte	0x83
 2230 04c6 00000000 		.4byte	.LFB16
 2231 04ca 04010000 		.4byte	.LFE16-.LFB16
 2232 04ce 01       		.uleb128 0x1
 2233 04cf 9C       		.byte	0x9c
 2234 04d0 02050000 		.4byte	0x502
 2235 04d4 0C       		.uleb128 0xc
 2236 04d5 A7040000 		.4byte	.LASF43
 2237 04d9 01       		.byte	0x1
 2238 04da 1904     		.2byte	0x419
 2239 04dc 83000000 		.4byte	0x83
 2240 04e0 02       		.uleb128 0x2
 2241 04e1 91       		.byte	0x91
 2242 04e2 6C       		.sleb128 -20
 2243 04e3 0D       		.uleb128 0xd
 2244 04e4 C6040000 		.4byte	.LASF45
 2245 04e8 01       		.byte	0x1
 2246 04e9 1B04     		.2byte	0x41b
 2247 04eb 83000000 		.4byte	0x83
 2248 04ef 02       		.uleb128 0x2
 2249 04f0 91       		.byte	0x91
 2250 04f1 74       		.sleb128 -12
 2251 04f2 0D       		.uleb128 0xd
 2252 04f3 2D000000 		.4byte	.LASF46
 2253 04f7 01       		.byte	0x1
 2254 04f8 1C04     		.2byte	0x41c
 2255 04fa 83000000 		.4byte	0x83
 2256 04fe 02       		.uleb128 0x2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 61


 2257 04ff 91       		.byte	0x91
 2258 0500 70       		.sleb128 -16
 2259 0501 00       		.byte	0
 2260 0502 13       		.uleb128 0x13
 2261 0503 43000000 		.4byte	.LASF48
 2262 0507 01       		.byte	0x1
 2263 0508 7904     		.2byte	0x479
 2264 050a 83000000 		.4byte	0x83
 2265 050e 00000000 		.4byte	.LFB17
 2266 0512 4A000000 		.4byte	.LFE17-.LFB17
 2267 0516 01       		.uleb128 0x1
 2268 0517 9C       		.byte	0x9c
 2269 0518 4A050000 		.4byte	0x54a
 2270 051c 0C       		.uleb128 0xc
 2271 051d 2E020000 		.4byte	.LASF29
 2272 0521 01       		.byte	0x1
 2273 0522 7904     		.2byte	0x479
 2274 0524 4A050000 		.4byte	0x54a
 2275 0528 02       		.uleb128 0x2
 2276 0529 91       		.byte	0x91
 2277 052a 6C       		.sleb128 -20
 2278 052b 0D       		.uleb128 0xd
 2279 052c 07000000 		.4byte	.LASF49
 2280 0530 01       		.byte	0x1
 2281 0531 7B04     		.2byte	0x47b
 2282 0533 50050000 		.4byte	0x550
 2283 0537 02       		.uleb128 0x2
 2284 0538 91       		.byte	0x91
 2285 0539 72       		.sleb128 -14
 2286 053a 0D       		.uleb128 0xd
 2287 053b A7040000 		.4byte	.LASF43
 2288 053f 01       		.byte	0x1
 2289 0540 7C04     		.2byte	0x47c
 2290 0542 83000000 		.4byte	0x83
 2291 0546 02       		.uleb128 0x2
 2292 0547 91       		.byte	0x91
 2293 0548 74       		.sleb128 -12
 2294 0549 00       		.byte	0
 2295 054a 0A       		.uleb128 0xa
 2296 054b 04       		.byte	0x4
 2297 054c 83000000 		.4byte	0x83
 2298 0550 14       		.uleb128 0x14
 2299 0551 77000000 		.4byte	0x77
 2300 0555 15       		.uleb128 0x15
 2301 0556 53020000 		.4byte	.LASF50
 2302 055a 03       		.byte	0x3
 2303 055b 1E       		.byte	0x1e
 2304 055c A4000000 		.4byte	0xa4
 2305 0560 16       		.uleb128 0x16
 2306 0561 5A040000 		.4byte	.LASF51
 2307 0565 01       		.byte	0x1
 2308 0566 1D       		.byte	0x1d
 2309 0567 A9000000 		.4byte	0xa9
 2310 056b 05       		.uleb128 0x5
 2311 056c 03       		.byte	0x3
 2312 056d 00000000 		.4byte	SCB_1_mstrStatus
 2313 0571 16       		.uleb128 0x16
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 62


 2314 0572 6B040000 		.4byte	.LASF52
 2315 0576 01       		.byte	0x1
 2316 0577 1E       		.byte	0x1e
 2317 0578 A4000000 		.4byte	0xa4
 2318 057c 05       		.uleb128 0x5
 2319 057d 03       		.byte	0x3
 2320 057e 00000000 		.4byte	SCB_1_mstrControl
 2321 0582 16       		.uleb128 0x16
 2322 0583 9C030000 		.4byte	.LASF53
 2323 0587 01       		.byte	0x1
 2324 0588 21       		.byte	0x21
 2325 0589 93050000 		.4byte	0x593
 2326 058d 05       		.uleb128 0x5
 2327 058e 03       		.byte	0x3
 2328 058f 00000000 		.4byte	SCB_1_mstrRdBufPtr
 2329 0593 0A       		.uleb128 0xa
 2330 0594 04       		.byte	0x4
 2331 0595 A4000000 		.4byte	0xa4
 2332 0599 16       		.uleb128 0x16
 2333 059a 7F000000 		.4byte	.LASF54
 2334 059e 01       		.byte	0x1
 2335 059f 22       		.byte	0x22
 2336 05a0 BA000000 		.4byte	0xba
 2337 05a4 05       		.uleb128 0x5
 2338 05a5 03       		.byte	0x3
 2339 05a6 00000000 		.4byte	SCB_1_mstrRdBufSize
 2340 05aa 16       		.uleb128 0x16
 2341 05ab D9000000 		.4byte	.LASF55
 2342 05af 01       		.byte	0x1
 2343 05b0 23       		.byte	0x23
 2344 05b1 BA000000 		.4byte	0xba
 2345 05b5 05       		.uleb128 0x5
 2346 05b6 03       		.byte	0x3
 2347 05b7 00000000 		.4byte	SCB_1_mstrRdBufIndex
 2348 05bb 16       		.uleb128 0x16
 2349 05bc 11010000 		.4byte	.LASF56
 2350 05c0 01       		.byte	0x1
 2351 05c1 26       		.byte	0x26
 2352 05c2 93050000 		.4byte	0x593
 2353 05c6 05       		.uleb128 0x5
 2354 05c7 03       		.byte	0x3
 2355 05c8 00000000 		.4byte	SCB_1_mstrWrBufPtr
 2356 05cc 16       		.uleb128 0x16
 2357 05cd 0B040000 		.4byte	.LASF57
 2358 05d1 01       		.byte	0x1
 2359 05d2 27       		.byte	0x27
 2360 05d3 BA000000 		.4byte	0xba
 2361 05d7 05       		.uleb128 0x5
 2362 05d8 03       		.byte	0x3
 2363 05d9 00000000 		.4byte	SCB_1_mstrWrBufSize
 2364 05dd 16       		.uleb128 0x16
 2365 05de E4010000 		.4byte	.LASF58
 2366 05e2 01       		.byte	0x1
 2367 05e3 28       		.byte	0x28
 2368 05e4 BA000000 		.4byte	0xba
 2369 05e8 05       		.uleb128 0x5
 2370 05e9 03       		.byte	0x3
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 63


 2371 05ea 00000000 		.4byte	SCB_1_mstrWrBufIndex
 2372 05ee 16       		.uleb128 0x16
 2373 05ef AE040000 		.4byte	.LASF59
 2374 05f3 01       		.byte	0x1
 2375 05f4 29       		.byte	0x29
 2376 05f5 BA000000 		.4byte	0xba
 2377 05f9 05       		.uleb128 0x5
 2378 05fa 03       		.byte	0x3
 2379 05fb 00000000 		.4byte	SCB_1_mstrWrBufIndexTmp
 2380 05ff 00       		.byte	0
 2381              		.section	.debug_abbrev,"",%progbits
 2382              	.Ldebug_abbrev0:
 2383 0000 01       		.uleb128 0x1
 2384 0001 11       		.uleb128 0x11
 2385 0002 01       		.byte	0x1
 2386 0003 25       		.uleb128 0x25
 2387 0004 0E       		.uleb128 0xe
 2388 0005 13       		.uleb128 0x13
 2389 0006 0B       		.uleb128 0xb
 2390 0007 03       		.uleb128 0x3
 2391 0008 0E       		.uleb128 0xe
 2392 0009 1B       		.uleb128 0x1b
 2393 000a 0E       		.uleb128 0xe
 2394 000b 55       		.uleb128 0x55
 2395 000c 17       		.uleb128 0x17
 2396 000d 11       		.uleb128 0x11
 2397 000e 01       		.uleb128 0x1
 2398 000f 10       		.uleb128 0x10
 2399 0010 17       		.uleb128 0x17
 2400 0011 00       		.byte	0
 2401 0012 00       		.byte	0
 2402 0013 02       		.uleb128 0x2
 2403 0014 24       		.uleb128 0x24
 2404 0015 00       		.byte	0
 2405 0016 0B       		.uleb128 0xb
 2406 0017 0B       		.uleb128 0xb
 2407 0018 3E       		.uleb128 0x3e
 2408 0019 0B       		.uleb128 0xb
 2409 001a 03       		.uleb128 0x3
 2410 001b 0E       		.uleb128 0xe
 2411 001c 00       		.byte	0
 2412 001d 00       		.byte	0
 2413 001e 03       		.uleb128 0x3
 2414 001f 24       		.uleb128 0x24
 2415 0020 00       		.byte	0
 2416 0021 0B       		.uleb128 0xb
 2417 0022 0B       		.uleb128 0xb
 2418 0023 3E       		.uleb128 0x3e
 2419 0024 0B       		.uleb128 0xb
 2420 0025 03       		.uleb128 0x3
 2421 0026 08       		.uleb128 0x8
 2422 0027 00       		.byte	0
 2423 0028 00       		.byte	0
 2424 0029 04       		.uleb128 0x4
 2425 002a 16       		.uleb128 0x16
 2426 002b 00       		.byte	0
 2427 002c 03       		.uleb128 0x3
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 64


 2428 002d 0E       		.uleb128 0xe
 2429 002e 3A       		.uleb128 0x3a
 2430 002f 0B       		.uleb128 0xb
 2431 0030 3B       		.uleb128 0x3b
 2432 0031 05       		.uleb128 0x5
 2433 0032 49       		.uleb128 0x49
 2434 0033 13       		.uleb128 0x13
 2435 0034 00       		.byte	0
 2436 0035 00       		.byte	0
 2437 0036 05       		.uleb128 0x5
 2438 0037 35       		.uleb128 0x35
 2439 0038 00       		.byte	0
 2440 0039 49       		.uleb128 0x49
 2441 003a 13       		.uleb128 0x13
 2442 003b 00       		.byte	0
 2443 003c 00       		.byte	0
 2444 003d 06       		.uleb128 0x6
 2445 003e 2E       		.uleb128 0x2e
 2446 003f 01       		.byte	0x1
 2447 0040 3F       		.uleb128 0x3f
 2448 0041 19       		.uleb128 0x19
 2449 0042 03       		.uleb128 0x3
 2450 0043 0E       		.uleb128 0xe
 2451 0044 3A       		.uleb128 0x3a
 2452 0045 0B       		.uleb128 0xb
 2453 0046 3B       		.uleb128 0x3b
 2454 0047 0B       		.uleb128 0xb
 2455 0048 27       		.uleb128 0x27
 2456 0049 19       		.uleb128 0x19
 2457 004a 49       		.uleb128 0x49
 2458 004b 13       		.uleb128 0x13
 2459 004c 11       		.uleb128 0x11
 2460 004d 01       		.uleb128 0x1
 2461 004e 12       		.uleb128 0x12
 2462 004f 06       		.uleb128 0x6
 2463 0050 40       		.uleb128 0x40
 2464 0051 18       		.uleb128 0x18
 2465 0052 9642     		.uleb128 0x2116
 2466 0054 19       		.uleb128 0x19
 2467 0055 01       		.uleb128 0x1
 2468 0056 13       		.uleb128 0x13
 2469 0057 00       		.byte	0
 2470 0058 00       		.byte	0
 2471 0059 07       		.uleb128 0x7
 2472 005a 05       		.uleb128 0x5
 2473 005b 00       		.byte	0
 2474 005c 03       		.uleb128 0x3
 2475 005d 0E       		.uleb128 0xe
 2476 005e 3A       		.uleb128 0x3a
 2477 005f 0B       		.uleb128 0xb
 2478 0060 3B       		.uleb128 0x3b
 2479 0061 0B       		.uleb128 0xb
 2480 0062 49       		.uleb128 0x49
 2481 0063 13       		.uleb128 0x13
 2482 0064 02       		.uleb128 0x2
 2483 0065 18       		.uleb128 0x18
 2484 0066 00       		.byte	0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 65


 2485 0067 00       		.byte	0
 2486 0068 08       		.uleb128 0x8
 2487 0069 05       		.uleb128 0x5
 2488 006a 00       		.byte	0
 2489 006b 03       		.uleb128 0x3
 2490 006c 08       		.uleb128 0x8
 2491 006d 3A       		.uleb128 0x3a
 2492 006e 0B       		.uleb128 0xb
 2493 006f 3B       		.uleb128 0x3b
 2494 0070 0B       		.uleb128 0xb
 2495 0071 49       		.uleb128 0x49
 2496 0072 13       		.uleb128 0x13
 2497 0073 02       		.uleb128 0x2
 2498 0074 18       		.uleb128 0x18
 2499 0075 00       		.byte	0
 2500 0076 00       		.byte	0
 2501 0077 09       		.uleb128 0x9
 2502 0078 34       		.uleb128 0x34
 2503 0079 00       		.byte	0
 2504 007a 03       		.uleb128 0x3
 2505 007b 0E       		.uleb128 0xe
 2506 007c 3A       		.uleb128 0x3a
 2507 007d 0B       		.uleb128 0xb
 2508 007e 3B       		.uleb128 0x3b
 2509 007f 0B       		.uleb128 0xb
 2510 0080 49       		.uleb128 0x49
 2511 0081 13       		.uleb128 0x13
 2512 0082 02       		.uleb128 0x2
 2513 0083 18       		.uleb128 0x18
 2514 0084 00       		.byte	0
 2515 0085 00       		.byte	0
 2516 0086 0A       		.uleb128 0xa
 2517 0087 0F       		.uleb128 0xf
 2518 0088 00       		.byte	0
 2519 0089 0B       		.uleb128 0xb
 2520 008a 0B       		.uleb128 0xb
 2521 008b 49       		.uleb128 0x49
 2522 008c 13       		.uleb128 0x13
 2523 008d 00       		.byte	0
 2524 008e 00       		.byte	0
 2525 008f 0B       		.uleb128 0xb
 2526 0090 2E       		.uleb128 0x2e
 2527 0091 01       		.byte	0x1
 2528 0092 3F       		.uleb128 0x3f
 2529 0093 19       		.uleb128 0x19
 2530 0094 03       		.uleb128 0x3
 2531 0095 0E       		.uleb128 0xe
 2532 0096 3A       		.uleb128 0x3a
 2533 0097 0B       		.uleb128 0xb
 2534 0098 3B       		.uleb128 0x3b
 2535 0099 05       		.uleb128 0x5
 2536 009a 27       		.uleb128 0x27
 2537 009b 19       		.uleb128 0x19
 2538 009c 49       		.uleb128 0x49
 2539 009d 13       		.uleb128 0x13
 2540 009e 11       		.uleb128 0x11
 2541 009f 01       		.uleb128 0x1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 66


 2542 00a0 12       		.uleb128 0x12
 2543 00a1 06       		.uleb128 0x6
 2544 00a2 40       		.uleb128 0x40
 2545 00a3 18       		.uleb128 0x18
 2546 00a4 9642     		.uleb128 0x2116
 2547 00a6 19       		.uleb128 0x19
 2548 00a7 01       		.uleb128 0x1
 2549 00a8 13       		.uleb128 0x13
 2550 00a9 00       		.byte	0
 2551 00aa 00       		.byte	0
 2552 00ab 0C       		.uleb128 0xc
 2553 00ac 05       		.uleb128 0x5
 2554 00ad 00       		.byte	0
 2555 00ae 03       		.uleb128 0x3
 2556 00af 0E       		.uleb128 0xe
 2557 00b0 3A       		.uleb128 0x3a
 2558 00b1 0B       		.uleb128 0xb
 2559 00b2 3B       		.uleb128 0x3b
 2560 00b3 05       		.uleb128 0x5
 2561 00b4 49       		.uleb128 0x49
 2562 00b5 13       		.uleb128 0x13
 2563 00b6 02       		.uleb128 0x2
 2564 00b7 18       		.uleb128 0x18
 2565 00b8 00       		.byte	0
 2566 00b9 00       		.byte	0
 2567 00ba 0D       		.uleb128 0xd
 2568 00bb 34       		.uleb128 0x34
 2569 00bc 00       		.byte	0
 2570 00bd 03       		.uleb128 0x3
 2571 00be 0E       		.uleb128 0xe
 2572 00bf 3A       		.uleb128 0x3a
 2573 00c0 0B       		.uleb128 0xb
 2574 00c1 3B       		.uleb128 0x3b
 2575 00c2 05       		.uleb128 0x5
 2576 00c3 49       		.uleb128 0x49
 2577 00c4 13       		.uleb128 0x13
 2578 00c5 02       		.uleb128 0x2
 2579 00c6 18       		.uleb128 0x18
 2580 00c7 00       		.byte	0
 2581 00c8 00       		.byte	0
 2582 00c9 0E       		.uleb128 0xe
 2583 00ca 0B       		.uleb128 0xb
 2584 00cb 01       		.byte	0x1
 2585 00cc 11       		.uleb128 0x11
 2586 00cd 01       		.uleb128 0x1
 2587 00ce 12       		.uleb128 0x12
 2588 00cf 06       		.uleb128 0x6
 2589 00d0 00       		.byte	0
 2590 00d1 00       		.byte	0
 2591 00d2 0F       		.uleb128 0xf
 2592 00d3 2E       		.uleb128 0x2e
 2593 00d4 00       		.byte	0
 2594 00d5 3F       		.uleb128 0x3f
 2595 00d6 19       		.uleb128 0x19
 2596 00d7 03       		.uleb128 0x3
 2597 00d8 0E       		.uleb128 0xe
 2598 00d9 3A       		.uleb128 0x3a
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 67


 2599 00da 0B       		.uleb128 0xb
 2600 00db 3B       		.uleb128 0x3b
 2601 00dc 05       		.uleb128 0x5
 2602 00dd 27       		.uleb128 0x27
 2603 00de 19       		.uleb128 0x19
 2604 00df 49       		.uleb128 0x49
 2605 00e0 13       		.uleb128 0x13
 2606 00e1 11       		.uleb128 0x11
 2607 00e2 01       		.uleb128 0x1
 2608 00e3 12       		.uleb128 0x12
 2609 00e4 06       		.uleb128 0x6
 2610 00e5 40       		.uleb128 0x40
 2611 00e6 18       		.uleb128 0x18
 2612 00e7 9742     		.uleb128 0x2117
 2613 00e9 19       		.uleb128 0x19
 2614 00ea 00       		.byte	0
 2615 00eb 00       		.byte	0
 2616 00ec 10       		.uleb128 0x10
 2617 00ed 2E       		.uleb128 0x2e
 2618 00ee 00       		.byte	0
 2619 00ef 3F       		.uleb128 0x3f
 2620 00f0 19       		.uleb128 0x19
 2621 00f1 03       		.uleb128 0x3
 2622 00f2 0E       		.uleb128 0xe
 2623 00f3 3A       		.uleb128 0x3a
 2624 00f4 0B       		.uleb128 0xb
 2625 00f5 3B       		.uleb128 0x3b
 2626 00f6 05       		.uleb128 0x5
 2627 00f7 27       		.uleb128 0x27
 2628 00f8 19       		.uleb128 0x19
 2629 00f9 11       		.uleb128 0x11
 2630 00fa 01       		.uleb128 0x1
 2631 00fb 12       		.uleb128 0x12
 2632 00fc 06       		.uleb128 0x6
 2633 00fd 40       		.uleb128 0x40
 2634 00fe 18       		.uleb128 0x18
 2635 00ff 9642     		.uleb128 0x2116
 2636 0101 19       		.uleb128 0x19
 2637 0102 00       		.byte	0
 2638 0103 00       		.byte	0
 2639 0104 11       		.uleb128 0x11
 2640 0105 2E       		.uleb128 0x2e
 2641 0106 01       		.byte	0x1
 2642 0107 3F       		.uleb128 0x3f
 2643 0108 19       		.uleb128 0x19
 2644 0109 03       		.uleb128 0x3
 2645 010a 0E       		.uleb128 0xe
 2646 010b 3A       		.uleb128 0x3a
 2647 010c 0B       		.uleb128 0xb
 2648 010d 3B       		.uleb128 0x3b
 2649 010e 05       		.uleb128 0x5
 2650 010f 27       		.uleb128 0x27
 2651 0110 19       		.uleb128 0x19
 2652 0111 11       		.uleb128 0x11
 2653 0112 01       		.uleb128 0x1
 2654 0113 12       		.uleb128 0x12
 2655 0114 06       		.uleb128 0x6
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 68


 2656 0115 40       		.uleb128 0x40
 2657 0116 18       		.uleb128 0x18
 2658 0117 9742     		.uleb128 0x2117
 2659 0119 19       		.uleb128 0x19
 2660 011a 01       		.uleb128 0x1
 2661 011b 13       		.uleb128 0x13
 2662 011c 00       		.byte	0
 2663 011d 00       		.byte	0
 2664 011e 12       		.uleb128 0x12
 2665 011f 34       		.uleb128 0x34
 2666 0120 00       		.byte	0
 2667 0121 03       		.uleb128 0x3
 2668 0122 08       		.uleb128 0x8
 2669 0123 3A       		.uleb128 0x3a
 2670 0124 0B       		.uleb128 0xb
 2671 0125 3B       		.uleb128 0x3b
 2672 0126 05       		.uleb128 0x5
 2673 0127 49       		.uleb128 0x49
 2674 0128 13       		.uleb128 0x13
 2675 0129 02       		.uleb128 0x2
 2676 012a 18       		.uleb128 0x18
 2677 012b 00       		.byte	0
 2678 012c 00       		.byte	0
 2679 012d 13       		.uleb128 0x13
 2680 012e 2E       		.uleb128 0x2e
 2681 012f 01       		.byte	0x1
 2682 0130 03       		.uleb128 0x3
 2683 0131 0E       		.uleb128 0xe
 2684 0132 3A       		.uleb128 0x3a
 2685 0133 0B       		.uleb128 0xb
 2686 0134 3B       		.uleb128 0x3b
 2687 0135 05       		.uleb128 0x5
 2688 0136 27       		.uleb128 0x27
 2689 0137 19       		.uleb128 0x19
 2690 0138 49       		.uleb128 0x49
 2691 0139 13       		.uleb128 0x13
 2692 013a 11       		.uleb128 0x11
 2693 013b 01       		.uleb128 0x1
 2694 013c 12       		.uleb128 0x12
 2695 013d 06       		.uleb128 0x6
 2696 013e 40       		.uleb128 0x40
 2697 013f 18       		.uleb128 0x18
 2698 0140 9642     		.uleb128 0x2116
 2699 0142 19       		.uleb128 0x19
 2700 0143 01       		.uleb128 0x1
 2701 0144 13       		.uleb128 0x13
 2702 0145 00       		.byte	0
 2703 0146 00       		.byte	0
 2704 0147 14       		.uleb128 0x14
 2705 0148 26       		.uleb128 0x26
 2706 0149 00       		.byte	0
 2707 014a 49       		.uleb128 0x49
 2708 014b 13       		.uleb128 0x13
 2709 014c 00       		.byte	0
 2710 014d 00       		.byte	0
 2711 014e 15       		.uleb128 0x15
 2712 014f 34       		.uleb128 0x34
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 69


 2713 0150 00       		.byte	0
 2714 0151 03       		.uleb128 0x3
 2715 0152 0E       		.uleb128 0xe
 2716 0153 3A       		.uleb128 0x3a
 2717 0154 0B       		.uleb128 0xb
 2718 0155 3B       		.uleb128 0x3b
 2719 0156 0B       		.uleb128 0xb
 2720 0157 49       		.uleb128 0x49
 2721 0158 13       		.uleb128 0x13
 2722 0159 3F       		.uleb128 0x3f
 2723 015a 19       		.uleb128 0x19
 2724 015b 3C       		.uleb128 0x3c
 2725 015c 19       		.uleb128 0x19
 2726 015d 00       		.byte	0
 2727 015e 00       		.byte	0
 2728 015f 16       		.uleb128 0x16
 2729 0160 34       		.uleb128 0x34
 2730 0161 00       		.byte	0
 2731 0162 03       		.uleb128 0x3
 2732 0163 0E       		.uleb128 0xe
 2733 0164 3A       		.uleb128 0x3a
 2734 0165 0B       		.uleb128 0xb
 2735 0166 3B       		.uleb128 0x3b
 2736 0167 0B       		.uleb128 0xb
 2737 0168 49       		.uleb128 0x49
 2738 0169 13       		.uleb128 0x13
 2739 016a 3F       		.uleb128 0x3f
 2740 016b 19       		.uleb128 0x19
 2741 016c 02       		.uleb128 0x2
 2742 016d 18       		.uleb128 0x18
 2743 016e 00       		.byte	0
 2744 016f 00       		.byte	0
 2745 0170 00       		.byte	0
 2746              		.section	.debug_aranges,"",%progbits
 2747 0000 94000000 		.4byte	0x94
 2748 0004 0200     		.2byte	0x2
 2749 0006 00000000 		.4byte	.Ldebug_info0
 2750 000a 04       		.byte	0x4
 2751 000b 00       		.byte	0
 2752 000c 0000     		.2byte	0
 2753 000e 0000     		.2byte	0
 2754 0010 00000000 		.4byte	.LFB2
 2755 0014 28010000 		.4byte	.LFE2-.LFB2
 2756 0018 00000000 		.4byte	.LFB3
 2757 001c 38010000 		.4byte	.LFE3-.LFB3
 2758 0020 00000000 		.4byte	.LFB4
 2759 0024 F4000000 		.4byte	.LFE4-.LFB4
 2760 0028 00000000 		.4byte	.LFB5
 2761 002c A0000000 		.4byte	.LFE5-.LFB5
 2762 0030 00000000 		.4byte	.LFB6
 2763 0034 84000000 		.4byte	.LFE6-.LFB6
 2764 0038 00000000 		.4byte	.LFB7
 2765 003c 74000000 		.4byte	.LFE7-.LFB7
 2766 0040 00000000 		.4byte	.LFB8
 2767 0044 B4000000 		.4byte	.LFE8-.LFB8
 2768 0048 00000000 		.4byte	.LFB9
 2769 004c 14000000 		.4byte	.LFE9-.LFB9
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 70


 2770 0050 00000000 		.4byte	.LFB10
 2771 0054 14000000 		.4byte	.LFE10-.LFB10
 2772 0058 00000000 		.4byte	.LFB11
 2773 005c 34000000 		.4byte	.LFE11-.LFB11
 2774 0060 00000000 		.4byte	.LFB12
 2775 0064 34000000 		.4byte	.LFE12-.LFB12
 2776 0068 00000000 		.4byte	.LFB13
 2777 006c 44000000 		.4byte	.LFE13-.LFB13
 2778 0070 00000000 		.4byte	.LFB14
 2779 0074 30000000 		.4byte	.LFE14-.LFB14
 2780 0078 00000000 		.4byte	.LFB15
 2781 007c 38000000 		.4byte	.LFE15-.LFB15
 2782 0080 00000000 		.4byte	.LFB16
 2783 0084 04010000 		.4byte	.LFE16-.LFB16
 2784 0088 00000000 		.4byte	.LFB17
 2785 008c 4A000000 		.4byte	.LFE17-.LFB17
 2786 0090 00000000 		.4byte	0
 2787 0094 00000000 		.4byte	0
 2788              		.section	.debug_ranges,"",%progbits
 2789              	.Ldebug_ranges0:
 2790 0000 00000000 		.4byte	.LFB2
 2791 0004 28010000 		.4byte	.LFE2
 2792 0008 00000000 		.4byte	.LFB3
 2793 000c 38010000 		.4byte	.LFE3
 2794 0010 00000000 		.4byte	.LFB4
 2795 0014 F4000000 		.4byte	.LFE4
 2796 0018 00000000 		.4byte	.LFB5
 2797 001c A0000000 		.4byte	.LFE5
 2798 0020 00000000 		.4byte	.LFB6
 2799 0024 84000000 		.4byte	.LFE6
 2800 0028 00000000 		.4byte	.LFB7
 2801 002c 74000000 		.4byte	.LFE7
 2802 0030 00000000 		.4byte	.LFB8
 2803 0034 B4000000 		.4byte	.LFE8
 2804 0038 00000000 		.4byte	.LFB9
 2805 003c 14000000 		.4byte	.LFE9
 2806 0040 00000000 		.4byte	.LFB10
 2807 0044 14000000 		.4byte	.LFE10
 2808 0048 00000000 		.4byte	.LFB11
 2809 004c 34000000 		.4byte	.LFE11
 2810 0050 00000000 		.4byte	.LFB12
 2811 0054 34000000 		.4byte	.LFE12
 2812 0058 00000000 		.4byte	.LFB13
 2813 005c 44000000 		.4byte	.LFE13
 2814 0060 00000000 		.4byte	.LFB14
 2815 0064 30000000 		.4byte	.LFE14
 2816 0068 00000000 		.4byte	.LFB15
 2817 006c 38000000 		.4byte	.LFE15
 2818 0070 00000000 		.4byte	.LFB16
 2819 0074 04010000 		.4byte	.LFE16
 2820 0078 00000000 		.4byte	.LFB17
 2821 007c 4A000000 		.4byte	.LFE17
 2822 0080 00000000 		.4byte	0
 2823 0084 00000000 		.4byte	0
 2824              		.section	.debug_line,"",%progbits
 2825              	.Ldebug_line0:
 2826 0000 E5020000 		.section	.debug_str,"MS",%progbits,1
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 71


 2826      02006000 
 2826      00000201 
 2826      FB0E0D00 
 2826      01010101 
 2827              	.LASF10:
 2828 0000 75696E74 		.ascii	"uint16\000"
 2828      313600
 2829              	.LASF49:
 2830 0007 6F6E6555 		.ascii	"oneUnit\000"
 2830      6E697400 
 2831              	.LASF36:
 2832 000f 72644279 		.ascii	"rdByte\000"
 2832      746500
 2833              	.LASF7:
 2834 0016 6C6F6E67 		.ascii	"long long unsigned int\000"
 2834      206C6F6E 
 2834      6720756E 
 2834      7369676E 
 2834      65642069 
 2835              	.LASF46:
 2836 002d 72657365 		.ascii	"resetBlock\000"
 2836      74426C6F 
 2836      636B00
 2837              	.LASF37:
 2838 0038 72784E6F 		.ascii	"rxNotEmpty\000"
 2838      74456D70 
 2838      747900
 2839              	.LASF48:
 2840 0043 5343425F 		.ascii	"SCB_1_I2CMasterWaitOneUnit\000"
 2840      315F4932 
 2840      434D6173 
 2840      74657257 
 2840      6169744F 
 2841              	.LASF6:
 2842 005e 6C6F6E67 		.ascii	"long long int\000"
 2842      206C6F6E 
 2842      6720696E 
 2842      7400
 2843              	.LASF0:
 2844 006c 7369676E 		.ascii	"signed char\000"
 2844      65642063 
 2844      68617200 
 2845              	.LASF23:
 2846 0078 72644461 		.ascii	"rdData\000"
 2846      746100
 2847              	.LASF54:
 2848 007f 5343425F 		.ascii	"SCB_1_mstrRdBufSize\000"
 2848      315F6D73 
 2848      74725264 
 2848      42756653 
 2848      697A6500 
 2849              	.LASF44:
 2850 0093 5343425F 		.ascii	"SCB_1_I2CMasterClearStatus\000"
 2850      315F4932 
 2850      434D6173 
 2850      74657243 
 2850      6C656172 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 72


 2851              	.LASF4:
 2852 00ae 6C6F6E67 		.ascii	"long int\000"
 2852      20696E74 
 2852      00
 2853              	.LASF9:
 2854 00b7 75696E74 		.ascii	"uint8\000"
 2854      3800
 2855              	.LASF40:
 2856 00bd 5343425F 		.ascii	"SCB_1_I2CMasterClearReadBuf\000"
 2856      315F4932 
 2856      434D6173 
 2856      74657243 
 2856      6C656172 
 2857              	.LASF55:
 2858 00d9 5343425F 		.ascii	"SCB_1_mstrRdBufIndex\000"
 2858      315F6D73 
 2858      74725264 
 2858      42756649 
 2858      6E646578 
 2859              	.LASF13:
 2860 00ee 646F7562 		.ascii	"double\000"
 2860      6C6500
 2861              	.LASF47:
 2862 00f5 5343425F 		.ascii	"SCB_1_I2CMasterHandleStatus\000"
 2862      315F4932 
 2862      434D6173 
 2862      74657248 
 2862      616E646C 
 2863              	.LASF56:
 2864 0111 5343425F 		.ascii	"SCB_1_mstrWrBufPtr\000"
 2864      315F6D73 
 2864      74725772 
 2864      42756650 
 2864      747200
 2865              	.LASF11:
 2866 0124 75696E74 		.ascii	"uint32\000"
 2866      333200
 2867              	.LASF42:
 2868 012b 5343425F 		.ascii	"SCB_1_I2CMasterStatus\000"
 2868      315F4932 
 2868      434D6173 
 2868      74657253 
 2868      74617475 
 2869              	.LASF22:
 2870 0141 5343425F 		.ascii	"SCB_1_I2CMasterReadBuf\000"
 2870      315F4932 
 2870      434D6173 
 2870      74657252 
 2870      65616442 
 2871              	.LASF28:
 2872 0158 6C6F6353 		.ascii	"locStatus\000"
 2872      74617475 
 2872      7300
 2873              	.LASF62:
 2874 0162 433A5C55 		.ascii	"C:\\Users\\d4hhm\\Documents\\Care-support-system\\P"
 2874      73657273 
 2874      5C643468 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 73


 2874      686D5C44 
 2874      6F63756D 
 2875 0190 65726970 		.ascii	"eripheral\\Care_support_system_peripheral.cydsn\000"
 2875      68657261 
 2875      6C5C4361 
 2875      72655F73 
 2875      7570706F 
 2876              	.LASF21:
 2877 01bf 5343425F 		.ascii	"SCB_1_I2CMasterWriteBuf\000"
 2877      315F4932 
 2877      434D6173 
 2877      74657257 
 2877      72697465 
 2878              	.LASF8:
 2879 01d7 756E7369 		.ascii	"unsigned int\000"
 2879      676E6564 
 2879      20696E74 
 2879      00
 2880              	.LASF58:
 2881 01e4 5343425F 		.ascii	"SCB_1_mstrWrBufIndex\000"
 2881      315F6D73 
 2881      74725772 
 2881      42756649 
 2881      6E646578 
 2882              	.LASF5:
 2883 01f9 6C6F6E67 		.ascii	"long unsigned int\000"
 2883      20756E73 
 2883      69676E65 
 2883      6420696E 
 2883      7400
 2884              	.LASF63:
 2885 020b 5343425F 		.ascii	"SCB_1_I2CReStartGeneration\000"
 2885      315F4932 
 2885      43526553 
 2885      74617274 
 2885      47656E65 
 2886              	.LASF35:
 2887 0226 61636B4E 		.ascii	"ackNack\000"
 2887      61636B00 
 2888              	.LASF29:
 2889 022e 74696D65 		.ascii	"timeout\000"
 2889      6F757400 
 2890              	.LASF24:
 2891 0236 65727253 		.ascii	"errStatus\000"
 2891      74617475 
 2891      7300
 2892              	.LASF3:
 2893 0240 73686F72 		.ascii	"short unsigned int\000"
 2893      7420756E 
 2893      7369676E 
 2893      65642069 
 2893      6E7400
 2894              	.LASF50:
 2895 0253 5343425F 		.ascii	"SCB_1_state\000"
 2895      315F7374 
 2895      61746500 
 2896              	.LASF32:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 74


 2897 025f 5343425F 		.ascii	"SCB_1_I2CMasterWriteByte\000"
 2897      315F4932 
 2897      434D6173 
 2897      74657257 
 2897      72697465 
 2898              	.LASF60:
 2899 0278 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2899      43313120 
 2899      352E342E 
 2899      31203230 
 2899      31363036 
 2900 02ab 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 2900      20726576 
 2900      6973696F 
 2900      6E203233 
 2900      37373135 
 2901 02de 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 2901      66756E63 
 2901      74696F6E 
 2901      2D736563 
 2901      74696F6E 
 2902              	.LASF41:
 2903 0306 5343425F 		.ascii	"SCB_1_I2CMasterClearWriteBuf\000"
 2903      315F4932 
 2903      434D6173 
 2903      74657243 
 2903      6C656172 
 2904              	.LASF26:
 2905 0323 62697452 		.ascii	"bitRnW\000"
 2905      6E5700
 2906              	.LASF15:
 2907 032a 72656733 		.ascii	"reg32\000"
 2907      3200
 2908              	.LASF17:
 2909 0330 73697A65 		.ascii	"sizetype\000"
 2909      74797065 
 2909      00
 2910              	.LASF30:
 2911 0339 5343425F 		.ascii	"SCB_1_I2CMasterSendRestart\000"
 2911      315F4932 
 2911      434D6173 
 2911      74657253 
 2911      656E6452 
 2912              	.LASF16:
 2913 0354 6C6F6E67 		.ascii	"long double\000"
 2913      20646F75 
 2913      626C6500 
 2914              	.LASF31:
 2915 0360 5343425F 		.ascii	"SCB_1_I2CMasterSendStop\000"
 2915      315F4932 
 2915      434D6173 
 2915      74657253 
 2915      656E6453 
 2916              	.LASF38:
 2917 0378 5343425F 		.ascii	"SCB_1_I2CMasterGetReadBufSize\000"
 2917      315F4932 
 2917      434D6173 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 75


 2917      74657247 
 2917      65745265 
 2918              	.LASF12:
 2919 0396 666C6F61 		.ascii	"float\000"
 2919      7400
 2920              	.LASF53:
 2921 039c 5343425F 		.ascii	"SCB_1_mstrRdBufPtr\000"
 2921      315F6D73 
 2921      74725264 
 2921      42756650 
 2921      747200
 2922              	.LASF39:
 2923 03af 5343425F 		.ascii	"SCB_1_I2CMasterGetWriteBufSize\000"
 2923      315F4932 
 2923      434D6173 
 2923      74657247 
 2923      65745772 
 2924              	.LASF18:
 2925 03ce 736C6176 		.ascii	"slaveAddress\000"
 2925      65416464 
 2925      72657373 
 2925      00
 2926              	.LASF1:
 2927 03db 756E7369 		.ascii	"unsigned char\000"
 2927      676E6564 
 2927      20636861 
 2927      7200
 2928              	.LASF2:
 2929 03e9 73686F72 		.ascii	"short int\000"
 2929      7420696E 
 2929      7400
 2930              	.LASF34:
 2931 03f3 5343425F 		.ascii	"SCB_1_I2CMasterReadByte\000"
 2931      315F4932 
 2931      434D6173 
 2931      74657252 
 2931      65616442 
 2932              	.LASF57:
 2933 040b 5343425F 		.ascii	"SCB_1_mstrWrBufSize\000"
 2933      315F6D73 
 2933      74725772 
 2933      42756653 
 2933      697A6500 
 2934              	.LASF61:
 2935 041f 47656E65 		.ascii	"Generated_Source\\PSoC4\\SCB_1_I2C_MASTER.c\000"
 2935      72617465 
 2935      645F536F 
 2935      75726365 
 2935      5C50536F 
 2936              	.LASF33:
 2937 0449 77724279 		.ascii	"wrByte\000"
 2937      746500
 2938              	.LASF14:
 2939 0450 63686172 		.ascii	"char\000"
 2939      00
 2940              	.LASF20:
 2941 0455 6D6F6465 		.ascii	"mode\000"
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccedTsNQ.s 			page 76


 2941      00
 2942              	.LASF51:
 2943 045a 5343425F 		.ascii	"SCB_1_mstrStatus\000"
 2943      315F6D73 
 2943      74725374 
 2943      61747573 
 2943      00
 2944              	.LASF52:
 2945 046b 5343425F 		.ascii	"SCB_1_mstrControl\000"
 2945      315F6D73 
 2945      7472436F 
 2945      6E74726F 
 2945      6C00
 2946              	.LASF27:
 2947 047d 74696D65 		.ascii	"timeoutMs\000"
 2947      6F75744D 
 2947      7300
 2948              	.LASF19:
 2949 0487 77724461 		.ascii	"wrData\000"
 2949      746100
 2950              	.LASF25:
 2951 048e 5343425F 		.ascii	"SCB_1_I2CMasterSendStart\000"
 2951      315F4932 
 2951      434D6173 
 2951      74657253 
 2951      656E6453 
 2952              	.LASF43:
 2953 04a7 73746174 		.ascii	"status\000"
 2953      757300
 2954              	.LASF59:
 2955 04ae 5343425F 		.ascii	"SCB_1_mstrWrBufIndexTmp\000"
 2955      315F6D73 
 2955      74725772 
 2955      42756649 
 2955      6E646578 
 2956              	.LASF45:
 2957 04c6 72657453 		.ascii	"retStatus\000"
 2957      74617475 
 2957      7300
 2958              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
