{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578224409670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578224409686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 13:40:09 2020 " "Processing started: Sun Jan 05 13:40:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578224409686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224409686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BattleCity -c BattleCity " "Command: quartus_map --read_settings_files=on --write_settings_files=off BattleCity -c BattleCity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224409686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578224410357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578224410357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/playernumberbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/playernumberbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerNumberBitMap " "Found entity 1: PlayerNumberBitMap" {  } { { "RTL/VGA/playerNumberBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/playerNumberBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numbers_square_object.sv(44) " "Verilog HDL information at numbers_square_object.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbers_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbers_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_square_object " "Found entity 1: numbers_square_object" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.sv(23) " "Verilog HDL information at random.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA " "Found entity 1: TOP_VGA" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_0.v 1 1 " "Found 1 design units, including 1 entities, in source file const_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Const_0 " "Found entity 1: Const_0" {  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tank_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tank_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_move " "Found entity 1: tank_move" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/missle_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/missle_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 missle_move " "Found entity 1: missle_move" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tank_square_object.sv(39) " "Verilog HDL information at tank_square_object.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tank_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tank_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_square_object " "Found entity 1: tank_square_object" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bricks_matrix.sv(228) " "Verilog HDL information at bricks_matrix.sv(228): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 228 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bricks_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bricks_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_matrix " "Found entity 1: bricks_matrix" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixx.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixx.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixX " "Found entity 1: matrixX" {  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixy.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixY " "Found entity 1: matrixY" {  } { { "matrixY.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/brickbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/brickbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brickBitMap " "Found entity 1: brickBitMap" {  } { { "RTL/VGA/brickBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/brickBitMap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tankbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tankbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tankBitMap " "Found entity 1: tankBitMap" {  } { { "RTL/VGA/tankBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tankBitMap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/misslebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/misslebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 missleBitMap " "Found entity 1: missleBitMap" {  } { { "RTL/VGA/missleBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missleBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_1.v 1 1 " "Found 1 design units, including 1 entities, in source file const_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONST_1 " "Found entity 1: CONST_1" {  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "randomCheck.sv(31) " "Verilog HDL information at randomCheck.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/randomcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/randomcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomCheck " "Found entity 1: randomCheck" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.sv(15) " "Verilog HDL information at timer.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/timer.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/timer.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "RTL/VGA/timer.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/timer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "election_house.sv(39) " "Verilog HDL information at election_house.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/election_house.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/election_house.sv" { { "Info" "ISGN_ENTITY_NAME" "1 election_house " "Found entity 1: election_house" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/election_house_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/election_house_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 election_house_counter " "Found entity 1: election_house_counter" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 personBitMap.sv(68) " "Verilog HDL Expression warning at personBitMap.sv(68): truncated literal to match 8 bits" {  } { { "RTL/VGA/personBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/personBitMap.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/personbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/personbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 personBitMap " "Found entity 1: personBitMap" {  } { { "RTL/VGA/personBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/personBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "missle_square_object.sv(39) " "Verilog HDL information at missle_square_object.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/missle_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/missle_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 missle_square_object " "Found entity 1: missle_square_object" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/electionbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/electionbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 electionBitMap " "Found entity 1: electionBitMap" {  } { { "RTL/VGA/electionBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/electionBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_controller " "Found entity 1: score_controller" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_map " "Found entity 1: random_map" {  } { { "RTL/KEYBOARD/random_map.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/openbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/openbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 openBitmap " "Found entity 1: openBitmap" {  } { { "RTL/VGA/openBitmap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/openBitmap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "open_square_object.sv(38) " "Verilog HDL information at open_square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/open_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/open_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 open_square_object " "Found entity 1: open_square_object" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/enterbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/enterbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enterBitmap " "Found entity 1: enterBitmap" {  } { { "RTL/VGA/enterBitmap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/enterBitmap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/immunitybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/immunitybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immunityBitMap " "Found entity 1: immunityBitMap" {  } { { "RTL/VGA/immunityBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/immunityBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player_square_object.sv(44) " "Verilog HDL information at player_square_object.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578224423332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_square_object " "Found entity 1: player_square_object" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/finallybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/finallybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finallyBitMap " "Found entity 1: finallyBitMap" {  } { { "RTL/VGA/finallyBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/finallyBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/buildbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/buildbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buildBitmap " "Found entity 1: buildBitmap" {  } { { "RTL/VGA/buildBitmap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/buildBitmap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 didBitMap.sv(52) " "Verilog HDL Expression warning at didBitMap.sv(52): truncated literal to match 8 bits" {  } { { "RTL/VGA/didBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/didBitMap.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224423347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/didbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/didbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 didBitMap " "Found entity 1: didBitMap" {  } { { "RTL/VGA/didBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/didBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224423363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224423363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA " "Elaborating entity \"TOP_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578224423675 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "tank_square_object inst20 " "Block or symbol \"tank_square_object\" of instance \"inst20\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -24 912 1136 152 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1578224423738 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "tank_square_object inst27 " "Block or symbol \"tank_square_object\" of instance \"inst27\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -16 2448 2672 160 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1578224423738 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "matrixY inst17 " "Block or symbol \"matrixY\" of instance \"inst17\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 184 -736 -624 232 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1578224423738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:ins " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:ins\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "ins" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 416 2560 2776 656 "ins" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423800 "|TOP_VGA|VGA_Controller:ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423800 "|TOP_VGA|VGA_Controller:ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst13 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst13\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst13" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 416 2184 2440 1232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst93 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst93\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst93" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1456 2464 2696 1632 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller.sv(26) " "Verilog HDL assignment warning at game_controller.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423832 "|TOP_VGA|game_controller:inst93"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller.sv(27) " "Verilog HDL assignment warning at game_controller.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423832 "|TOP_VGA|game_controller:inst93"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:inst8 " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:inst8\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst8" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -472 -360 -152 -184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD_DEMOALL:inst8\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 416 360 560 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(39) " "Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyPad_decoder.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423863 "|TOP_VGA|TOP_KBD_DEMOALL:inst8|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4 " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst4" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 208 360 560 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 96 920 1160 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst5 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst5\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 912 1152 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst6 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst6\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst6" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 688 912 1152 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst11 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst11\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst11" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1752 896 1136 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst7 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst7\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst7" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 912 904 1144 1056 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst8 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst8\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst8" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1160 904 1144 1304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst9 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst9\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst9" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1360 904 1144 1504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst10 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst10\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst10" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1552 896 1136 1696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst12 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst12\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst12" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1976 888 1128 2120 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_controller score_controller:inst92 " "Elaborating entity \"score_controller\" for hierarchy \"score_controller:inst92\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst92" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1744 2448 2696 2048 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224423988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(67) " "Verilog HDL assignment warning at score_controller.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423988 "|TOP_VGA|score_controller:inst92"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(68) " "Verilog HDL assignment warning at score_controller.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423988 "|TOP_VGA|score_controller:inst92"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(69) " "Verilog HDL assignment warning at score_controller.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423988 "|TOP_VGA|score_controller:inst92"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(70) " "Verilog HDL assignment warning at score_controller.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224423988 "|TOP_VGA|score_controller:inst92"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst44 " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst44\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst44" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 784 -1200 -1040 896 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const_0 Const_0:inst45 " "Elaborating entity \"Const_0\" for hierarchy \"Const_0:inst45\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst45" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 824 -1360 -1248 872 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Const_0.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=a1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=a1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424238 ""}  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224424238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_v58.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_v58.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_v58 " "Found entity 1: lpm_constant_v58" {  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224424253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224424253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_v58 Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag " "Elaborating entity \"lpm_constant_v58\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_v58.tdf" "mgl_prim1" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224424925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Parameter \"CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1630601216 " "Parameter \"NODE_NAME\" = \"1630601216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224424925 ""}  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224424925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:inst33 " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:inst33\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst33" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1576 1752 2040 2040 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hit_detection.sv(91) " "Verilog HDL assignment warning at hit_detection.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425363 "|TOP_VGA|hit_detection:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hit_detection.sv(92) " "Verilog HDL assignment warning at hit_detection.sv(92): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425363 "|TOP_VGA|hit_detection:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankBitMap tankBitMap:inst25 " "Elaborating entity \"tankBitMap\" for hierarchy \"tankBitMap:inst25\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst25" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -56 1336 1560 120 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425394 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tank1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tank1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224425753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tank1Shield " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tank1Shield\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224425753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tank2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tank2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224425753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tank2Shield " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tank2Shield\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224425753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_square_object tank_square_object:inst20 " "Elaborating entity \"tank_square_object\" for hierarchy \"tank_square_object:inst20\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst20" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -24 912 1136 152 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(62) " "Verilog HDL assignment warning at tank_square_object.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(68) " "Verilog HDL assignment warning at tank_square_object.sv(68): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(71) " "Verilog HDL assignment warning at tank_square_object.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(72) " "Verilog HDL assignment warning at tank_square_object.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 "|TOP_VGA|tank_square_object:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_move tank_move:inst15 " "Elaborating entity \"tank_move\" for hierarchy \"tank_move:inst15\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst15" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 56 568 816 264 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tank_move.sv(118) " "Verilog HDL Case Statement information at tank_move.sv(118): all case item expressions in this case statement are onehot" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1578224425769 "|TOP_VGA|tank_move:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(141) " "Verilog HDL assignment warning at tank_move.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425784 "|TOP_VGA|tank_move:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(142) " "Verilog HDL assignment warning at tank_move.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425784 "|TOP_VGA|tank_move:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missleBitMap missleBitMap:inst26 " "Elaborating entity \"missleBitMap\" for hierarchy \"missleBitMap:inst26\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst26" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -512 1424 1648 -368 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425831 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224425847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missle_square_object missle_square_object:inst78 " "Elaborating entity \"missle_square_object\" for hierarchy \"missle_square_object:inst78\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst78" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -480 1016 1240 -304 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_square_object.sv(62) " "Verilog HDL assignment warning at missle_square_object.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 "|TOP_VGA|missle_square_object:inst78"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_square_object.sv(68) " "Verilog HDL assignment warning at missle_square_object.sv(68): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 "|TOP_VGA|missle_square_object:inst78"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_square_object.sv(71) " "Verilog HDL assignment warning at missle_square_object.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 "|TOP_VGA|missle_square_object:inst78"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_square_object.sv(72) " "Verilog HDL assignment warning at missle_square_object.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_square_object.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 "|TOP_VGA|missle_square_object:inst78"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missle_move missle_move:inst7 " "Elaborating entity \"missle_move\" for hierarchy \"missle_move:inst7\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst7" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -360 568 808 -152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_move.sv(128) " "Verilog HDL assignment warning at missle_move.sv(128): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425878 "|TOP_VGA|missle_move:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_move.sv(129) " "Verilog HDL assignment warning at missle_move.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425878 "|TOP_VGA|missle_move:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_move tank_move:inst23 " "Elaborating entity \"tank_move\" for hierarchy \"tank_move:inst23\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst23" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 64 2104 2352 272 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425894 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tank_move.sv(118) " "Verilog HDL Case Statement information at tank_move.sv(118): all case item expressions in this case statement are onehot" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1578224425894 "|TOP_VGA|tank_move:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(141) " "Verilog HDL assignment warning at tank_move.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425894 "|TOP_VGA|tank_move:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(142) " "Verilog HDL assignment warning at tank_move.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224425894 "|TOP_VGA|tank_move:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_1 CONST_1:inst34 " "Elaborating entity \"CONST_1\" for hierarchy \"CONST_1:inst34\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst34" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 72 2656 2768 120 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_1.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224425941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224425941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224425941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224425941 ""}  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224425941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brickBitMap brickBitMap:inst24 " "Elaborating entity \"brickBitMap\" for hierarchy \"brickBitMap:inst24\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst24" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 24 -48 176 168 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224425941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "brick1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"brick1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "brick2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"brick2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "brick3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"brick3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "brick4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"brick4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "brick5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"brick5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bricks " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bricks\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_matrix bricks_matrix:inst22 " "Elaborating entity \"bricks_matrix\" for hierarchy \"bricks_matrix:inst22\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst22" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 56 -464 -208 296 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bricks_matrix.sv(184) " "Verilog HDL assignment warning at bricks_matrix.sv(184): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431392 "|TOP_VGA|bricks_matrix:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bricks_matrix.sv(253) " "Verilog HDL assignment warning at bricks_matrix.sv(253): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431424 "|TOP_VGA|bricks_matrix:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bricks_matrix.sv(254) " "Verilog HDL assignment warning at bricks_matrix.sv(254): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431424 "|TOP_VGA|bricks_matrix:inst22"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "map1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"map1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "map2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"map2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "map3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"map3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "map4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"map4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "maps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"maps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mapsIndices " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mapsIndices\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bricks_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bricks_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_map random_map:inst97 " "Elaborating entity \"random_map\" for hierarchy \"random_map:inst97\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst97" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 152 -1224 -1008 264 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random_map.sv(22) " "Verilog HDL assignment warning at random_map.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARD/random_map.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random_map.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431767 "|TOP_VGA|random_map:inst97"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random_map.sv(27) " "Verilog HDL assignment warning at random_map.sv(27): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARD/random_map.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random_map.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431767 "|TOP_VGA|random_map:inst97"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixX matrixX:inst6 " "Elaborating entity \"matrixX\" for hierarchy \"matrixX:inst6\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst6" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 128 -776 -664 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrixX.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 16 " "Parameter \"lpm_cvalue\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224431783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224431783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224431783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224431783 ""}  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224431783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixY matrixY:inst17 " "Elaborating entity \"matrixY\" for hierarchy \"matrixY:inst17\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst17" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 184 -736 -624 232 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomCheck randomCheck:inst28 " "Elaborating entity \"randomCheck\" for hierarchy \"randomCheck:inst28\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst28" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 664 -176 72 872 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomCheck.sv(27) " "Verilog HDL assignment warning at randomCheck.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431799 "|TOP_VGA|randomCheck:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomCheck.sv(28) " "Verilog HDL assignment warning at randomCheck.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431799 "|TOP_VGA|randomCheck:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newRandom randomCheck.sv(31) " "Verilog HDL Always Construct warning at randomCheck.sv(31): inferring latch(es) for variable \"newRandom\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578224431799 "|TOP_VGA|randomCheck:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newRandom randomCheck.sv(31) " "Inferred latch for \"newRandom\" at randomCheck.sv(31)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224431814 "|TOP_VGA|randomCheck:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst18 " "Elaborating entity \"timer\" for hierarchy \"timer:inst18\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst18" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 752 -904 -760 864 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst1 " "Elaborating entity \"random\" for hierarchy \"random:inst1\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst1" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 600 -600 -360 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431830 "|TOP_VGA|random:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst41 " "Elaborating entity \"random\" for hierarchy \"random:inst41\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst41" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 888 -608 -368 1000 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431845 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431845 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431845 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224431845 "|TOP_VGA|random:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personBitMap personBitMap:inst70 " "Elaborating entity \"personBitMap\" for hierarchy \"personBitMap:inst70\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst70" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 584 792 1016 728 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224431861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431986 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431986 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431986 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431986 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224431986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst37 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst37\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst37" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 616 344 568 760 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst67 " "Elaborating entity \"timer\" for hierarchy \"timer:inst67\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst67" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1424 -1000 -856 1536 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst5 " "Elaborating entity \"random\" for hierarchy \"random:inst5\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1272 -608 -368 1384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst48 " "Elaborating entity \"random\" for hierarchy \"random:inst48\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst48" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1560 -616 -376 1672 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432017 "|TOP_VGA|random:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personBitMap personBitMap:inst71 " "Elaborating entity \"personBitMap\" for hierarchy \"personBitMap:inst71\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst71" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1256 776 1000 1400 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432033 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst46 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst46\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst46" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1288 320 544 1432 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 "|TOP_VGA|square_object:inst46"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst57 " "Elaborating entity \"random\" for hierarchy \"random:inst57\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst57" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2032 -608 -368 2144 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432158 "|TOP_VGA|random:inst57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst56 " "Elaborating entity \"random\" for hierarchy \"random:inst56\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst56" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2320 -616 -376 2432 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432173 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432173 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432173 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432173 "|TOP_VGA|random:inst56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personBitMap personBitMap:inst72 " "Elaborating entity \"personBitMap\" for hierarchy \"personBitMap:inst72\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst72" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2016 776 1000 2160 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst55 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst55\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst55" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2048 336 560 2192 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432314 "|TOP_VGA|square_object:inst55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst66 " "Elaborating entity \"timer\" for hierarchy \"timer:inst66\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst66" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3072 -1024 -880 3184 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst64 " "Elaborating entity \"random\" for hierarchy \"random:inst64\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst64" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2800 -608 -368 2912 "inst64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432330 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432330 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432330 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432330 "|TOP_VGA|random:inst64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst65 " "Elaborating entity \"random\" for hierarchy \"random:inst65\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst65" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3088 -616 -376 3200 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 "|TOP_VGA|random:inst65"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immunityBitMap immunityBitMap:inst96 " "Elaborating entity \"immunityBitMap\" for hierarchy \"immunityBitMap:inst96\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst96" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2784 776 1000 2928 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst63 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst63\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst63" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2816 336 560 2960 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432483 "|TOP_VGA|square_object:inst63"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "electionBitMap electionBitMap:inst89 " "Elaborating entity \"electionBitMap\" for hierarchy \"electionBitMap:inst89\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst89" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3536 368 592 3680 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432499 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432796 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cooling_down " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cooling_down\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "election_house election_house:inst68 " "Elaborating entity \"election_house\" for hierarchy \"election_house:inst68\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst68" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3568 -64 192 3712 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 election_house.sv(53) " "Verilog HDL assignment warning at election_house.sv(53): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432811 "|TOP_VGA|election_house:inst68"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 election_house.sv(54) " "Verilog HDL assignment warning at election_house.sv(54): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432811 "|TOP_VGA|election_house:inst68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "election_house_counter election_house_counter:inst69 " "Elaborating entity \"election_house_counter\" for hierarchy \"election_house_counter:inst69\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst69" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3544 784 1016 3688 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag election_house_counter.sv(26) " "Verilog HDL or VHDL warning at election_house_counter.sv(26): object \"flag\" assigned a value but never read" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578224432827 "|TOP_VGA|election_house_counter:inst69"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst75 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst75\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst75" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2352 2344 2568 2496 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432858 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224432921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_square_object numbers_square_object:inst77 " "Elaborating entity \"numbers_square_object\" for hierarchy \"numbers_square_object:inst77\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst77" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2384 1936 2152 2528 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(64) " "Verilog HDL assignment warning at numbers_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 "|TOP_VGA|numbers_square_object:inst77"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(65) " "Verilog HDL assignment warning at numbers_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 "|TOP_VGA|numbers_square_object:inst77"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_square_object numbers_square_object:inst82 " "Elaborating entity \"numbers_square_object\" for hierarchy \"numbers_square_object:inst82\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst82" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2856 1936 2152 3000 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(64) " "Verilog HDL assignment warning at numbers_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 "|TOP_VGA|numbers_square_object:inst82"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(65) " "Verilog HDL assignment warning at numbers_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432936 "|TOP_VGA|numbers_square_object:inst82"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_square_object numbers_square_object:inst85 " "Elaborating entity \"numbers_square_object\" for hierarchy \"numbers_square_object:inst85\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst85" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3336 1936 2152 3480 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(64) " "Verilog HDL assignment warning at numbers_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 "|TOP_VGA|numbers_square_object:inst85"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(65) " "Verilog HDL assignment warning at numbers_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 "|TOP_VGA|numbers_square_object:inst85"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_square_object numbers_square_object:inst88 " "Elaborating entity \"numbers_square_object\" for hierarchy \"numbers_square_object:inst88\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst88" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3808 1936 2152 3952 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(64) " "Verilog HDL assignment warning at numbers_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 "|TOP_VGA|numbers_square_object:inst88"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 numbers_square_object.sv(65) " "Verilog HDL assignment warning at numbers_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/numbers_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/numbers_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224432952 "|TOP_VGA|numbers_square_object:inst88"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buildBitmap buildBitmap:inst " "Elaborating entity \"buildBitmap\" for hierarchy \"buildBitmap:inst\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2400 4200 4424 2544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224432968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224433749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_square_object open_square_object:inst101 " "Elaborating entity \"open_square_object\" for hierarchy \"open_square_object:inst101\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst101" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2432 3800 4016 2544 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224433780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(58) " "Verilog HDL assignment warning at open_square_object.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433780 "|TOP_VGA|open_square_object:inst101"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(59) " "Verilog HDL assignment warning at open_square_object.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433780 "|TOP_VGA|open_square_object:inst101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerNumberBitMap PlayerNumberBitMap:inst102 " "Elaborating entity \"PlayerNumberBitMap\" for hierarchy \"PlayerNumberBitMap:inst102\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst102" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2696 4056 4280 2840 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224433795 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224433811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_square_object player_square_object:inst105 " "Elaborating entity \"player_square_object\" for hierarchy \"player_square_object:inst105\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst105" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2728 3784 4000 2872 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224433811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_square_object.sv(64) " "Verilog HDL assignment warning at player_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433811 "|TOP_VGA|player_square_object:inst105"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_square_object.sv(65) " "Verilog HDL assignment warning at player_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433811 "|TOP_VGA|player_square_object:inst105"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_square_object player_square_object:inst104 " "Elaborating entity \"player_square_object\" for hierarchy \"player_square_object:inst104\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst104" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3064 3768 3984 3208 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224433827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_square_object.sv(64) " "Verilog HDL assignment warning at player_square_object.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433827 "|TOP_VGA|player_square_object:inst104"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_square_object.sv(65) " "Verilog HDL assignment warning at player_square_object.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/player_square_object.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224433827 "|TOP_VGA|player_square_object:inst104"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openBitmap openBitmap:inst10 " "Elaborating entity \"openBitmap\" for hierarchy \"openBitmap:inst10\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst10" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2080 4208 4432 2224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224433827 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224434327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_square_object open_square_object:inst113 " "Elaborating entity \"open_square_object\" for hierarchy \"open_square_object:inst113\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst113" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2112 3808 4024 2224 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224434342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(58) " "Verilog HDL assignment warning at open_square_object.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224434342 "|TOP_VGA|open_square_object:inst113"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(59) " "Verilog HDL assignment warning at open_square_object.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224434342 "|TOP_VGA|open_square_object:inst113"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finallyBitMap finallyBitMap:inst100 " "Elaborating entity \"finallyBitMap\" for hierarchy \"finallyBitMap:inst100\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst100" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3320 4120 4344 3464 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224434342 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 finallyBitMap.sv(19) " "Verilog HDL Declaration warning at finallyBitMap.sv(19): vector has more than 2**16 bits" {  } { { "RTL/VGA/finallyBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/finallyBitMap.sv" 19 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224434358 "|TOP_VGA|finallyBitMap:inst100"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 finallyBitMap.sv(20) " "Verilog HDL Declaration warning at finallyBitMap.sv(20): vector has more than 2**16 bits" {  } { { "RTL/VGA/finallyBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/finallyBitMap.sv" 20 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224434405 "|TOP_VGA|finallyBitMap:inst100"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224435623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_square_object open_square_object:inst112 " "Elaborating entity \"open_square_object\" for hierarchy \"open_square_object:inst112\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst112" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3352 3760 3976 3464 "inst112" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224435686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(58) " "Verilog HDL assignment warning at open_square_object.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224435686 "|TOP_VGA|open_square_object:inst112"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(59) " "Verilog HDL assignment warning at open_square_object.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224435686 "|TOP_VGA|open_square_object:inst112"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "didBitMap didBitMap:inst16 " "Elaborating entity \"didBitMap\" for hierarchy \"didBitMap:inst16\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst16" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3568 4112 4336 3712 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224435686 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 didBitMap.sv(19) " "Verilog HDL Declaration warning at didBitMap.sv(19): vector has more than 2**16 bits" {  } { { "RTL/VGA/didBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/didBitMap.sv" 19 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224435686 "|TOP_VGA|didBitMap:inst16"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 didBitMap.sv(20) " "Verilog HDL Declaration warning at didBitMap.sv(20): vector has more than 2**16 bits" {  } { { "RTL/VGA/didBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/didBitMap.sv" 20 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578224435764 "|TOP_VGA|didBitMap:inst16"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578224437795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_square_object open_square_object:inst115 " "Elaborating entity \"open_square_object\" for hierarchy \"open_square_object:inst115\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst115" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3600 3752 3968 3712 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224437826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(58) " "Verilog HDL assignment warning at open_square_object.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437826 "|TOP_VGA|open_square_object:inst115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(59) " "Verilog HDL assignment warning at open_square_object.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437826 "|TOP_VGA|open_square_object:inst115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_square_object open_square_object:inst116 " "Elaborating entity \"open_square_object\" for hierarchy \"open_square_object:inst116\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst116" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3856 3744 3960 3968 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224437841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(58) " "Verilog HDL assignment warning at open_square_object.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437841 "|TOP_VGA|open_square_object:inst116"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 open_square_object.sv(59) " "Verilog HDL assignment warning at open_square_object.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/open_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/open_square_object.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437841 "|TOP_VGA|open_square_object:inst116"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst12 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst12\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst12" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 480 1624 1832 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xFrameSize back_ground_draw.sv(18) " "Verilog HDL or VHDL warning at back_ground_draw.sv(18): object \"xFrameSize\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 "|TOP_VGA|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yFrameSize back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"yFrameSize\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 "|TOP_VGA|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(37) " "Verilog HDL assignment warning at back_ground_draw.sv(37): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 "|TOP_VGA|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(44) " "Verilog HDL assignment warning at back_ground_draw.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 "|TOP_VGA|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(55) " "Verilog HDL assignment warning at back_ground_draw.sv(55): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437857 "|TOP_VGA|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(65) " "Verilog HDL assignment warning at back_ground_draw.sv(65): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578224437873 "|TOP_VGA|back_ground_draw:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst107 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst107\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst107" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3000 2344 2528 3080 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224437873 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578224438779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.05.13:40:43 Progress: Loading slde1307ba8/alt_sld_fab_wrapper_hw.tcl " "2020.01.05.13:40:43 Progress: Loading slde1307ba8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224443688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224447312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224447546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224450889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224451042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224451189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224451375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224451390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224451390 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578224452124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1307ba8/alt_sld_fab.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224452712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224452712 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_controller:inst92\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_controller:inst92\|Mod0\"" {  } { { "RTL/VGA/score_controller.sv" "Mod0" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_controller:inst92\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_controller:inst92\|Div0\"" {  } { { "RTL/VGA/score_controller.sv" "Div0" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_controller:inst92\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_controller:inst92\|Mod1\"" {  } { { "RTL/VGA/score_controller.sv" "Mod1" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_controller:inst92\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_controller:inst92\|Div1\"" {  } { { "RTL/VGA/score_controller.sv" "Div1" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:inst93\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:inst93\|Mod0\"" {  } { { "RTL/VGA/game_controller.sv" "Mod0" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:inst93\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:inst93\|Div0\"" {  } { { "RTL/VGA/game_controller.sv" "Div0" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578224488732 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578224488732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_controller:inst92\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_controller:inst92\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224488825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_controller:inst92\|lpm_divide:Mod0 " "Instantiated megafunction \"score_controller:inst92\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224488825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224488825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224488825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224488825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224488825 ""}  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224488825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_divide_eho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224488872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224488872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224488919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224488919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224488982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224488982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224489091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224489091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224489106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224489106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_controller:inst92\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_controller:inst92\|lpm_divide:Div0\"" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224489138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_controller:inst92\|lpm_divide:Div0 " "Instantiated megafunction \"score_controller:inst92\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224489138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224489138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224489138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224489138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578224489138 ""}  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/score_controller.sv" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578224489138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578224489185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224489185 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[16\] missle_move:inst7\|topLeftX_tmp\[16\]~_emulated missle_move:inst7\|topLeftX_tmp\[16\]~1 " "Register \"missle_move:inst7\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[16\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[16\]~1\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[15\] missle_move:inst7\|topLeftX_tmp\[15\]~_emulated missle_move:inst7\|topLeftX_tmp\[15\]~5 " "Register \"missle_move:inst7\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[15\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[15\]~5\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[14\] missle_move:inst7\|topLeftX_tmp\[14\]~_emulated missle_move:inst7\|topLeftX_tmp\[14\]~9 " "Register \"missle_move:inst7\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[14\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[14\]~9\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[13\] missle_move:inst7\|topLeftX_tmp\[13\]~_emulated missle_move:inst7\|topLeftX_tmp\[13\]~13 " "Register \"missle_move:inst7\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[13\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[13\]~13\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[12\] missle_move:inst7\|topLeftX_tmp\[12\]~_emulated missle_move:inst7\|topLeftX_tmp\[12\]~17 " "Register \"missle_move:inst7\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[12\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[12\]~17\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[11\] missle_move:inst7\|topLeftX_tmp\[11\]~_emulated missle_move:inst7\|topLeftX_tmp\[11\]~21 " "Register \"missle_move:inst7\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[11\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[11\]~21\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[10\] missle_move:inst7\|topLeftX_tmp\[10\]~_emulated missle_move:inst7\|topLeftX_tmp\[10\]~25 " "Register \"missle_move:inst7\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[10\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[10\]~25\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[9\] missle_move:inst7\|topLeftX_tmp\[9\]~_emulated missle_move:inst7\|topLeftX_tmp\[9\]~29 " "Register \"missle_move:inst7\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[9\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[9\]~29\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[8\] missle_move:inst7\|topLeftX_tmp\[8\]~_emulated missle_move:inst7\|topLeftX_tmp\[8\]~33 " "Register \"missle_move:inst7\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[8\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[8\]~33\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[7\] missle_move:inst7\|topLeftX_tmp\[7\]~_emulated missle_move:inst7\|topLeftX_tmp\[7\]~37 " "Register \"missle_move:inst7\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[7\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[7\]~37\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftX_tmp\[6\] missle_move:inst7\|topLeftX_tmp\[6\]~_emulated missle_move:inst7\|topLeftX_tmp\[6\]~41 " "Register \"missle_move:inst7\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftX_tmp\[6\]~_emulated\" and latch \"missle_move:inst7\|topLeftX_tmp\[6\]~41\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[16\] missle_move:inst7\|topLeftY_tmp\[16\]~_emulated missle_move:inst7\|topLeftY_tmp\[16\]~1 " "Register \"missle_move:inst7\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[16\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[16\]~1\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[15\] missle_move:inst7\|topLeftY_tmp\[15\]~_emulated missle_move:inst7\|topLeftY_tmp\[15\]~5 " "Register \"missle_move:inst7\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[15\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[15\]~5\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[14\] missle_move:inst7\|topLeftY_tmp\[14\]~_emulated missle_move:inst7\|topLeftY_tmp\[14\]~9 " "Register \"missle_move:inst7\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[14\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[14\]~9\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[13\] missle_move:inst7\|topLeftY_tmp\[13\]~_emulated missle_move:inst7\|topLeftY_tmp\[13\]~13 " "Register \"missle_move:inst7\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[13\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[13\]~13\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[12\] missle_move:inst7\|topLeftY_tmp\[12\]~_emulated missle_move:inst7\|topLeftY_tmp\[12\]~17 " "Register \"missle_move:inst7\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[12\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[12\]~17\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[11\] missle_move:inst7\|topLeftY_tmp\[11\]~_emulated missle_move:inst7\|topLeftY_tmp\[11\]~21 " "Register \"missle_move:inst7\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[11\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[11\]~21\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[10\] missle_move:inst7\|topLeftY_tmp\[10\]~_emulated missle_move:inst7\|topLeftY_tmp\[10\]~25 " "Register \"missle_move:inst7\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[10\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[10\]~25\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[9\] missle_move:inst7\|topLeftY_tmp\[9\]~_emulated missle_move:inst7\|topLeftY_tmp\[9\]~29 " "Register \"missle_move:inst7\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[9\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[9\]~29\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[8\] missle_move:inst7\|topLeftY_tmp\[8\]~_emulated missle_move:inst7\|topLeftY_tmp\[8\]~33 " "Register \"missle_move:inst7\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[8\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[8\]~33\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[7\] missle_move:inst7\|topLeftY_tmp\[7\]~_emulated missle_move:inst7\|topLeftY_tmp\[7\]~37 " "Register \"missle_move:inst7\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[7\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[7\]~37\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst7\|topLeftY_tmp\[6\] missle_move:inst7\|topLeftY_tmp\[6\]~_emulated missle_move:inst7\|topLeftY_tmp\[6\]~41 " "Register \"missle_move:inst7\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"missle_move:inst7\|topLeftY_tmp\[6\]~_emulated\" and latch \"missle_move:inst7\|topLeftY_tmp\[6\]~41\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst7|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[16\] missle_move:inst21\|topLeftX_tmp\[16\]~_emulated missle_move:inst21\|topLeftX_tmp\[16\]~1 " "Register \"missle_move:inst21\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[16\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[16\]~1\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[15\] missle_move:inst21\|topLeftX_tmp\[15\]~_emulated missle_move:inst21\|topLeftX_tmp\[15\]~5 " "Register \"missle_move:inst21\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[15\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[15\]~5\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[14\] missle_move:inst21\|topLeftX_tmp\[14\]~_emulated missle_move:inst21\|topLeftX_tmp\[14\]~9 " "Register \"missle_move:inst21\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[14\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[14\]~9\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[13\] missle_move:inst21\|topLeftX_tmp\[13\]~_emulated missle_move:inst21\|topLeftX_tmp\[13\]~13 " "Register \"missle_move:inst21\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[13\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[13\]~13\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[12\] missle_move:inst21\|topLeftX_tmp\[12\]~_emulated missle_move:inst21\|topLeftX_tmp\[12\]~17 " "Register \"missle_move:inst21\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[12\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[12\]~17\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[11\] missle_move:inst21\|topLeftX_tmp\[11\]~_emulated missle_move:inst21\|topLeftX_tmp\[11\]~21 " "Register \"missle_move:inst21\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[11\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[11\]~21\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[10\] missle_move:inst21\|topLeftX_tmp\[10\]~_emulated missle_move:inst21\|topLeftX_tmp\[10\]~25 " "Register \"missle_move:inst21\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[10\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[10\]~25\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[9\] missle_move:inst21\|topLeftX_tmp\[9\]~_emulated missle_move:inst21\|topLeftX_tmp\[9\]~29 " "Register \"missle_move:inst21\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[9\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[9\]~29\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[8\] missle_move:inst21\|topLeftX_tmp\[8\]~_emulated missle_move:inst21\|topLeftX_tmp\[8\]~33 " "Register \"missle_move:inst21\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[8\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[8\]~33\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[7\] missle_move:inst21\|topLeftX_tmp\[7\]~_emulated missle_move:inst21\|topLeftX_tmp\[7\]~37 " "Register \"missle_move:inst21\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[7\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[7\]~37\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftX_tmp\[6\] missle_move:inst21\|topLeftX_tmp\[6\]~_emulated missle_move:inst21\|topLeftX_tmp\[6\]~41 " "Register \"missle_move:inst21\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftX_tmp\[6\]~_emulated\" and latch \"missle_move:inst21\|topLeftX_tmp\[6\]~41\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[16\] missle_move:inst21\|topLeftY_tmp\[16\]~_emulated missle_move:inst21\|topLeftY_tmp\[16\]~1 " "Register \"missle_move:inst21\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[16\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[16\]~1\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[15\] missle_move:inst21\|topLeftY_tmp\[15\]~_emulated missle_move:inst21\|topLeftY_tmp\[15\]~5 " "Register \"missle_move:inst21\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[15\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[15\]~5\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[14\] missle_move:inst21\|topLeftY_tmp\[14\]~_emulated missle_move:inst21\|topLeftY_tmp\[14\]~9 " "Register \"missle_move:inst21\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[14\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[14\]~9\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[13\] missle_move:inst21\|topLeftY_tmp\[13\]~_emulated missle_move:inst21\|topLeftY_tmp\[13\]~13 " "Register \"missle_move:inst21\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[13\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[13\]~13\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[12\] missle_move:inst21\|topLeftY_tmp\[12\]~_emulated missle_move:inst21\|topLeftY_tmp\[12\]~17 " "Register \"missle_move:inst21\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[12\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[12\]~17\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[11\] missle_move:inst21\|topLeftY_tmp\[11\]~_emulated missle_move:inst21\|topLeftY_tmp\[11\]~21 " "Register \"missle_move:inst21\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[11\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[11\]~21\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[10\] missle_move:inst21\|topLeftY_tmp\[10\]~_emulated missle_move:inst21\|topLeftY_tmp\[10\]~25 " "Register \"missle_move:inst21\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[10\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[10\]~25\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[9\] missle_move:inst21\|topLeftY_tmp\[9\]~_emulated missle_move:inst21\|topLeftY_tmp\[9\]~29 " "Register \"missle_move:inst21\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[9\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[9\]~29\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[8\] missle_move:inst21\|topLeftY_tmp\[8\]~_emulated missle_move:inst21\|topLeftY_tmp\[8\]~33 " "Register \"missle_move:inst21\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[8\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[8\]~33\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[7\] missle_move:inst21\|topLeftY_tmp\[7\]~_emulated missle_move:inst21\|topLeftY_tmp\[7\]~37 " "Register \"missle_move:inst21\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[7\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[7\]~37\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "missle_move:inst21\|topLeftY_tmp\[6\] missle_move:inst21\|topLeftY_tmp\[6\]~_emulated missle_move:inst21\|topLeftY_tmp\[6\]~41 " "Register \"missle_move:inst21\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"missle_move:inst21\|topLeftY_tmp\[6\]~_emulated\" and latch \"missle_move:inst21\|topLeftY_tmp\[6\]~41\"" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 99 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578224492154 "|TOP_VGA|missle_move:inst21|topLeftY_tmp[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578224492154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 568 2864 3040 584 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578224514847 "|TOP_VGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578224514847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224515835 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst28\|randX\[2\] High " "Register randomCheck:inst28\|randX\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst28\|randY\[2\] High " "Register randomCheck:inst28\|randY\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst49\|randX\[2\] High " "Register randomCheck:inst49\|randX\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst49\|randY\[2\] High " "Register randomCheck:inst49\|randY\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst62\|randX\[2\] High " "Register randomCheck:inst62\|randX\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst62\|randY\[2\] High " "Register randomCheck:inst62\|randY\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst54\|randX\[2\] High " "Register randomCheck:inst54\|randX\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "randomCheck:inst54\|randY\[2\] High " "Register randomCheck:inst54\|randY\[2\] will power up to High" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1578224516704 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1578224516704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578224528440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.map.smsg " "Generated suppressed messages file C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224529092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578224530636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578224530636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15991 " "Implemented 15991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578224531723 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578224531723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15911 " "Implemented 15911 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578224531723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578224531723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578224531789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 13:42:11 2020 " "Processing ended: Sun Jan 05 13:42:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578224531789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578224531789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:31 " "Total CPU time (on all processors): 00:02:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578224531789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578224531789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578224533393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578224533400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 13:42:12 2020 " "Processing started: Sun Jan 05 13:42:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578224533400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578224533400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BattleCity -c BattleCity " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BattleCity -c BattleCity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578224533400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578224533563 ""}
{ "Info" "0" "" "Project  = BattleCity" {  } {  } 0 0 "Project  = BattleCity" 0 0 "Fitter" 0 0 1578224533563 ""}
{ "Info" "0" "" "Revision = BattleCity" {  } {  } 0 0 "Revision = BattleCity" 0 0 "Fitter" 0 0 1578224533563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578224533899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578224533899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BattleCity 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"BattleCity\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578224534030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578224534082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578224534082 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578224534686 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578224534711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578224535147 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578224552850 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2655 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2655 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578224553426 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 1339 global CLKCTRL_G7 " "resetN~inputCLKENA0 with 1339 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1578224553426 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578224553426 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1578224553426 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1578224553427 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1578224553427 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1578224553427 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224553428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578224553544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578224553554 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578224553576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578224553596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578224553596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578224553608 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578224555050 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224555070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224555070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224555070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578224555070 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578224555070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BattleCity.sdc " "Synopsys Design Constraints File file not found: 'BattleCity.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578224555108 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:ins\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224555158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578224555158 "|TOP_VGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:ins\|oVGA_HS " "Node: VGA_Controller:ins\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|V_Cont\[5\] VGA_Controller:ins\|oVGA_HS " "Register VGA_Controller:ins\|V_Cont\[5\] is being clocked by VGA_Controller:ins\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224555158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578224555158 "|TOP_VGA|VGA_Controller:ins|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missle_move:inst21\|topLeftY_tmp\[8\]~33 resetN " "Latch missle_move:inst21\|topLeftY_tmp\[8\]~33 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224555158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578224555158 "|TOP_VGA|resetN"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578224555248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1578224555248 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578224555258 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578224555258 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578224555258 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578224555258 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578224555258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578224555920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1578224555931 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578224555931 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SCLK " "Node \"AUD_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SDAT " "Node \"AUD_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MICROPHON_LED " "Node \"MICROPHON_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICROPHON_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578224556394 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1578224556394 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224556396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578224570033 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578224571625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:43 " "Fitter placement preparation operations ending: elapsed time is 00:01:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224673130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578224746717 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578224764836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224764836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578224768541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578224790061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578224790061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578224799199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578224799199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224799205 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.29 " "Total time spent on timing analysis during the Fitter is 8.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578224823445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578224823570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578224837333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578224837333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578224849175 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578224873800 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578224874565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.fit.smsg " "Generated suppressed messages file C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578224875362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6424 " "Peak virtual memory: 6424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578224878835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 13:47:58 2020 " "Processing ended: Sun Jan 05 13:47:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578224878835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:46 " "Elapsed time: 00:05:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578224878835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:22 " "Total CPU time (on all processors): 00:10:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578224878835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578224878835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578224880147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578224880163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 13:47:59 2020 " "Processing started: Sun Jan 05 13:47:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578224880163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578224880163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BattleCity -c BattleCity " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BattleCity -c BattleCity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578224880163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578224882256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578224892756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578224893287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 13:48:13 2020 " "Processing ended: Sun Jan 05 13:48:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578224893287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578224893287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578224893287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578224893287 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578224893990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578224894677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578224894693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 13:48:14 2020 " "Processing started: Sun Jan 05 13:48:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578224894693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224894693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BattleCity -c BattleCity " "Command: quartus_sta BattleCity -c BattleCity" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224894693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224894849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224896802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224896802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224896849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224896849 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224897833 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224898176 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224898176 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578224898176 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578224898176 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BattleCity.sdc " "Synopsys Design Constraints File file not found: 'BattleCity.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:ins\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224898255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898255 "|TOP_VGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:ins\|oVGA_HS " "Node: VGA_Controller:ins\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|V_Cont\[5\] VGA_Controller:ins\|oVGA_HS " "Register VGA_Controller:ins\|V_Cont\[5\] is being clocked by VGA_Controller:ins\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224898255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898255 "|TOP_VGA|VGA_Controller:ins|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 resetN " "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224898255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898255 "|TOP_VGA|resetN"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898411 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224898411 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224898426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.961 " "Worst-case setup slack is 10.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.961               0.000 altera_reserved_tck  " "   10.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.467 " "Worst-case hold slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 altera_reserved_tck  " "    0.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.573 " "Worst-case recovery slack is 30.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.573               0.000 altera_reserved_tck  " "   30.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.706 " "Worst-case removal slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 altera_reserved_tck  " "    0.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.764 " "Worst-case minimum pulse width slack is 15.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.764               0.000 altera_reserved_tck  " "   15.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224898473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898473 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224898520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224898583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224909786 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:ins\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224910458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910458 "|TOP_VGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:ins\|oVGA_HS " "Node: VGA_Controller:ins\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|V_Cont\[5\] VGA_Controller:ins\|oVGA_HS " "Register VGA_Controller:ins\|V_Cont\[5\] is being clocked by VGA_Controller:ins\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224910458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910458 "|TOP_VGA|VGA_Controller:ins|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 resetN " "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224910458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910458 "|TOP_VGA|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.010 " "Worst-case setup slack is 11.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.010               0.000 altera_reserved_tck  " "   11.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 altera_reserved_tck  " "    0.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.661 " "Worst-case recovery slack is 30.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.661               0.000 altera_reserved_tck  " "   30.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.778 " "Worst-case minimum pulse width slack is 15.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.778               0.000 altera_reserved_tck  " "   15.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224910630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910630 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224910677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224910864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224922471 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:ins\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923159 "|TOP_VGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:ins\|oVGA_HS " "Node: VGA_Controller:ins\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|V_Cont\[5\] VGA_Controller:ins\|oVGA_HS " "Register VGA_Controller:ins\|V_Cont\[5\] is being clocked by VGA_Controller:ins\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923159 "|TOP_VGA|VGA_Controller:ins|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 resetN " "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923159 "|TOP_VGA|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.523 " "Worst-case setup slack is 13.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.523               0.000 altera_reserved_tck  " "   13.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 altera_reserved_tck  " "    0.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.398 " "Worst-case recovery slack is 31.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.398               0.000 altera_reserved_tck  " "   31.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.319 " "Worst-case removal slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 altera_reserved_tck  " "    0.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.752 " "Worst-case minimum pulse width slack is 15.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.752               0.000 altera_reserved_tck  " "   15.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224923299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923299 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578224923346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:ins\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923877 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923877 "|TOP_VGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:ins\|oVGA_HS " "Node: VGA_Controller:ins\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:ins\|V_Cont\[5\] VGA_Controller:ins\|oVGA_HS " "Register VGA_Controller:ins\|V_Cont\[5\] is being clocked by VGA_Controller:ins\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923877 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923877 "|TOP_VGA|VGA_Controller:ins|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 resetN " "Latch missle_move:inst21\|topLeftY_tmp\[9\]~29 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578224923877 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224923877 "|TOP_VGA|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.831 " "Worst-case setup slack is 13.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.831               0.000 altera_reserved_tck  " "   13.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 altera_reserved_tck  " "    0.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.565 " "Worst-case recovery slack is 31.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.565               0.000 altera_reserved_tck  " "   31.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.277 " "Worst-case removal slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 altera_reserved_tck  " "    0.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.777 " "Worst-case minimum pulse width slack is 15.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.777               0.000 altera_reserved_tck  " "   15.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578224924034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224924034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224926033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224926080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5299 " "Peak virtual memory: 5299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578224926252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 13:48:46 2020 " "Processing ended: Sun Jan 05 13:48:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578224926252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578224926252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578224926252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224926252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Quartus Prime Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578224927095 ""}
