; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5

; RUN: llc -mtriple=amdgcn < %s | FileCheck -check-prefix=GCN %s
; RUN: llc -mtriple=amdgcn -mcpu=tonga < %s | FileCheck -check-prefixes=VI %s
; RUN: llc -mtriple=amdgcn -mcpu=gfx900 < %s | FileCheck -check-prefixes=GFX9 %s
; RUN: llc -mtriple=amdgcn -mcpu=gfx1100 < %s | FileCheck -check-prefixes=GFX11 %s

define <10 x float> @bitcast_v10i32_to_v10f32(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB0_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:  .LBB0_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB0_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:  .LBB0_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB0_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_add_u32_e32 v0, 3, v0
; GFX9-NEXT:  .LBB0_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB0_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v0
; GFX11-NEXT:  .LBB0_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <10 x i32> @bitcast_v10f32_to_v10i32(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB1_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GCN-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GCN-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GCN-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GCN-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GCN-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GCN-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GCN-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GCN-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GCN-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GCN-NEXT:  .LBB1_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB1_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_add_f32_e32 v0, 1.0, v0
; VI-NEXT:  .LBB1_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB1_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GFX9-NEXT:  .LBB1_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v9, 1.0, v9 :: v_dual_add_f32 v8, 1.0, v8
; GFX11-NEXT:    v_dual_add_f32 v7, 1.0, v7 :: v_dual_add_f32 v6, 1.0, v6
; GFX11-NEXT:    v_dual_add_f32 v5, 1.0, v5 :: v_dual_add_f32 v4, 1.0, v4
; GFX11-NEXT:    v_dual_add_f32 v3, 1.0, v3 :: v_dual_add_f32 v2, 1.0, v2
; GFX11-NEXT:    v_dual_add_f32 v1, 1.0, v1 :: v_dual_add_f32 v0, 1.0, v0
; GFX11-NEXT:  ; %bb.2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <20 x i16> @bitcast_v10i32_to_v20i16(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v18, v9
; GCN-NEXT:    v_mov_b32_e32 v16, v8
; GCN-NEXT:    v_mov_b32_e32 v14, v7
; GCN-NEXT:    v_mov_b32_e32 v12, v6
; GCN-NEXT:    v_mov_b32_e32 v20, v5
; GCN-NEXT:    v_mov_b32_e32 v8, v4
; GCN-NEXT:    v_mov_b32_e32 v6, v3
; GCN-NEXT:    v_mov_b32_e32 v4, v2
; GCN-NEXT:    v_mov_b32_e32 v2, v1
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB2_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB2_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB2_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v16
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB2_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v10, v20
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB2_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:  .LBB2_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB2_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_add_u32_e32 v0, 3, v0
; GFX9-NEXT:  .LBB2_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB2_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v0
; GFX11-NEXT:  .LBB2_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <10 x i32> @bitcast_v20i16_to_v10i32(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v25, v8
; GCN-NEXT:    v_mov_b32_e32 v24, v6
; GCN-NEXT:    v_mov_b32_e32 v23, v4
; GCN-NEXT:    v_mov_b32_e32 v22, v2
; GCN-NEXT:    v_mov_b32_e32 v21, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 16, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB3_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB3_4
; GCN-NEXT:  .LBB3_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB3_3: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v21
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v22
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v23
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v24
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v25
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v0, v20
; GCN-NEXT:    v_or_b32_e32 v1, v1, v26
; GCN-NEXT:    v_or_b32_e32 v2, v2, v27
; GCN-NEXT:    v_or_b32_e32 v3, v3, v28
; GCN-NEXT:    v_or_b32_e32 v4, v4, v29
; GCN-NEXT:    v_or_b32_e32 v5, v5, v11
; GCN-NEXT:    v_or_b32_e32 v6, v6, v13
; GCN-NEXT:    v_or_b32_e32 v7, v7, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v17
; GCN-NEXT:    v_or_b32_e32 v9, v9, v19
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB3_2
; GCN-NEXT:  .LBB3_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v21
; GCN-NEXT:    s_mov_b32 s6, 0x30000
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v25
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v0, v20, v0
; GCN-NEXT:    v_or_b32_e32 v1, v26, v1
; GCN-NEXT:    v_or_b32_e32 v2, v27, v2
; GCN-NEXT:    v_or_b32_e32 v3, v28, v3
; GCN-NEXT:    v_or_b32_e32 v4, v29, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_or_b32_e32 v6, v13, v6
; GCN-NEXT:    v_or_b32_e32 v7, v15, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v19, v9
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x30000, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s6, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s6, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v9
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB3_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 3
; VI-NEXT:    v_add_u16_e32 v10, 3, v9
; VI-NEXT:    v_add_u16_sdwa v9, v9, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:    v_add_u16_e32 v10, 3, v8
; VI-NEXT:    v_add_u16_sdwa v8, v8, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v10, v8
; VI-NEXT:    v_add_u16_e32 v10, 3, v7
; VI-NEXT:    v_add_u16_sdwa v7, v7, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v10, v7
; VI-NEXT:    v_add_u16_e32 v10, 3, v6
; VI-NEXT:    v_add_u16_sdwa v6, v6, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v10, v6
; VI-NEXT:    v_add_u16_e32 v10, 3, v5
; VI-NEXT:    v_add_u16_sdwa v5, v5, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v10, v5
; VI-NEXT:    v_add_u16_e32 v10, 3, v4
; VI-NEXT:    v_add_u16_sdwa v4, v4, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v10, v4
; VI-NEXT:    v_add_u16_e32 v10, 3, v3
; VI-NEXT:    v_add_u16_sdwa v3, v3, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v10, v3
; VI-NEXT:    v_add_u16_e32 v10, 3, v2
; VI-NEXT:    v_add_u16_sdwa v2, v2, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v10, v2
; VI-NEXT:    v_add_u16_e32 v10, 3, v1
; VI-NEXT:    v_add_u16_sdwa v1, v1, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v10, v1
; VI-NEXT:    v_add_u16_e32 v10, 3, v0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v10, v0
; VI-NEXT:  .LBB3_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB3_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB3_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB3_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX11-NEXT:  .LBB3_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <20 x half> @bitcast_v10i32_to_v20f16(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v29, v9
; GCN-NEXT:    v_mov_b32_e32 v28, v8
; GCN-NEXT:    v_mov_b32_e32 v27, v7
; GCN-NEXT:    v_mov_b32_e32 v26, v6
; GCN-NEXT:    v_mov_b32_e32 v25, v5
; GCN-NEXT:    v_mov_b32_e32 v24, v4
; GCN-NEXT:    v_mov_b32_e32 v23, v3
; GCN-NEXT:    v_mov_b32_e32 v22, v2
; GCN-NEXT:    v_mov_b32_e32 v21, v1
; GCN-NEXT:    v_mov_b32_e32 v20, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB4_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB4_4
; GCN-NEXT:  .LBB4_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB4_3: ; %cmp.false
; GCN-NEXT:    v_lshrrev_b32_e32 v0, 16, v29
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v5, 16, v26
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v25
; GCN-NEXT:    v_lshrrev_b32_e32 v9, 16, v24
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v23
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 16, v22
; GCN-NEXT:    v_lshrrev_b32_e32 v32, 16, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v33, 16, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v20
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB4_2
; GCN-NEXT:  .LBB4_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v21
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v25
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v27
; GCN-NEXT:    v_add_i32_e32 v17, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v19, vcc, 3, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v1
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v19
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshrrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_lshrrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_lshrrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB4_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:  .LBB4_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB4_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_add_u32_e32 v0, 3, v0
; GFX9-NEXT:  .LBB4_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB4_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v0
; GFX11-NEXT:  .LBB4_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <10 x i32> @bitcast_v20f16_to_v10i32(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v33, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v29, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v32, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v27, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v31, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v25, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v30, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v23, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v28, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v22, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v26, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v24, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v20, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v18
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB5_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB5_4
; GCN-NEXT:  .LBB5_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB5_3: ; %cmp.false
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v13
; GCN-NEXT:    v_or_b32_e32 v0, v29, v0
; GCN-NEXT:    v_or_b32_e32 v1, v27, v1
; GCN-NEXT:    v_or_b32_e32 v2, v25, v2
; GCN-NEXT:    v_or_b32_e32 v3, v23, v3
; GCN-NEXT:    v_or_b32_e32 v4, v22, v4
; GCN-NEXT:    v_or_b32_e32 v5, v21, v5
; GCN-NEXT:    v_or_b32_e32 v6, v20, v6
; GCN-NEXT:    v_or_b32_e32 v7, v12, v7
; GCN-NEXT:    v_or_b32_e32 v8, v11, v8
; GCN-NEXT:    v_or_b32_e32 v9, v10, v9
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB5_2
; GCN-NEXT:  .LBB5_4: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v14
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v10
; GCN-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v18, 0x38000000, v18
; GCN-NEXT:    v_add_f32_e32 v19, 0x38000000, v19
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v18, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v17, v16
; GCN-NEXT:    v_or_b32_e32 v6, v19, v18
; GCN-NEXT:    v_or_b32_e32 v7, v12, v15
; GCN-NEXT:    v_or_b32_e32 v8, v11, v14
; GCN-NEXT:    v_or_b32_e32 v9, v10, v13
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB5_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v10, 0x200
; VI-NEXT:    v_add_f16_sdwa v11, v9, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v9, v9, v11
; VI-NEXT:    v_add_f16_sdwa v11, v8, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v8, 0x200, v8
; VI-NEXT:    v_or_b32_e32 v8, v8, v11
; VI-NEXT:    v_add_f16_sdwa v11, v7, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v7, 0x200, v7
; VI-NEXT:    v_or_b32_e32 v7, v7, v11
; VI-NEXT:    v_add_f16_sdwa v11, v6, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v6, 0x200, v6
; VI-NEXT:    v_or_b32_e32 v6, v6, v11
; VI-NEXT:    v_add_f16_sdwa v11, v5, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v5, 0x200, v5
; VI-NEXT:    v_or_b32_e32 v5, v5, v11
; VI-NEXT:    v_add_f16_sdwa v11, v4, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v4, 0x200, v4
; VI-NEXT:    v_or_b32_e32 v4, v4, v11
; VI-NEXT:    v_add_f16_sdwa v11, v3, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v3, 0x200, v3
; VI-NEXT:    v_or_b32_e32 v3, v3, v11
; VI-NEXT:    v_add_f16_sdwa v11, v2, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v2, 0x200, v2
; VI-NEXT:    v_or_b32_e32 v2, v2, v11
; VI-NEXT:    v_add_f16_sdwa v11, v1, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v1, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v10, v0, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v0, 0x200, v0
; VI-NEXT:    v_or_b32_e32 v1, v1, v11
; VI-NEXT:    v_or_b32_e32 v0, v0, v10
; VI-NEXT:  .LBB5_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB5_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v0, v0, s6 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB5_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB5_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v0, 0x200, v0 op_sel_hi:[0,1]
; GFX11-NEXT:  .LBB5_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <40 x i8> @bitcast_v10i32_to_v40i8(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB6_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v17, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v16, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB6_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB6_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v17, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v16, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB6_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v49, 0xff, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; GCN-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 24, v32
; GCN-NEXT:    v_and_b32_e32 v50, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; GCN-NEXT:    v_and_b32_e32 v39, 0xff, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 24, v38
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v29
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 24, v26
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v37
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 24, v34
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 12, v0
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 24, v20
; GCN-NEXT:    v_or_b32_e32 v35, v49, v35
; GCN-NEXT:    v_add_i32_e32 v49, vcc, 16, v0
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; GCN-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 24, v28
; GCN-NEXT:    v_or_b32_e32 v48, v50, v48
; GCN-NEXT:    v_add_i32_e32 v50, vcc, 20, v0
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 24, v14
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_add_i32_e32 v29, vcc, 24, v0
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 24, v22
; GCN-NEXT:    v_or_b32_e32 v4, v4, v37
; GCN-NEXT:    v_add_i32_e32 v37, vcc, 28, v0
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 8, v13
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_or_b32_e32 v5, v5, v23
; GCN-NEXT:    v_add_i32_e32 v23, vcc, 32, v0
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 24, v16
; GCN-NEXT:    v_or_b32_e32 v6, v6, v31
; GCN-NEXT:    v_add_i32_e32 v31, vcc, 36, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 16, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v30
; GCN-NEXT:    v_or_b32_e32 v7, v7, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v24
; GCN-NEXT:    v_or_b32_e32 v9, v9, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v10, v10, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v35
; GCN-NEXT:    v_or_b32_e32 v19, v32, v33
; GCN-NEXT:    v_and_b32_e32 v24, 0xffff, v48
; GCN-NEXT:    v_or_b32_e32 v25, v38, v39
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_or_b32_e32 v26, v26, v27
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v27, v34, v36
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_or_b32_e32 v20, v20, v21
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v21, v28, v30
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v14, v14, v15
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v15, v22, v17
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v11, v11, v12
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v12, v16, v13
; GCN-NEXT:    v_or_b32_e32 v13, v18, v19
; GCN-NEXT:    v_or_b32_e32 v16, v24, v25
; GCN-NEXT:    v_or_b32_e32 v3, v3, v26
; GCN-NEXT:    v_or_b32_e32 v4, v4, v27
; GCN-NEXT:    v_or_b32_e32 v5, v5, v20
; GCN-NEXT:    v_or_b32_e32 v6, v6, v21
; GCN-NEXT:    v_or_b32_e32 v7, v7, v14
; GCN-NEXT:    v_or_b32_e32 v8, v8, v15
; GCN-NEXT:    v_or_b32_e32 v9, v9, v11
; GCN-NEXT:    v_or_b32_e32 v10, v10, v12
; GCN-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v16, v1, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v3, v2, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v4, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v49, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v6, v50, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v7, v29, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v37, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v9, v23, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v10, v31, s[0:3], 0 offen
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB6_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB6_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB6_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v10
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB6_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; VI-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; VI-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; VI-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; VI-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; VI-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; VI-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB6_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB6_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB6_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v10, 3, v10
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB6_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB6_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB6_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB6_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v10
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB6_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <10 x i32> @bitcast_v40i8_to_v10i32(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    v_mov_b32_e32 v35, v8
; GCN-NEXT:    v_mov_b32_e32 v34, v6
; GCN-NEXT:    v_mov_b32_e32 v33, v4
; GCN-NEXT:    v_mov_b32_e32 v32, v2
; GCN-NEXT:    v_mov_b32_e32 v31, v0
; GCN-NEXT:    buffer_load_dword v0, off, s[0:3], s32 offset:32
; GCN-NEXT:    buffer_load_dword v54, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v2, off, s[0:3], s32 offset:24
; GCN-NEXT:    buffer_load_dword v55, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v4, off, s[0:3], s32 offset:16
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:8
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v8, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v53, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 24, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 24, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 24, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 24, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 24, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 8, v29
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 24, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 24, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 24, v0
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB7_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v41
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v40
; GCN-NEXT:    v_and_b32_e32 v26, 0xff, v55
; GCN-NEXT:    v_and_b32_e32 v28, 0xff, v54
; GCN-NEXT:    v_or_b32_e32 v0, v0, v38
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v2, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v4, v48
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v6, v49
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v8, v50
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v10, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v14, v14, v52
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_or_b32_e32 v18, v18, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; GCN-NEXT:    v_or_b32_e32 v22, v22, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 16, v24
; GCN-NEXT:    v_or_b32_e32 v26, v26, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v28
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_or_b32_e32 v1, v36, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_or_b32_e32 v3, v37, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v7, v13, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v9, v15, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v11, v17, v12
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v13, v19, v16
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v15, v21, v20
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v22
; GCN-NEXT:    v_or_b32_e32 v17, v23, v24
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v26
; GCN-NEXT:    v_or_b32_e32 v19, v25, v27
; GCN-NEXT:    v_or_b32_e32 v0, v0, v1
; GCN-NEXT:    v_or_b32_e32 v1, v2, v3
; GCN-NEXT:    v_or_b32_e32 v2, v4, v5
; GCN-NEXT:    v_or_b32_e32 v3, v6, v7
; GCN-NEXT:    v_or_b32_e32 v4, v8, v9
; GCN-NEXT:    v_or_b32_e32 v5, v10, v11
; GCN-NEXT:    v_or_b32_e32 v6, v12, v13
; GCN-NEXT:    v_or_b32_e32 v7, v14, v15
; GCN-NEXT:    v_or_b32_e32 v8, v16, v17
; GCN-NEXT:    v_or_b32_e32 v9, v18, v19
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:  .LBB7_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB7_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v31
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v32
; GCN-NEXT:    s_mov_b32 s7, 0x3000000
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v33
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v34
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v35
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v22, vcc, 3, v41
; GCN-NEXT:    v_add_i32_e32 v24, vcc, 3, v40
; GCN-NEXT:    v_add_i32_e32 v26, vcc, 3, v55
; GCN-NEXT:    v_add_i32_e32 v28, vcc, 3, v54
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v26, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v28, 0xff, v28
; GCN-NEXT:    v_or_b32_e32 v0, v38, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v39, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v48, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v49, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v50, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v51, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v14, v52, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_or_b32_e32 v18, v27, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; GCN-NEXT:    v_or_b32_e32 v22, v29, v22
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 16, v24
; GCN-NEXT:    v_or_b32_e32 v26, v53, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v28
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; GCN-NEXT:    v_or_b32_e32 v1, v36, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_or_b32_e32 v3, v37, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_or_b32_e32 v7, v13, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_or_b32_e32 v9, v15, v9
; GCN-NEXT:    v_add_i32_e32 v10, vcc, s6, v10
; GCN-NEXT:    v_or_b32_e32 v11, v17, v12
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v14
; GCN-NEXT:    v_or_b32_e32 v13, v19, v16
; GCN-NEXT:    v_add_i32_e32 v14, vcc, s6, v18
; GCN-NEXT:    v_or_b32_e32 v15, v21, v20
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v22
; GCN-NEXT:    v_or_b32_e32 v17, v23, v24
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 0x300, v26
; GCN-NEXT:    v_or_b32_e32 v19, v25, v27
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v11, v10
; GCN-NEXT:    v_or_b32_e32 v6, v13, v12
; GCN-NEXT:    v_or_b32_e32 v7, v15, v14
; GCN-NEXT:    v_or_b32_e32 v8, v17, v16
; GCN-NEXT:    v_or_b32_e32 v9, v19, v18
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s7, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s7, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s7, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s7, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s7, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s7, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s7, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s7, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v9
; GCN-NEXT:  .LBB7_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v35, v8
; VI-NEXT:    v_mov_b32_e32 v34, v6
; VI-NEXT:    v_mov_b32_e32 v33, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v31, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v36, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v44, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v37, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v38, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:4
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v55, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v54, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v53, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v51, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v50, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v49, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v48, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v11, 8, v8
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v13, 8, v44
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB7_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v31, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v33, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v10, v54 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v12, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v14, v52 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v39, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v38, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v37, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v36, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr10
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:  .LBB7_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB7_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_add_u16_e32 v1, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v1, v42, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v9, 0x300
; VI-NEXT:    v_add_u16_e32 v0, 0x300, v0
; VI-NEXT:    v_add_u16_sdwa v1, v1, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v0, v1
; VI-NEXT:    v_add_u16_e32 v1, 3, v33
; VI-NEXT:    v_add_u16_e32 v2, 3, v34
; VI-NEXT:    v_or_b32_sdwa v1, v41, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v2, v40, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_add_u16_sdwa v2, v2, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v1, v2
; VI-NEXT:    v_add_u16_e32 v2, 3, v35
; VI-NEXT:    v_add_u16_e32 v3, 3, v10
; VI-NEXT:    v_or_b32_sdwa v2, v55, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v3, v54, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v2, 0x300, v2
; VI-NEXT:    v_add_u16_sdwa v3, v3, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v2, v3
; VI-NEXT:    v_add_u16_e32 v3, 3, v12
; VI-NEXT:    v_add_u16_e32 v4, 3, v14
; VI-NEXT:    v_or_b32_sdwa v3, v53, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v4, v52, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v3, 0x300, v3
; VI-NEXT:    v_add_u16_sdwa v4, v4, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v3, v4
; VI-NEXT:    v_add_u16_e32 v4, 3, v16
; VI-NEXT:    v_add_u16_e32 v5, 3, v18
; VI-NEXT:    v_or_b32_sdwa v4, v51, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v5, v50, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v4, 0x300, v4
; VI-NEXT:    v_add_u16_sdwa v5, v5, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v4, v5
; VI-NEXT:    v_add_u16_e32 v5, 3, v20
; VI-NEXT:    v_add_u16_e32 v6, 3, v22
; VI-NEXT:    v_or_b32_sdwa v5, v49, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v6, v48, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v5, 0x300, v5
; VI-NEXT:    v_add_u16_sdwa v6, v6, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v5, v6
; VI-NEXT:    v_add_u16_e32 v6, 3, v24
; VI-NEXT:    v_add_u16_e32 v7, 3, v26
; VI-NEXT:    v_or_b32_sdwa v6, v25, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v7, v23, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v6, 0x300, v6
; VI-NEXT:    v_add_u16_sdwa v7, v7, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v6, v7
; VI-NEXT:    v_add_u16_e32 v7, 3, v28
; VI-NEXT:    v_add_u16_e32 v8, 3, v30
; VI-NEXT:    v_or_b32_sdwa v7, v21, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v8, v19, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v7, 0x300, v7
; VI-NEXT:    v_add_u16_sdwa v8, v8, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v7, v8
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v8, 3, v39
; VI-NEXT:    v_add_u16_e32 v10, 3, v38
; VI-NEXT:    v_or_b32_sdwa v8, v17, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v10, v15, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v8, 0x300, v8
; VI-NEXT:    v_add_u16_sdwa v10, v10, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v8, v10
; VI-NEXT:    v_add_u16_e32 v10, 3, v37
; VI-NEXT:    v_add_u16_e32 v12, 3, v36
; VI-NEXT:    v_or_b32_sdwa v10, v13, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v11, v11, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_add_u16_sdwa v9, v11, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB7_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v35, v8
; GFX9-NEXT:    v_mov_b32_e32 v34, v6
; GFX9-NEXT:    v_mov_b32_e32 v33, v4
; GFX9-NEXT:    v_mov_b32_e32 v32, v2
; GFX9-NEXT:    v_mov_b32_e32 v31, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v36, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v44, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v37, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v38, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v42, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v55, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v54, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v53, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v50, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v49, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v48, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v11, 8, v8
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v13, 8, v44
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB7_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v31, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v32, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v10, v54 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v12, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v14, v52 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v39, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v38, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v37, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v36, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr10
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:  .LBB7_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB7_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    s_movk_i32 s6, 0x300
; GFX9-NEXT:    v_or_b32_sdwa v1, v42, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_sdwa v1, v1, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v33
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v1, v41, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v2, v40, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v1
; GFX9-NEXT:    v_add_u16_sdwa v2, v2, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v2
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v35
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v10
; GFX9-NEXT:    v_or_b32_sdwa v2, v55, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v3, v54, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v2
; GFX9-NEXT:    v_add_u16_sdwa v3, v3, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v3
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v12
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v14
; GFX9-NEXT:    v_or_b32_sdwa v3, v53, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v4, v52, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v3
; GFX9-NEXT:    v_add_u16_sdwa v4, v4, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v16
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v4, v51, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v5, v50, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v4
; GFX9-NEXT:    v_add_u16_sdwa v5, v5, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v5
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v20
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v5, v49, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v6, v48, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v5
; GFX9-NEXT:    v_add_u16_sdwa v6, v6, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v24
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v6, v25, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v7, v23, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v6
; GFX9-NEXT:    v_add_u16_sdwa v7, v7, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v6, v6, v7
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v28
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v7, v21, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v8, v19, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v7
; GFX9-NEXT:    v_add_u16_sdwa v8, v8, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v7, v7, v8
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v39
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v8, v17, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v9, v15, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v8
; GFX9-NEXT:    v_add_u16_sdwa v9, v9, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v8, v8, v9
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v37
; GFX9-NEXT:    v_add_u16_e32 v10, 3, v36
; GFX9-NEXT:    v_or_b32_sdwa v9, v13, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v10, v11, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v9
; GFX9-NEXT:    v_add_u16_sdwa v10, v10, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v9, v9, v10
; GFX9-NEXT:  .LBB7_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v35, v8 :: v_dual_mov_b32 v34, v6
; GFX11-NEXT:    v_dual_mov_b32 v33, v4 :: v_dual_mov_b32 v32, v2
; GFX11-NEXT:    v_mov_b32_e32 v31, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v66, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v36, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v37, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v38, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v39, off, s32 offset:4
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v65, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v48, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v49, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v50, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v66
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB7_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB7_4
; GFX11-NEXT:  .LBB7_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB7_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v14
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v53
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v54
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v55
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v64
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v65
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v48
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v49
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v50
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v51
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v52
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v39
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v36
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v21
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v23
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v25
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v27
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v29
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v11
; GFX11-NEXT:    v_or_b32_e32 v11, v12, v13
; GFX11-NEXT:    v_or_b32_e32 v12, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v13, v16, v17
; GFX11-NEXT:    v_or_b32_e32 v14, v18, v19
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr10
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB7_2
; GFX11-NEXT:  .LBB7_4: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u16 v0, v31, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v2, v33, 3
; GFX11-NEXT:    v_add_nc_u16 v3, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v5, v10, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v12, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v14, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v18, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v53, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v54, v1
; GFX11-NEXT:    v_or_b32_e32 v2, v55, v2
; GFX11-NEXT:    v_or_b32_e32 v3, v64, v3
; GFX11-NEXT:    v_or_b32_e32 v4, v65, v4
; GFX11-NEXT:    v_or_b32_e32 v5, v48, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v49, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v50, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v51, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v52, v9
; GFX11-NEXT:    v_add_nc_u16 v0, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v1, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_add_nc_u16 v5, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v22, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v24, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v26, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v28, 3
; GFX11-NEXT:    v_add_nc_u16 v10, v30, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v12, v39, 3
; GFX11-NEXT:    v_add_nc_u16 v14, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v16, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v18, v36, 3
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v5, v21, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v23, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v25, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v27, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v29, v9
; GFX11-NEXT:    v_or_b32_e32 v10, v11, v10
; GFX11-NEXT:    v_or_b32_e32 v11, v13, v12
; GFX11-NEXT:    v_or_b32_e32 v12, v15, v14
; GFX11-NEXT:    v_or_b32_e32 v13, v17, v16
; GFX11-NEXT:    v_or_b32_e32 v14, v19, v18
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v10
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v11
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v12
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v13
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <5 x double> @bitcast_v10i32_to_v5f64(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB8_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:  .LBB8_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB8_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:  .LBB8_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB8_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_add_u32_e32 v0, 3, v0
; GFX9-NEXT:  .LBB8_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB8_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v0
; GFX11-NEXT:  .LBB8_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define <10 x i32> @bitcast_v5f64_to_v10i32(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB9_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GCN-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GCN-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GCN-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GCN-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GCN-NEXT:  .LBB9_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB9_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; VI-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; VI-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; VI-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; VI-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; VI-NEXT:  .LBB9_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB9_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX9-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX9-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX9-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX9-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX9-NEXT:  .LBB9_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB9_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX11-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX11-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX11-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX11-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX11-NEXT:  .LBB9_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <5 x i64> @bitcast_v10i32_to_v5i64(<10 x i32> %a, i32 %b) {
; GCN-LABEL: bitcast_v10i32_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB10_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:  .LBB10_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10i32_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB10_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:  .LBB10_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10i32_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB10_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_u32_e32 v9, 3, v9
; GFX9-NEXT:    v_add_u32_e32 v8, 3, v8
; GFX9-NEXT:    v_add_u32_e32 v7, 3, v7
; GFX9-NEXT:    v_add_u32_e32 v6, 3, v6
; GFX9-NEXT:    v_add_u32_e32 v5, 3, v5
; GFX9-NEXT:    v_add_u32_e32 v4, 3, v4
; GFX9-NEXT:    v_add_u32_e32 v3, 3, v3
; GFX9-NEXT:    v_add_u32_e32 v2, 3, v2
; GFX9-NEXT:    v_add_u32_e32 v1, 3, v1
; GFX9-NEXT:    v_add_u32_e32 v0, 3, v0
; GFX9-NEXT:  .LBB10_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10i32_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB10_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v9
; GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v8
; GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v7
; GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v6
; GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v5
; GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v4
; GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v3
; GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v2
; GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v1
; GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v0
; GFX11-NEXT:  .LBB10_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <10 x i32> @bitcast_v5i64_to_v10i32(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v10i32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB11_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; GCN-NEXT:  .LBB11_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v10i32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB11_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; VI-NEXT:  .LBB11_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v10i32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB11_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v8, vcc, 3, v8
; GFX9-NEXT:    v_addc_co_u32_e32 v9, vcc, 0, v9, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v6, vcc, 3, v6
; GFX9-NEXT:    v_addc_co_u32_e32 v7, vcc, 0, v7, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v4, vcc, 3, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v5, vcc, 0, v5, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, 3, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, 0, v3, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, 3, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, 0, v1, vcc
; GFX9-NEXT:  .LBB11_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v10i32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB11_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v8, vcc_lo, v8, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v9, null, 0, v9, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v6, vcc_lo, v6, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v7, null, 0, v7, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v4, vcc_lo, v4, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v5, null, 0, v5, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v2, vcc_lo, v2, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v3, null, 0, v3, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v0, vcc_lo, v0, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v1, null, 0, v1, vcc_lo
; GFX11-NEXT:  .LBB11_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define <20 x i16> @bitcast_v10f32_to_v20i16(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v18, v9
; GCN-NEXT:    v_mov_b32_e32 v16, v8
; GCN-NEXT:    v_mov_b32_e32 v14, v7
; GCN-NEXT:    v_mov_b32_e32 v12, v6
; GCN-NEXT:    v_mov_b32_e32 v20, v5
; GCN-NEXT:    v_mov_b32_e32 v8, v4
; GCN-NEXT:    v_mov_b32_e32 v6, v3
; GCN-NEXT:    v_mov_b32_e32 v4, v2
; GCN-NEXT:    v_mov_b32_e32 v2, v1
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB12_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB12_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB12_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GCN-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GCN-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GCN-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GCN-NEXT:    v_add_f32_e32 v20, 1.0, v20
; GCN-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GCN-NEXT:    v_add_f32_e32 v14, 1.0, v14
; GCN-NEXT:    v_add_f32_e32 v12, 1.0, v12
; GCN-NEXT:    v_add_f32_e32 v18, 1.0, v18
; GCN-NEXT:    v_add_f32_e32 v16, 1.0, v16
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB12_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v10, v20
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB12_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_add_f32_e32 v0, 1.0, v0
; VI-NEXT:  .LBB12_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB12_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GFX9-NEXT:  .LBB12_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v9, 1.0, v9 :: v_dual_add_f32 v8, 1.0, v8
; GFX11-NEXT:    v_dual_add_f32 v7, 1.0, v7 :: v_dual_add_f32 v6, 1.0, v6
; GFX11-NEXT:    v_dual_add_f32 v5, 1.0, v5 :: v_dual_add_f32 v4, 1.0, v4
; GFX11-NEXT:    v_dual_add_f32 v3, 1.0, v3 :: v_dual_add_f32 v2, 1.0, v2
; GFX11-NEXT:    v_dual_add_f32 v1, 1.0, v1 :: v_dual_add_f32 v0, 1.0, v0
; GFX11-NEXT:  ; %bb.2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <10 x float> @bitcast_v20i16_to_v10f32(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v25, v8
; GCN-NEXT:    v_mov_b32_e32 v24, v6
; GCN-NEXT:    v_mov_b32_e32 v23, v4
; GCN-NEXT:    v_mov_b32_e32 v22, v2
; GCN-NEXT:    v_mov_b32_e32 v21, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 16, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB13_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB13_4
; GCN-NEXT:  .LBB13_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB13_3: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v21
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v22
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v23
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v24
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v25
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v0, v20
; GCN-NEXT:    v_or_b32_e32 v1, v1, v26
; GCN-NEXT:    v_or_b32_e32 v2, v2, v27
; GCN-NEXT:    v_or_b32_e32 v3, v3, v28
; GCN-NEXT:    v_or_b32_e32 v4, v4, v29
; GCN-NEXT:    v_or_b32_e32 v5, v5, v11
; GCN-NEXT:    v_or_b32_e32 v6, v6, v13
; GCN-NEXT:    v_or_b32_e32 v7, v7, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v17
; GCN-NEXT:    v_or_b32_e32 v9, v9, v19
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB13_2
; GCN-NEXT:  .LBB13_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v21
; GCN-NEXT:    s_mov_b32 s6, 0x30000
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v25
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v0, v20, v0
; GCN-NEXT:    v_or_b32_e32 v1, v26, v1
; GCN-NEXT:    v_or_b32_e32 v2, v27, v2
; GCN-NEXT:    v_or_b32_e32 v3, v28, v3
; GCN-NEXT:    v_or_b32_e32 v4, v29, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_or_b32_e32 v6, v13, v6
; GCN-NEXT:    v_or_b32_e32 v7, v15, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v19, v9
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x30000, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s6, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s6, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v9
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB13_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 3
; VI-NEXT:    v_add_u16_e32 v10, 3, v9
; VI-NEXT:    v_add_u16_sdwa v9, v9, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:    v_add_u16_e32 v10, 3, v8
; VI-NEXT:    v_add_u16_sdwa v8, v8, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v10, v8
; VI-NEXT:    v_add_u16_e32 v10, 3, v7
; VI-NEXT:    v_add_u16_sdwa v7, v7, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v10, v7
; VI-NEXT:    v_add_u16_e32 v10, 3, v6
; VI-NEXT:    v_add_u16_sdwa v6, v6, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v10, v6
; VI-NEXT:    v_add_u16_e32 v10, 3, v5
; VI-NEXT:    v_add_u16_sdwa v5, v5, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v10, v5
; VI-NEXT:    v_add_u16_e32 v10, 3, v4
; VI-NEXT:    v_add_u16_sdwa v4, v4, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v10, v4
; VI-NEXT:    v_add_u16_e32 v10, 3, v3
; VI-NEXT:    v_add_u16_sdwa v3, v3, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v10, v3
; VI-NEXT:    v_add_u16_e32 v10, 3, v2
; VI-NEXT:    v_add_u16_sdwa v2, v2, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v10, v2
; VI-NEXT:    v_add_u16_e32 v10, 3, v1
; VI-NEXT:    v_add_u16_sdwa v1, v1, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v10, v1
; VI-NEXT:    v_add_u16_e32 v10, 3, v0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v10, v0
; VI-NEXT:  .LBB13_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB13_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB13_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB13_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX11-NEXT:  .LBB13_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <20 x half> @bitcast_v10f32_to_v20f16(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v29, v9
; GCN-NEXT:    v_mov_b32_e32 v28, v8
; GCN-NEXT:    v_mov_b32_e32 v27, v7
; GCN-NEXT:    v_mov_b32_e32 v26, v6
; GCN-NEXT:    v_mov_b32_e32 v25, v5
; GCN-NEXT:    v_mov_b32_e32 v24, v4
; GCN-NEXT:    v_mov_b32_e32 v23, v3
; GCN-NEXT:    v_mov_b32_e32 v22, v2
; GCN-NEXT:    v_mov_b32_e32 v21, v1
; GCN-NEXT:    v_mov_b32_e32 v20, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB14_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB14_4
; GCN-NEXT:  .LBB14_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB14_3: ; %cmp.false
; GCN-NEXT:    v_lshrrev_b32_e32 v0, 16, v29
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v5, 16, v26
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v25
; GCN-NEXT:    v_lshrrev_b32_e32 v9, 16, v24
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v23
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 16, v22
; GCN-NEXT:    v_lshrrev_b32_e32 v32, 16, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v33, 16, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v20
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB14_2
; GCN-NEXT:  .LBB14_4: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v1, 1.0, v20
; GCN-NEXT:    v_add_f32_e32 v3, 1.0, v21
; GCN-NEXT:    v_add_f32_e32 v5, 1.0, v22
; GCN-NEXT:    v_add_f32_e32 v7, 1.0, v23
; GCN-NEXT:    v_add_f32_e32 v9, 1.0, v24
; GCN-NEXT:    v_add_f32_e32 v11, 1.0, v25
; GCN-NEXT:    v_add_f32_e32 v13, 1.0, v26
; GCN-NEXT:    v_add_f32_e32 v15, 1.0, v27
; GCN-NEXT:    v_add_f32_e32 v17, 1.0, v28
; GCN-NEXT:    v_add_f32_e32 v19, 1.0, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v1
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v19
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshrrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_lshrrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_lshrrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB14_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_add_f32_e32 v0, 1.0, v0
; VI-NEXT:  .LBB14_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB14_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GFX9-NEXT:  .LBB14_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v9, 1.0, v9 :: v_dual_add_f32 v8, 1.0, v8
; GFX11-NEXT:    v_dual_add_f32 v7, 1.0, v7 :: v_dual_add_f32 v6, 1.0, v6
; GFX11-NEXT:    v_dual_add_f32 v5, 1.0, v5 :: v_dual_add_f32 v4, 1.0, v4
; GFX11-NEXT:    v_dual_add_f32 v3, 1.0, v3 :: v_dual_add_f32 v2, 1.0, v2
; GFX11-NEXT:    v_dual_add_f32 v1, 1.0, v1 :: v_dual_add_f32 v0, 1.0, v0
; GFX11-NEXT:  ; %bb.2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <10 x float> @bitcast_v20f16_to_v10f32(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v33, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v29, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v32, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v27, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v31, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v25, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v30, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v23, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v28, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v22, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v26, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v24, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v20, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v18
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB15_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB15_4
; GCN-NEXT:  .LBB15_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB15_3: ; %cmp.false
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v13
; GCN-NEXT:    v_or_b32_e32 v0, v29, v0
; GCN-NEXT:    v_or_b32_e32 v1, v27, v1
; GCN-NEXT:    v_or_b32_e32 v2, v25, v2
; GCN-NEXT:    v_or_b32_e32 v3, v23, v3
; GCN-NEXT:    v_or_b32_e32 v4, v22, v4
; GCN-NEXT:    v_or_b32_e32 v5, v21, v5
; GCN-NEXT:    v_or_b32_e32 v6, v20, v6
; GCN-NEXT:    v_or_b32_e32 v7, v12, v7
; GCN-NEXT:    v_or_b32_e32 v8, v11, v8
; GCN-NEXT:    v_or_b32_e32 v9, v10, v9
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB15_2
; GCN-NEXT:  .LBB15_4: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v14
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v10
; GCN-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v18, 0x38000000, v18
; GCN-NEXT:    v_add_f32_e32 v19, 0x38000000, v19
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v18, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v17, v16
; GCN-NEXT:    v_or_b32_e32 v6, v19, v18
; GCN-NEXT:    v_or_b32_e32 v7, v12, v15
; GCN-NEXT:    v_or_b32_e32 v8, v11, v14
; GCN-NEXT:    v_or_b32_e32 v9, v10, v13
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB15_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v10, 0x200
; VI-NEXT:    v_add_f16_sdwa v11, v9, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v9, v9, v11
; VI-NEXT:    v_add_f16_sdwa v11, v8, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v8, 0x200, v8
; VI-NEXT:    v_or_b32_e32 v8, v8, v11
; VI-NEXT:    v_add_f16_sdwa v11, v7, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v7, 0x200, v7
; VI-NEXT:    v_or_b32_e32 v7, v7, v11
; VI-NEXT:    v_add_f16_sdwa v11, v6, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v6, 0x200, v6
; VI-NEXT:    v_or_b32_e32 v6, v6, v11
; VI-NEXT:    v_add_f16_sdwa v11, v5, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v5, 0x200, v5
; VI-NEXT:    v_or_b32_e32 v5, v5, v11
; VI-NEXT:    v_add_f16_sdwa v11, v4, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v4, 0x200, v4
; VI-NEXT:    v_or_b32_e32 v4, v4, v11
; VI-NEXT:    v_add_f16_sdwa v11, v3, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v3, 0x200, v3
; VI-NEXT:    v_or_b32_e32 v3, v3, v11
; VI-NEXT:    v_add_f16_sdwa v11, v2, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v2, 0x200, v2
; VI-NEXT:    v_or_b32_e32 v2, v2, v11
; VI-NEXT:    v_add_f16_sdwa v11, v1, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v1, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v10, v0, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v0, 0x200, v0
; VI-NEXT:    v_or_b32_e32 v1, v1, v11
; VI-NEXT:    v_or_b32_e32 v0, v0, v10
; VI-NEXT:  .LBB15_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB15_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v0, v0, s6 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB15_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB15_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v0, 0x200, v0 op_sel_hi:[0,1]
; GFX11-NEXT:  .LBB15_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <40 x i8> @bitcast_v10f32_to_v40i8(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB16_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v17, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v16, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB16_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB16_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GCN-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GCN-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GCN-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GCN-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GCN-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GCN-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GCN-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GCN-NEXT:    v_add_f32_e32 v10, 1.0, v10
; GCN-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v17, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v16, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB16_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v49, 0xff, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; GCN-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 24, v32
; GCN-NEXT:    v_and_b32_e32 v50, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; GCN-NEXT:    v_and_b32_e32 v39, 0xff, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 24, v38
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v29
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 24, v26
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v37
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 24, v34
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 12, v0
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 24, v20
; GCN-NEXT:    v_or_b32_e32 v35, v49, v35
; GCN-NEXT:    v_add_i32_e32 v49, vcc, 16, v0
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; GCN-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 24, v28
; GCN-NEXT:    v_or_b32_e32 v48, v50, v48
; GCN-NEXT:    v_add_i32_e32 v50, vcc, 20, v0
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 24, v14
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_add_i32_e32 v29, vcc, 24, v0
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 24, v22
; GCN-NEXT:    v_or_b32_e32 v4, v4, v37
; GCN-NEXT:    v_add_i32_e32 v37, vcc, 28, v0
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 8, v13
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_or_b32_e32 v5, v5, v23
; GCN-NEXT:    v_add_i32_e32 v23, vcc, 32, v0
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 24, v16
; GCN-NEXT:    v_or_b32_e32 v6, v6, v31
; GCN-NEXT:    v_add_i32_e32 v31, vcc, 36, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 16, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v30
; GCN-NEXT:    v_or_b32_e32 v7, v7, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v24
; GCN-NEXT:    v_or_b32_e32 v9, v9, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v10, v10, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v35
; GCN-NEXT:    v_or_b32_e32 v19, v32, v33
; GCN-NEXT:    v_and_b32_e32 v24, 0xffff, v48
; GCN-NEXT:    v_or_b32_e32 v25, v38, v39
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_or_b32_e32 v26, v26, v27
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v27, v34, v36
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_or_b32_e32 v20, v20, v21
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v21, v28, v30
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v14, v14, v15
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v15, v22, v17
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v11, v11, v12
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v12, v16, v13
; GCN-NEXT:    v_or_b32_e32 v13, v18, v19
; GCN-NEXT:    v_or_b32_e32 v16, v24, v25
; GCN-NEXT:    v_or_b32_e32 v3, v3, v26
; GCN-NEXT:    v_or_b32_e32 v4, v4, v27
; GCN-NEXT:    v_or_b32_e32 v5, v5, v20
; GCN-NEXT:    v_or_b32_e32 v6, v6, v21
; GCN-NEXT:    v_or_b32_e32 v7, v7, v14
; GCN-NEXT:    v_or_b32_e32 v8, v8, v15
; GCN-NEXT:    v_or_b32_e32 v9, v9, v11
; GCN-NEXT:    v_or_b32_e32 v10, v10, v12
; GCN-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v16, v1, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v3, v2, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v4, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v49, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v6, v50, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v7, v29, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v37, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v9, v23, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v10, v31, s[0:3], 0 offen
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB16_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB16_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB16_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v10, 1.0, v10
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB16_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; VI-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; VI-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; VI-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; VI-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; VI-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; VI-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB16_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB16_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB16_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v10, 1.0, v10
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB16_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB16_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB16_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB16_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v2, 1.0, v2 :: v_dual_add_f32 v9, 1.0, v9
; GFX11-NEXT:    v_dual_add_f32 v10, 1.0, v10 :: v_dual_add_f32 v1, 1.0, v1
; GFX11-NEXT:    v_dual_add_f32 v4, 1.0, v4 :: v_dual_add_f32 v7, 1.0, v7
; GFX11-NEXT:    v_dual_add_f32 v8, 1.0, v8 :: v_dual_add_f32 v3, 1.0, v3
; GFX11-NEXT:    v_dual_add_f32 v6, 1.0, v6 :: v_dual_add_f32 v5, 1.0, v5
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB16_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <10 x float> @bitcast_v40i8_to_v10f32(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    v_mov_b32_e32 v35, v8
; GCN-NEXT:    v_mov_b32_e32 v34, v6
; GCN-NEXT:    v_mov_b32_e32 v33, v4
; GCN-NEXT:    v_mov_b32_e32 v32, v2
; GCN-NEXT:    v_mov_b32_e32 v31, v0
; GCN-NEXT:    buffer_load_dword v0, off, s[0:3], s32 offset:32
; GCN-NEXT:    buffer_load_dword v54, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v2, off, s[0:3], s32 offset:24
; GCN-NEXT:    buffer_load_dword v55, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v4, off, s[0:3], s32 offset:16
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:8
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v8, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v53, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 24, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 24, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 24, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 24, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 24, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 8, v29
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 24, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 24, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 24, v0
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB17_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v41
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v40
; GCN-NEXT:    v_and_b32_e32 v26, 0xff, v55
; GCN-NEXT:    v_and_b32_e32 v28, 0xff, v54
; GCN-NEXT:    v_or_b32_e32 v0, v0, v38
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v2, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v4, v48
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v6, v49
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v8, v50
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v10, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v14, v14, v52
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_or_b32_e32 v18, v18, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; GCN-NEXT:    v_or_b32_e32 v22, v22, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 16, v24
; GCN-NEXT:    v_or_b32_e32 v26, v26, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v28
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_or_b32_e32 v1, v36, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_or_b32_e32 v3, v37, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v7, v13, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v9, v15, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v11, v17, v12
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v13, v19, v16
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v15, v21, v20
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v22
; GCN-NEXT:    v_or_b32_e32 v17, v23, v24
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v26
; GCN-NEXT:    v_or_b32_e32 v19, v25, v27
; GCN-NEXT:    v_or_b32_e32 v0, v0, v1
; GCN-NEXT:    v_or_b32_e32 v1, v2, v3
; GCN-NEXT:    v_or_b32_e32 v2, v4, v5
; GCN-NEXT:    v_or_b32_e32 v3, v6, v7
; GCN-NEXT:    v_or_b32_e32 v4, v8, v9
; GCN-NEXT:    v_or_b32_e32 v5, v10, v11
; GCN-NEXT:    v_or_b32_e32 v6, v12, v13
; GCN-NEXT:    v_or_b32_e32 v7, v14, v15
; GCN-NEXT:    v_or_b32_e32 v8, v16, v17
; GCN-NEXT:    v_or_b32_e32 v9, v18, v19
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:  .LBB17_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB17_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v31
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v32
; GCN-NEXT:    s_mov_b32 s7, 0x3000000
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v33
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v34
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v35
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v22, vcc, 3, v41
; GCN-NEXT:    v_add_i32_e32 v24, vcc, 3, v40
; GCN-NEXT:    v_add_i32_e32 v26, vcc, 3, v55
; GCN-NEXT:    v_add_i32_e32 v28, vcc, 3, v54
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v26, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v28, 0xff, v28
; GCN-NEXT:    v_or_b32_e32 v0, v38, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v39, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v48, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v49, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v50, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v51, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v14, v52, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_or_b32_e32 v18, v27, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; GCN-NEXT:    v_or_b32_e32 v22, v29, v22
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 16, v24
; GCN-NEXT:    v_or_b32_e32 v26, v53, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v28
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; GCN-NEXT:    v_or_b32_e32 v1, v36, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_or_b32_e32 v3, v37, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_or_b32_e32 v5, v11, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_or_b32_e32 v7, v13, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_or_b32_e32 v9, v15, v9
; GCN-NEXT:    v_add_i32_e32 v10, vcc, s6, v10
; GCN-NEXT:    v_or_b32_e32 v11, v17, v12
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v14
; GCN-NEXT:    v_or_b32_e32 v13, v19, v16
; GCN-NEXT:    v_add_i32_e32 v14, vcc, s6, v18
; GCN-NEXT:    v_or_b32_e32 v15, v21, v20
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v22
; GCN-NEXT:    v_or_b32_e32 v17, v23, v24
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 0x300, v26
; GCN-NEXT:    v_or_b32_e32 v19, v25, v27
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v11, v10
; GCN-NEXT:    v_or_b32_e32 v6, v13, v12
; GCN-NEXT:    v_or_b32_e32 v7, v15, v14
; GCN-NEXT:    v_or_b32_e32 v8, v17, v16
; GCN-NEXT:    v_or_b32_e32 v9, v19, v18
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s7, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s7, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s7, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s7, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s7, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s7, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s7, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s7, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v9
; GCN-NEXT:  .LBB17_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v35, v8
; VI-NEXT:    v_mov_b32_e32 v34, v6
; VI-NEXT:    v_mov_b32_e32 v33, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v31, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v36, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v44, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v37, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v38, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:4
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v55, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v54, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v53, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v51, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v50, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v49, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v48, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v11, 8, v8
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v13, 8, v44
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB17_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v31, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v33, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v10, v54 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v12, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v14, v52 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v39, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v38, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v37, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v36, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr10
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:  .LBB17_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB17_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_add_u16_e32 v1, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v1, v42, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v9, 0x300
; VI-NEXT:    v_add_u16_e32 v0, 0x300, v0
; VI-NEXT:    v_add_u16_sdwa v1, v1, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v0, v1
; VI-NEXT:    v_add_u16_e32 v1, 3, v33
; VI-NEXT:    v_add_u16_e32 v2, 3, v34
; VI-NEXT:    v_or_b32_sdwa v1, v41, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v2, v40, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_add_u16_sdwa v2, v2, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v1, v2
; VI-NEXT:    v_add_u16_e32 v2, 3, v35
; VI-NEXT:    v_add_u16_e32 v3, 3, v10
; VI-NEXT:    v_or_b32_sdwa v2, v55, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v3, v54, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v2, 0x300, v2
; VI-NEXT:    v_add_u16_sdwa v3, v3, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v2, v3
; VI-NEXT:    v_add_u16_e32 v3, 3, v12
; VI-NEXT:    v_add_u16_e32 v4, 3, v14
; VI-NEXT:    v_or_b32_sdwa v3, v53, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v4, v52, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v3, 0x300, v3
; VI-NEXT:    v_add_u16_sdwa v4, v4, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v3, v4
; VI-NEXT:    v_add_u16_e32 v4, 3, v16
; VI-NEXT:    v_add_u16_e32 v5, 3, v18
; VI-NEXT:    v_or_b32_sdwa v4, v51, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v5, v50, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v4, 0x300, v4
; VI-NEXT:    v_add_u16_sdwa v5, v5, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v4, v5
; VI-NEXT:    v_add_u16_e32 v5, 3, v20
; VI-NEXT:    v_add_u16_e32 v6, 3, v22
; VI-NEXT:    v_or_b32_sdwa v5, v49, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v6, v48, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v5, 0x300, v5
; VI-NEXT:    v_add_u16_sdwa v6, v6, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v5, v6
; VI-NEXT:    v_add_u16_e32 v6, 3, v24
; VI-NEXT:    v_add_u16_e32 v7, 3, v26
; VI-NEXT:    v_or_b32_sdwa v6, v25, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v7, v23, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v6, 0x300, v6
; VI-NEXT:    v_add_u16_sdwa v7, v7, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v6, v7
; VI-NEXT:    v_add_u16_e32 v7, 3, v28
; VI-NEXT:    v_add_u16_e32 v8, 3, v30
; VI-NEXT:    v_or_b32_sdwa v7, v21, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v8, v19, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v7, 0x300, v7
; VI-NEXT:    v_add_u16_sdwa v8, v8, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v7, v8
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v8, 3, v39
; VI-NEXT:    v_add_u16_e32 v10, 3, v38
; VI-NEXT:    v_or_b32_sdwa v8, v17, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v10, v15, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v8, 0x300, v8
; VI-NEXT:    v_add_u16_sdwa v10, v10, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v8, v10
; VI-NEXT:    v_add_u16_e32 v10, 3, v37
; VI-NEXT:    v_add_u16_e32 v12, 3, v36
; VI-NEXT:    v_or_b32_sdwa v10, v13, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v11, v11, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_add_u16_sdwa v9, v11, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB17_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v35, v8
; GFX9-NEXT:    v_mov_b32_e32 v34, v6
; GFX9-NEXT:    v_mov_b32_e32 v33, v4
; GFX9-NEXT:    v_mov_b32_e32 v32, v2
; GFX9-NEXT:    v_mov_b32_e32 v31, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v36, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v44, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v37, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v38, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v42, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v55, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v54, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v53, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v50, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v49, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v48, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v11, 8, v8
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v13, 8, v44
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB17_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v31, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v32, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v10, v54 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v12, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v14, v52 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v39, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v38, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v37, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v36, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr10
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:  .LBB17_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB17_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    s_movk_i32 s6, 0x300
; GFX9-NEXT:    v_or_b32_sdwa v1, v42, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_sdwa v1, v1, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v33
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v1, v41, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v2, v40, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v1
; GFX9-NEXT:    v_add_u16_sdwa v2, v2, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v2
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v35
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v10
; GFX9-NEXT:    v_or_b32_sdwa v2, v55, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v3, v54, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v2
; GFX9-NEXT:    v_add_u16_sdwa v3, v3, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v3
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v12
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v14
; GFX9-NEXT:    v_or_b32_sdwa v3, v53, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v4, v52, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v3
; GFX9-NEXT:    v_add_u16_sdwa v4, v4, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v16
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v4, v51, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v5, v50, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v4
; GFX9-NEXT:    v_add_u16_sdwa v5, v5, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v5
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v20
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v5, v49, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v6, v48, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v5
; GFX9-NEXT:    v_add_u16_sdwa v6, v6, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v24
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v6, v25, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v7, v23, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v6
; GFX9-NEXT:    v_add_u16_sdwa v7, v7, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v6, v6, v7
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v28
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v7, v21, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v8, v19, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v7
; GFX9-NEXT:    v_add_u16_sdwa v8, v8, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v7, v7, v8
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v39
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v8, v17, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v9, v15, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v8
; GFX9-NEXT:    v_add_u16_sdwa v9, v9, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v8, v8, v9
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v37
; GFX9-NEXT:    v_add_u16_e32 v10, 3, v36
; GFX9-NEXT:    v_or_b32_sdwa v9, v13, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v10, v11, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v9
; GFX9-NEXT:    v_add_u16_sdwa v10, v10, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v9, v9, v10
; GFX9-NEXT:  .LBB17_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v35, v8 :: v_dual_mov_b32 v34, v6
; GFX11-NEXT:    v_dual_mov_b32 v33, v4 :: v_dual_mov_b32 v32, v2
; GFX11-NEXT:    v_mov_b32_e32 v31, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v66, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v36, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v37, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v38, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v39, off, s32 offset:4
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v65, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v48, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v49, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v50, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v66
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB17_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB17_4
; GFX11-NEXT:  .LBB17_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB17_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v14
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v53
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v54
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v55
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v64
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v65
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v48
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v49
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v50
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v51
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v52
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v39
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v36
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v21
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v23
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v25
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v27
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v29
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v11
; GFX11-NEXT:    v_or_b32_e32 v11, v12, v13
; GFX11-NEXT:    v_or_b32_e32 v12, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v13, v16, v17
; GFX11-NEXT:    v_or_b32_e32 v14, v18, v19
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr10
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB17_2
; GFX11-NEXT:  .LBB17_4: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u16 v0, v31, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v2, v33, 3
; GFX11-NEXT:    v_add_nc_u16 v3, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v5, v10, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v12, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v14, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v18, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v53, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v54, v1
; GFX11-NEXT:    v_or_b32_e32 v2, v55, v2
; GFX11-NEXT:    v_or_b32_e32 v3, v64, v3
; GFX11-NEXT:    v_or_b32_e32 v4, v65, v4
; GFX11-NEXT:    v_or_b32_e32 v5, v48, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v49, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v50, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v51, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v52, v9
; GFX11-NEXT:    v_add_nc_u16 v0, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v1, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_add_nc_u16 v5, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v22, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v24, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v26, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v28, 3
; GFX11-NEXT:    v_add_nc_u16 v10, v30, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v12, v39, 3
; GFX11-NEXT:    v_add_nc_u16 v14, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v16, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v18, v36, 3
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v5, v21, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v23, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v25, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v27, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v29, v9
; GFX11-NEXT:    v_or_b32_e32 v10, v11, v10
; GFX11-NEXT:    v_or_b32_e32 v11, v13, v12
; GFX11-NEXT:    v_or_b32_e32 v12, v15, v14
; GFX11-NEXT:    v_or_b32_e32 v13, v17, v16
; GFX11-NEXT:    v_or_b32_e32 v14, v19, v18
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v10
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v11
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v12
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v13
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <5 x double> @bitcast_v10f32_to_v5f64(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB18_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GCN-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GCN-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GCN-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GCN-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GCN-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GCN-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GCN-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GCN-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GCN-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GCN-NEXT:  .LBB18_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB18_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_add_f32_e32 v0, 1.0, v0
; VI-NEXT:  .LBB18_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB18_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GFX9-NEXT:  .LBB18_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v9, 1.0, v9 :: v_dual_add_f32 v8, 1.0, v8
; GFX11-NEXT:    v_dual_add_f32 v7, 1.0, v7 :: v_dual_add_f32 v6, 1.0, v6
; GFX11-NEXT:    v_dual_add_f32 v5, 1.0, v5 :: v_dual_add_f32 v4, 1.0, v4
; GFX11-NEXT:    v_dual_add_f32 v3, 1.0, v3 :: v_dual_add_f32 v2, 1.0, v2
; GFX11-NEXT:    v_dual_add_f32 v1, 1.0, v1 :: v_dual_add_f32 v0, 1.0, v0
; GFX11-NEXT:  ; %bb.2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define <10 x float> @bitcast_v5f64_to_v10f32(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB19_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GCN-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GCN-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GCN-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GCN-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GCN-NEXT:  .LBB19_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB19_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; VI-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; VI-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; VI-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; VI-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; VI-NEXT:  .LBB19_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB19_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX9-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX9-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX9-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX9-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX9-NEXT:  .LBB19_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB19_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX11-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX11-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX11-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX11-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX11-NEXT:  .LBB19_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <5 x i64> @bitcast_v10f32_to_v5i64(<10 x float> %a, i32 %b) {
; GCN-LABEL: bitcast_v10f32_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB20_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GCN-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GCN-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GCN-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GCN-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GCN-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GCN-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GCN-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GCN-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GCN-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GCN-NEXT:  .LBB20_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v10f32_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB20_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f32_e32 v9, 1.0, v9
; VI-NEXT:    v_add_f32_e32 v8, 1.0, v8
; VI-NEXT:    v_add_f32_e32 v7, 1.0, v7
; VI-NEXT:    v_add_f32_e32 v6, 1.0, v6
; VI-NEXT:    v_add_f32_e32 v5, 1.0, v5
; VI-NEXT:    v_add_f32_e32 v4, 1.0, v4
; VI-NEXT:    v_add_f32_e32 v3, 1.0, v3
; VI-NEXT:    v_add_f32_e32 v2, 1.0, v2
; VI-NEXT:    v_add_f32_e32 v1, 1.0, v1
; VI-NEXT:    v_add_f32_e32 v0, 1.0, v0
; VI-NEXT:  .LBB20_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v10f32_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB20_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f32_e32 v9, 1.0, v9
; GFX9-NEXT:    v_add_f32_e32 v8, 1.0, v8
; GFX9-NEXT:    v_add_f32_e32 v7, 1.0, v7
; GFX9-NEXT:    v_add_f32_e32 v6, 1.0, v6
; GFX9-NEXT:    v_add_f32_e32 v5, 1.0, v5
; GFX9-NEXT:    v_add_f32_e32 v4, 1.0, v4
; GFX9-NEXT:    v_add_f32_e32 v3, 1.0, v3
; GFX9-NEXT:    v_add_f32_e32 v2, 1.0, v2
; GFX9-NEXT:    v_add_f32_e32 v1, 1.0, v1
; GFX9-NEXT:    v_add_f32_e32 v0, 1.0, v0
; GFX9-NEXT:  .LBB20_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v10f32_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_dual_add_f32 v9, 1.0, v9 :: v_dual_add_f32 v8, 1.0, v8
; GFX11-NEXT:    v_dual_add_f32 v7, 1.0, v7 :: v_dual_add_f32 v6, 1.0, v6
; GFX11-NEXT:    v_dual_add_f32 v5, 1.0, v5 :: v_dual_add_f32 v4, 1.0, v4
; GFX11-NEXT:    v_dual_add_f32 v3, 1.0, v3 :: v_dual_add_f32 v2, 1.0, v2
; GFX11-NEXT:    v_dual_add_f32 v1, 1.0, v1 :: v_dual_add_f32 v0, 1.0, v0
; GFX11-NEXT:  ; %bb.2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <10 x float> @bitcast_v5i64_to_v10f32(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v10f32:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB21_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; GCN-NEXT:  .LBB21_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v10f32:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB21_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; VI-NEXT:  .LBB21_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v10f32:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB21_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v8, vcc, 3, v8
; GFX9-NEXT:    v_addc_co_u32_e32 v9, vcc, 0, v9, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v6, vcc, 3, v6
; GFX9-NEXT:    v_addc_co_u32_e32 v7, vcc, 0, v7, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v4, vcc, 3, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v5, vcc, 0, v5, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, 3, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, 0, v3, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, 3, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, 0, v1, vcc
; GFX9-NEXT:  .LBB21_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v10f32:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB21_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v8, vcc_lo, v8, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v9, null, 0, v9, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v6, vcc_lo, v6, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v7, null, 0, v7, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v4, vcc_lo, v4, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v5, null, 0, v5, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v2, vcc_lo, v2, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v3, null, 0, v3, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v0, vcc_lo, v0, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v1, null, 0, v1, vcc_lo
; GFX11-NEXT:  .LBB21_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define <20 x half> @bitcast_v20i16_to_v20f16(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v39, v19
; GCN-NEXT:    v_mov_b32_e32 v38, v18
; GCN-NEXT:    v_mov_b32_e32 v37, v17
; GCN-NEXT:    v_mov_b32_e32 v36, v16
; GCN-NEXT:    v_mov_b32_e32 v35, v15
; GCN-NEXT:    v_mov_b32_e32 v34, v14
; GCN-NEXT:    v_mov_b32_e32 v33, v13
; GCN-NEXT:    v_mov_b32_e32 v32, v12
; GCN-NEXT:    v_mov_b32_e32 v31, v11
; GCN-NEXT:    v_mov_b32_e32 v30, v10
; GCN-NEXT:    v_mov_b32_e32 v29, v9
; GCN-NEXT:    v_mov_b32_e32 v28, v8
; GCN-NEXT:    v_mov_b32_e32 v27, v7
; GCN-NEXT:    v_mov_b32_e32 v26, v6
; GCN-NEXT:    v_mov_b32_e32 v25, v5
; GCN-NEXT:    v_mov_b32_e32 v24, v4
; GCN-NEXT:    v_mov_b32_e32 v23, v3
; GCN-NEXT:    v_mov_b32_e32 v22, v2
; GCN-NEXT:    v_mov_b32_e32 v21, v1
; GCN-NEXT:    v_mov_b32_e32 v48, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB22_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB22_4
; GCN-NEXT:  .LBB22_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB22_3: ; %cmp.false
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v48
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v34
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v35
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v36
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v37
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v38
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v39
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB22_2
; GCN-NEXT:  .LBB22_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v19, vcc, 3, v39
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v38
; GCN-NEXT:    v_add_i32_e32 v17, vcc, 3, v37
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v36
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v35
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v34
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v33
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v32
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v31
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v29
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v27
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v25
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v21
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v48
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v6
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v10
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v14
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v16
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v18
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB22_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v10, 3
; VI-NEXT:    v_add_u16_sdwa v11, v0, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v12, v1, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v13, v2, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v14, v3, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v15, v4, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v16, v5, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v17, v6, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v18, v7, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v19, v8, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v10, v9, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v9, 3, v9
; VI-NEXT:    v_add_u16_e32 v8, 3, v8
; VI-NEXT:    v_add_u16_e32 v7, 3, v7
; VI-NEXT:    v_add_u16_e32 v6, 3, v6
; VI-NEXT:    v_add_u16_e32 v5, 3, v5
; VI-NEXT:    v_add_u16_e32 v4, 3, v4
; VI-NEXT:    v_add_u16_e32 v3, 3, v3
; VI-NEXT:    v_add_u16_e32 v2, 3, v2
; VI-NEXT:    v_add_u16_e32 v1, 3, v1
; VI-NEXT:    v_add_u16_e32 v0, 3, v0
; VI-NEXT:    v_or_b32_e32 v9, v9, v10
; VI-NEXT:    v_or_b32_e32 v8, v8, v19
; VI-NEXT:    v_or_b32_e32 v7, v7, v18
; VI-NEXT:    v_or_b32_e32 v6, v6, v17
; VI-NEXT:    v_or_b32_e32 v5, v5, v16
; VI-NEXT:    v_or_b32_e32 v4, v4, v15
; VI-NEXT:    v_or_b32_e32 v3, v3, v14
; VI-NEXT:    v_or_b32_e32 v2, v2, v13
; VI-NEXT:    v_or_b32_e32 v1, v1, v12
; VI-NEXT:    v_or_b32_e32 v0, v0, v11
; VI-NEXT:  .LBB22_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB22_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB22_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB22_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX11-NEXT:  .LBB22_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <20 x i16> @bitcast_v20f16_to_v20i16(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v18, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB23_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v18
; GCN-NEXT:    v_add_f32_e32 v19, 0x38000000, v19
; GCN-NEXT:    v_add_f32_e32 v18, 0x38000000, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v18, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v19
; GCN-NEXT:    v_or_b32_e32 v18, v18, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v14
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v15
; GCN-NEXT:    v_or_b32_e32 v14, v14, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v10
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v11
; GCN-NEXT:    v_or_b32_e32 v10, v10, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v6
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v7
; GCN-NEXT:    v_or_b32_e32 v6, v6, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v3
; GCN-NEXT:    v_or_b32_e32 v2, v2, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v16
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_or_b32_e32 v0, v0, v1
; GCN-NEXT:    v_or_b32_e32 v4, v4, v5
; GCN-NEXT:    v_or_b32_e32 v8, v8, v9
; GCN-NEXT:    v_or_b32_e32 v12, v12, v13
; GCN-NEXT:    v_or_b32_e32 v16, v16, v17
; GCN-NEXT:    v_alignbit_b32 v1, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v9, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v13, 16
; GCN-NEXT:    v_alignbit_b32 v17, v18, v17, 16
; GCN-NEXT:  .LBB23_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB23_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 0x200
; VI-NEXT:    v_add_f16_e32 v10, 0x200, v0
; VI-NEXT:    v_add_f16_sdwa v0, v0, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v12, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v1, v1, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v13, 0x200, v2
; VI-NEXT:    v_add_f16_sdwa v2, v2, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v14, 0x200, v3
; VI-NEXT:    v_add_f16_sdwa v3, v3, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v15, 0x200, v4
; VI-NEXT:    v_add_f16_sdwa v4, v4, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v16, 0x200, v5
; VI-NEXT:    v_add_f16_sdwa v5, v5, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v17, 0x200, v6
; VI-NEXT:    v_add_f16_sdwa v6, v6, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v18, 0x200, v7
; VI-NEXT:    v_add_f16_sdwa v7, v7, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v19, 0x200, v8
; VI-NEXT:    v_add_f16_sdwa v8, v8, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_sdwa v11, v9, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v9, v9, v11
; VI-NEXT:    v_or_b32_e32 v8, v19, v8
; VI-NEXT:    v_or_b32_e32 v7, v18, v7
; VI-NEXT:    v_or_b32_e32 v6, v17, v6
; VI-NEXT:    v_or_b32_e32 v5, v16, v5
; VI-NEXT:    v_or_b32_e32 v4, v15, v4
; VI-NEXT:    v_or_b32_e32 v3, v14, v3
; VI-NEXT:    v_or_b32_e32 v2, v13, v2
; VI-NEXT:    v_or_b32_e32 v1, v12, v1
; VI-NEXT:    v_or_b32_e32 v0, v10, v0
; VI-NEXT:  .LBB23_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB23_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v0, v0, s6 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB23_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB23_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v0, 0x200, v0 op_sel_hi:[0,1]
; GFX11-NEXT:  .LBB23_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <40 x i8> @bitcast_v20i16_to_v40i8(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:36 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:32 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:28 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v57, off, s[0:3], s32 offset:24 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v58, off, s[0:3], s32 offset:20 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v59, off, s[0:3], s32 offset:16 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v60, off, s[0:3], s32 offset:12 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v61, off, s[0:3], s32 offset:8 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v62, off, s[0:3], s32 offset:4 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v63, off, s[0:3], s32 ; 4-byte Folded Spill
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v56, 16, v2
; GCN-NEXT:    s_waitcnt expcnt(6)
; GCN-NEXT:    v_lshlrev_b32_e32 v57, 16, v4
; GCN-NEXT:    s_waitcnt expcnt(5)
; GCN-NEXT:    v_lshlrev_b32_e32 v58, 16, v6
; GCN-NEXT:    s_waitcnt expcnt(4)
; GCN-NEXT:    v_lshlrev_b32_e32 v59, 16, v8
; GCN-NEXT:    s_waitcnt expcnt(3)
; GCN-NEXT:    v_lshlrev_b32_e32 v60, 16, v10
; GCN-NEXT:    s_waitcnt expcnt(2)
; GCN-NEXT:    v_lshlrev_b32_e32 v61, 16, v12
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    v_lshlrev_b32_e32 v62, 16, v14
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_lshlrev_b32_e32 v63, 16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v20
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; kill: killed $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; kill: killed $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB24_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v3
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v9
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v11
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v13
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v15
; GCN-NEXT:    v_and_b32_e32 v11, 0xffff, v17
; GCN-NEXT:    v_and_b32_e32 v13, 0xffff, v19
; GCN-NEXT:    v_and_b32_e32 v51, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v34, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v26, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v16
; GCN-NEXT:    buffer_store_dword v14, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v20
; GCN-NEXT:    buffer_store_dword v14, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    v_bfe_u32 v54, v4, 8, 8
; GCN-NEXT:    v_bfe_u32 v36, v8, 8, 8
; GCN-NEXT:    v_bfe_u32 v29, v12, 8, 8
; GCN-NEXT:    v_bfe_u32 v24, v16, 8, 8
; GCN-NEXT:    v_or_b32_e32 v50, v1, v56
; GCN-NEXT:    v_or_b32_e32 v39, v2, v57
; GCN-NEXT:    v_or_b32_e32 v32, v3, v58
; GCN-NEXT:    v_or_b32_e32 v28, v5, v59
; GCN-NEXT:    v_or_b32_e32 v23, v6, v60
; GCN-NEXT:    v_or_b32_e32 v21, v7, v61
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_or_b32_e32 v14, v9, v62
; GCN-NEXT:    v_or_b32_e32 v10, v10, v63
; GCN-NEXT:    v_or_b32_e32 v6, v11, v18
; GCN-NEXT:    v_or_b32_e32 v2, v13, v22
; GCN-NEXT:    v_alignbit_b32 v41, v39, v50, 24
; GCN-NEXT:    v_alignbit_b32 v43, v39, v50, 16
; GCN-NEXT:    v_alignbit_b32 v44, v39, v50, 8
; GCN-NEXT:    v_alignbit_b32 v53, v28, v32, 24
; GCN-NEXT:    v_alignbit_b32 v55, v28, v32, 16
; GCN-NEXT:    v_alignbit_b32 v42, v28, v32, 8
; GCN-NEXT:    v_alignbit_b32 v37, v21, v23, 24
; GCN-NEXT:    v_alignbit_b32 v48, v21, v23, 16
; GCN-NEXT:    v_alignbit_b32 v52, v21, v23, 8
; GCN-NEXT:    v_alignbit_b32 v31, v10, v14, 24
; GCN-NEXT:    v_alignbit_b32 v33, v10, v14, 16
; GCN-NEXT:    v_alignbit_b32 v35, v10, v14, 8
; GCN-NEXT:    v_alignbit_b32 v25, v2, v6, 24
; GCN-NEXT:    v_alignbit_b32 v27, v2, v6, 16
; GCN-NEXT:    v_alignbit_b32 v30, v2, v6, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v47, 8, v39
; GCN-NEXT:    v_lshrrev_b32_e32 v46, 8, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v45, 8, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v40, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v49, 8, v2
; GCN-NEXT:    v_bfe_u32 v38, v20, 8, 8
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr56
; GCN-NEXT:    ; implicit-def: $vgpr57
; GCN-NEXT:    ; implicit-def: $vgpr58
; GCN-NEXT:    ; implicit-def: $vgpr59
; GCN-NEXT:    ; implicit-def: $vgpr60
; GCN-NEXT:    ; implicit-def: $vgpr61
; GCN-NEXT:    ; implicit-def: $vgpr62
; GCN-NEXT:    ; implicit-def: $vgpr63
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:  .LBB24_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB24_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v17
; GCN-NEXT:    s_mov_b32 s6, 0x30000
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v19
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v13
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v15
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v11
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_or_b32_e32 v2, v18, v2
; GCN-NEXT:    v_or_b32_e32 v4, v22, v4
; GCN-NEXT:    v_or_b32_e32 v11, v62, v6
; GCN-NEXT:    v_or_b32_e32 v8, v63, v8
; GCN-NEXT:    v_or_b32_e32 v9, v60, v9
; GCN-NEXT:    v_or_b32_e32 v12, v61, v10
; GCN-NEXT:    v_or_b32_e32 v5, v58, v5
; GCN-NEXT:    v_or_b32_e32 v7, v59, v7
; GCN-NEXT:    v_or_b32_e32 v1, v56, v1
; GCN-NEXT:    v_or_b32_e32 v3, v57, v3
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 0x30000, v2
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v14, vcc, s6, v11
; GCN-NEXT:    v_add_i32_e32 v10, vcc, s6, v8
; GCN-NEXT:    v_add_i32_e32 v23, vcc, s6, v9
; GCN-NEXT:    v_add_i32_e32 v21, vcc, s6, v12
; GCN-NEXT:    v_add_i32_e32 v32, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v28, vcc, s6, v7
; GCN-NEXT:    v_add_i32_e32 v50, vcc, s6, v1
; GCN-NEXT:    v_add_i32_e32 v39, vcc, s6, v3
; GCN-NEXT:    v_alignbit_b32 v41, v39, v50, 24
; GCN-NEXT:    v_alignbit_b32 v43, v39, v50, 16
; GCN-NEXT:    v_alignbit_b32 v44, v39, v50, 8
; GCN-NEXT:    v_alignbit_b32 v53, v28, v32, 24
; GCN-NEXT:    v_alignbit_b32 v55, v28, v32, 16
; GCN-NEXT:    v_alignbit_b32 v42, v28, v32, 8
; GCN-NEXT:    v_alignbit_b32 v37, v21, v23, 24
; GCN-NEXT:    v_alignbit_b32 v48, v21, v23, 16
; GCN-NEXT:    v_alignbit_b32 v52, v21, v23, 8
; GCN-NEXT:    v_alignbit_b32 v31, v10, v14, 24
; GCN-NEXT:    v_alignbit_b32 v33, v10, v14, 16
; GCN-NEXT:    v_alignbit_b32 v35, v10, v14, 8
; GCN-NEXT:    v_alignbit_b32 v25, v2, v6, 24
; GCN-NEXT:    v_alignbit_b32 v27, v2, v6, 16
; GCN-NEXT:    v_alignbit_b32 v30, v2, v6, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v54, 24, v39
; GCN-NEXT:    v_lshrrev_b32_e32 v51, 16, v39
; GCN-NEXT:    v_lshrrev_b32_e32 v47, 8, v39
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 24, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v46, 8, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v29, 24, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v26, 16, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v45, 8, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v10
; GCN-NEXT:    buffer_store_dword v1, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    v_lshrrev_b32_e32 v40, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v2
; GCN-NEXT:    buffer_store_dword v1, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    v_lshrrev_b32_e32 v49, 8, v2
; GCN-NEXT:  .LBB24_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v50
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 8, v44
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v43
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 24, v41
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 8, v47
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 24, v54
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 8, v42
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v55
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 24, v53
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v19, 0xff, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 8, v46
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v34
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 24, v36
; GCN-NEXT:    v_add_i32_e32 v32, vcc, 12, v0
; GCN-NEXT:    v_and_b32_e32 v23, 0xff, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 8, v52
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v48
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 24, v37
; GCN-NEXT:    v_add_i32_e32 v39, vcc, 16, v0
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v45
; GCN-NEXT:    v_and_b32_e32 v26, 0xff, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 24, v29
; GCN-NEXT:    v_add_i32_e32 v50, vcc, 20, v0
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; GCN-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 24, v31
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 24, v0
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v40
; GCN-NEXT:    buffer_load_dword v53, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_and_b32_e32 v53, 0xff, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 24, v24
; GCN-NEXT:    v_add_i32_e32 v54, vcc, 28, v0
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 8, v30
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 24, v25
; GCN-NEXT:    v_add_i32_e32 v55, vcc, 32, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 8, v49
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_and_b32_e32 v40, 0xff, v40
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 24, v38
; GCN-NEXT:    v_add_i32_e32 v41, vcc, 36, v0
; GCN-NEXT:    v_or_b32_e32 v4, v4, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v7
; GCN-NEXT:    v_or_b32_e32 v7, v9, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v12
; GCN-NEXT:    v_or_b32_e32 v11, v15, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v17
; GCN-NEXT:    v_or_b32_e32 v15, v19, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v22
; GCN-NEXT:    v_or_b32_e32 v17, v23, v34
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v36
; GCN-NEXT:    v_or_b32_e32 v20, v21, v48
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 16, v26
; GCN-NEXT:    v_or_b32_e32 v14, v14, v35
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v33
; GCN-NEXT:    v_or_b32_e32 v10, v10, v52
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 16, v53
; GCN-NEXT:    v_or_b32_e32 v6, v6, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 16, v27
; GCN-NEXT:    v_or_b32_e32 v2, v2, v49
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v40
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v8, v5
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v8, v13, v9
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v11
; GCN-NEXT:    v_or_b32_e32 v11, v18, v12
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v15
; GCN-NEXT:    v_or_b32_e32 v13, v28, v16
; GCN-NEXT:    v_and_b32_e32 v15, 0xffff, v17
; GCN-NEXT:    v_or_b32_e32 v16, v37, v19
; GCN-NEXT:    v_and_b32_e32 v17, 0xffff, v20
; GCN-NEXT:    v_or_b32_e32 v18, v29, v21
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v19, v31, v22
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v20, v24, v23
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v21, v25, v26
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_or_b32_e32 v22, v38, v27
; GCN-NEXT:    v_or_b32_e32 v4, v4, v5
; GCN-NEXT:    v_or_b32_e32 v5, v7, v8
; GCN-NEXT:    v_or_b32_e32 v7, v9, v11
; GCN-NEXT:    v_or_b32_e32 v8, v12, v13
; GCN-NEXT:    v_or_b32_e32 v9, v15, v16
; GCN-NEXT:    v_or_b32_e32 v11, v17, v18
; GCN-NEXT:    v_or_b32_e32 v12, v14, v19
; GCN-NEXT:    v_or_b32_e32 v10, v10, v20
; GCN-NEXT:    v_or_b32_e32 v6, v6, v21
; GCN-NEXT:    v_or_b32_e32 v2, v2, v22
; GCN-NEXT:    buffer_store_dword v4, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v1, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v7, v3, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v32, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v9, v39, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v11, v50, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v12, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v10, v54, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v6, v55, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v2, v41, s[0:3], 0 offen
; GCN-NEXT:    buffer_load_dword v63, off, s[0:3], s32 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v62, off, s[0:3], s32 offset:4 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v61, off, s[0:3], s32 offset:8 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v60, off, s[0:3], s32 offset:12 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v59, off, s[0:3], s32 offset:16 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v58, off, s[0:3], s32 offset:20 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v57, off, s[0:3], s32 offset:24 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:28 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:32 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:36 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    v_lshrrev_b32_e32 v17, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v22, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v19, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v24, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v26, 16, v1
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:12 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:8 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:4 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 ; 4-byte Folded Spill
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB24_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b32_e32 v29, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v27, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v33, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v39, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v35, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v52, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v48, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v51, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v41, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v54, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v40, 8, v1
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_mov_b32_e32 v34, v1
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v38, v3
; VI-NEXT:    v_mov_b32_e32 v37, v4
; VI-NEXT:    v_mov_b32_e32 v50, v5
; VI-NEXT:    v_mov_b32_e32 v49, v6
; VI-NEXT:    v_mov_b32_e32 v55, v7
; VI-NEXT:    v_mov_b32_e32 v53, v8
; VI-NEXT:    v_mov_b32_e32 v43, v9
; VI-NEXT:    v_mov_b32_e32 v42, v10
; VI-NEXT:    ; implicit-def: $vgpr1
; VI-NEXT:    ; implicit-def: $vgpr3
; VI-NEXT:    ; implicit-def: $vgpr5
; VI-NEXT:    ; implicit-def: $vgpr7
; VI-NEXT:    ; implicit-def: $vgpr9
; VI-NEXT:  .LBB24_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB24_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 3
; VI-NEXT:    v_add_u16_sdwa v17, v10, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v20, v9, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v18, v8, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v22, v7, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v42, 3, v10
; VI-NEXT:    v_lshlrev_b32_e32 v10, 16, v17
; VI-NEXT:    v_add_u16_e32 v43, 3, v9
; VI-NEXT:    v_lshlrev_b32_e32 v9, 16, v20
; VI-NEXT:    v_add_u16_sdwa v19, v6, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v24, v5, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v53, 3, v8
; VI-NEXT:    v_lshlrev_b32_e32 v8, 16, v18
; VI-NEXT:    v_add_u16_e32 v55, 3, v7
; VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v22
; VI-NEXT:    v_or_b32_e32 v10, v42, v10
; VI-NEXT:    v_or_b32_e32 v9, v43, v9
; VI-NEXT:    v_add_u16_sdwa v23, v2, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v26, v1, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v21, v4, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_sdwa v25, v3, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v49, 3, v6
; VI-NEXT:    v_lshlrev_b32_e32 v6, 16, v19
; VI-NEXT:    v_add_u16_e32 v50, 3, v5
; VI-NEXT:    v_lshlrev_b32_e32 v5, 16, v24
; VI-NEXT:    v_or_b32_e32 v8, v53, v8
; VI-NEXT:    v_or_b32_e32 v7, v55, v7
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_add_u16_e32 v37, 3, v4
; VI-NEXT:    v_lshlrev_b32_e32 v4, 16, v21
; VI-NEXT:    v_add_u16_e32 v38, 3, v3
; VI-NEXT:    v_lshlrev_b32_e32 v3, 16, v25
; VI-NEXT:    v_or_b32_e32 v6, v49, v6
; VI-NEXT:    v_or_b32_e32 v5, v50, v5
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_add_u16_e32 v32, 3, v2
; VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v23
; VI-NEXT:    v_add_u16_e32 v34, 3, v1
; VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v26
; VI-NEXT:    v_or_b32_e32 v4, v37, v4
; VI-NEXT:    v_or_b32_e32 v3, v38, v3
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_or_b32_e32 v2, v32, v2
; VI-NEXT:    v_or_b32_e32 v1, v34, v1
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v27, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v35, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v48, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v51, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v54, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v40, 8, v1
; VI-NEXT:    v_bfe_u32 v29, v17, 8, 8
; VI-NEXT:    v_bfe_u32 v33, v18, 8, 8
; VI-NEXT:    v_bfe_u32 v39, v19, 8, 8
; VI-NEXT:    v_bfe_u32 v52, v21, 8, 8
; VI-NEXT:    v_bfe_u32 v41, v23, 8, 8
; VI-NEXT:  .LBB24_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v40
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v15
; VI-NEXT:    v_or_b32_sdwa v1, v34, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v26, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v54
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v41
; VI-NEXT:    v_or_b32_sdwa v1, v32, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v51
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v38, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v48
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v52
; VI-NEXT:    v_or_b32_sdwa v1, v37, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v21, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v50, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v24, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v35
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v49, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v19, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v55, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v22, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v30
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v33
; VI-NEXT:    v_or_b32_sdwa v1, v53, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v28
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v43, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v29
; VI-NEXT:    v_or_b32_sdwa v1, v42, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v17, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:4 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:8 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:12 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB24_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB24_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB24_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v10, v10, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB24_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB24_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB24_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB24_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v10, v10, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB24_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <20 x i16> @bitcast_v40i8_to_v20i16(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:84 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:80 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:76 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v57, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v58, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v59, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_load_dword v31, off, s[0:3], s32 offset:32
; GCN-NEXT:    s_waitcnt expcnt(2)
; GCN-NEXT:    buffer_load_dword v57, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v32, off, s[0:3], s32 offset:24
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    buffer_load_dword v58, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v33, off, s[0:3], s32 offset:16
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v59, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v34, off, s[0:3], s32 offset:8
; GCN-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v35, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v51, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 24, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 24, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v55, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 24, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 24, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v40, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 24, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 24, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v42, 8, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 24, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v41, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v43, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v44, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v45, 8, v25
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 24, v35
; GCN-NEXT:    v_lshlrev_b32_e32 v46, 8, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 24, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v54, 24, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v47, 8, v34
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB25_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v58
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v57
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v59
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v19, 0xff, v56
; GCN-NEXT:    v_or_b32_e32 v1, v1, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_or_b32_e32 v4, v4, v55
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_or_b32_e32 v7, v7, v40
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GCN-NEXT:    v_or_b32_e32 v11, v11, v42
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v14, v14, v46
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_or_b32_e32 v0, v0, v41
; GCN-NEXT:    v_or_b32_e32 v8, v8, v43
; GCN-NEXT:    v_or_b32_e32 v16, v16, v44
; GCN-NEXT:    v_or_b32_e32 v18, v18, v45
; GCN-NEXT:    v_or_b32_e32 v19, v19, v47
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_or_b32_e32 v3, v36, v3
; GCN-NEXT:    v_or_b32_e32 v2, v37, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v38, v5
; GCN-NEXT:    v_or_b32_e32 v6, v39, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v9, v48, v9
; GCN-NEXT:    v_or_b32_e32 v10, v49, v10
; GCN-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GCN-NEXT:    v_or_b32_e32 v12, v51, v12
; GCN-NEXT:    v_or_b32_e32 v13, v50, v13
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v20, v52, v15
; GCN-NEXT:    v_or_b32_e32 v17, v54, v17
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v15, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v19
; GCN-NEXT:    v_or_b32_e32 v23, v1, v3
; GCN-NEXT:    v_or_b32_e32 v27, v4, v5
; GCN-NEXT:    v_or_b32_e32 v31, v7, v9
; GCN-NEXT:    v_or_b32_e32 v33, v11, v12
; GCN-NEXT:    v_or_b32_e32 v35, v14, v20
; GCN-NEXT:    v_or_b32_e32 v21, v0, v2
; GCN-NEXT:    v_or_b32_e32 v25, v8, v6
; GCN-NEXT:    v_or_b32_e32 v29, v15, v10
; GCN-NEXT:    v_or_b32_e32 v32, v16, v13
; GCN-NEXT:    v_or_b32_e32 v34, v18, v17
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v12
; GCN-NEXT:    v_alignbit_b32 v1, v23, v2, 16
; GCN-NEXT:    v_alignbit_b32 v5, v27, v6, 16
; GCN-NEXT:    v_alignbit_b32 v9, v31, v10, 16
; GCN-NEXT:    v_alignbit_b32 v13, v33, v13, 16
; GCN-NEXT:    v_alignbit_b32 v17, v35, v17, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v20
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr56
; GCN-NEXT:    ; implicit-def: $vgpr59
; GCN-NEXT:    ; implicit-def: $vgpr58
; GCN-NEXT:    ; implicit-def: $vgpr57
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:  .LBB25_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB25_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v56
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v59
; GCN-NEXT:    s_mov_b32 s7, 0x3000000
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v58
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v57
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v17, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v19, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v17
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v19, 0xff, v19
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_or_b32_e32 v1, v47, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v5, v46, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v9, v45, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_or_b32_e32 v13, v42, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v16, v44, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_or_b32_e32 v18, v40, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; GCN-NEXT:    v_or_b32_e32 v8, v43, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GCN-NEXT:    v_or_b32_e32 v12, v55, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GCN-NEXT:    v_or_b32_e32 v0, v41, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_or_b32_e32 v4, v53, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 0x300, v1
; GCN-NEXT:    v_or_b32_e32 v3, v54, v3
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v5
; GCN-NEXT:    v_or_b32_e32 v7, v52, v7
; GCN-NEXT:    v_add_i32_e32 v9, vcc, s6, v9
; GCN-NEXT:    v_or_b32_e32 v11, v50, v11
; GCN-NEXT:    v_add_i32_e32 v13, vcc, s6, v13
; GCN-NEXT:    v_or_b32_e32 v15, v51, v15
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v16
; GCN-NEXT:    v_or_b32_e32 v17, v49, v17
; GCN-NEXT:    v_add_i32_e32 v18, vcc, s6, v18
; GCN-NEXT:    v_or_b32_e32 v19, v48, v19
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_or_b32_e32 v10, v39, v10
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v12
; GCN-NEXT:    v_or_b32_e32 v14, v38, v14
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s6, v0
; GCN-NEXT:    v_or_b32_e32 v2, v37, v2
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_or_b32_e32 v6, v36, v6
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v18
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v1, v3, v1
; GCN-NEXT:    v_or_b32_e32 v3, v7, v5
; GCN-NEXT:    v_or_b32_e32 v5, v11, v9
; GCN-NEXT:    v_or_b32_e32 v7, v15, v13
; GCN-NEXT:    v_or_b32_e32 v9, v17, v16
; GCN-NEXT:    v_or_b32_e32 v11, v19, v18
; GCN-NEXT:    v_or_b32_e32 v8, v10, v8
; GCN-NEXT:    v_or_b32_e32 v10, v14, v12
; GCN-NEXT:    v_or_b32_e32 v0, v2, v0
; GCN-NEXT:    v_or_b32_e32 v2, v6, v4
; GCN-NEXT:    v_add_i32_e32 v34, vcc, s7, v1
; GCN-NEXT:    v_add_i32_e32 v35, vcc, s7, v3
; GCN-NEXT:    v_add_i32_e32 v32, vcc, s7, v5
; GCN-NEXT:    v_add_i32_e32 v33, vcc, s7, v7
; GCN-NEXT:    v_add_i32_e32 v29, vcc, s7, v9
; GCN-NEXT:    v_add_i32_e32 v31, vcc, s7, v11
; GCN-NEXT:    v_add_i32_e32 v25, vcc, s7, v8
; GCN-NEXT:    v_add_i32_e32 v27, vcc, s7, v10
; GCN-NEXT:    v_add_i32_e32 v21, vcc, s7, v0
; GCN-NEXT:    v_add_i32_e32 v23, vcc, s7, v2
; GCN-NEXT:    v_alignbit_b32 v1, v23, v21, 16
; GCN-NEXT:    v_alignbit_b32 v5, v27, v25, 16
; GCN-NEXT:    v_alignbit_b32 v9, v31, v29, 16
; GCN-NEXT:    v_alignbit_b32 v13, v33, v32, 16
; GCN-NEXT:    v_alignbit_b32 v17, v35, v34, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v23
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v31
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v33
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v35
; GCN-NEXT:  .LBB25_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v0, v21
; GCN-NEXT:    v_mov_b32_e32 v2, v23
; GCN-NEXT:    v_mov_b32_e32 v4, v25
; GCN-NEXT:    v_mov_b32_e32 v6, v27
; GCN-NEXT:    v_mov_b32_e32 v8, v29
; GCN-NEXT:    v_mov_b32_e32 v10, v31
; GCN-NEXT:    v_mov_b32_e32 v12, v32
; GCN-NEXT:    v_mov_b32_e32 v14, v33
; GCN-NEXT:    v_mov_b32_e32 v16, v34
; GCN-NEXT:    v_mov_b32_e32 v18, v35
; GCN-NEXT:    buffer_load_dword v59, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v58, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v57, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:76 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:80 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:84 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v34, v10
; VI-NEXT:    v_mov_b32_e32 v33, v8
; VI-NEXT:    v_mov_b32_e32 v35, v6
; VI-NEXT:    v_mov_b32_e32 v38, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v36, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v55, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v54, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v53, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v51, off, s[0:3], s32 offset:4
; VI-NEXT:    v_mov_b32_e32 v31, v14
; VI-NEXT:    v_mov_b32_e32 v37, v12
; VI-NEXT:    v_lshlrev_b16_e32 v39, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v48, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v49, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v50, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v27, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v29, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v45, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v44, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v47, 8, v8
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v46, 8, v10
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB25_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v36, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v38, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v37, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v31, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v27 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v51, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v53, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v54, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v55, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr44
; VI-NEXT:    ; implicit-def: $vgpr45
; VI-NEXT:    ; implicit-def: $vgpr46
; VI-NEXT:    ; implicit-def: $vgpr47
; VI-NEXT:  .LBB25_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB25_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v55
; VI-NEXT:    v_or_b32_sdwa v0, v47, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v1, 0x300
; VI-NEXT:    v_add_u16_sdwa v9, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(2)
; VI-NEXT:    v_add_u16_e32 v0, 3, v54
; VI-NEXT:    v_or_b32_sdwa v10, v46, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_add_u16_e32 v0, 3, v53
; VI-NEXT:    v_or_b32_sdwa v0, v45, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v8, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v0, 3, v51
; VI-NEXT:    v_or_b32_sdwa v11, v44, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v30
; VI-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v7, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v28
; VI-NEXT:    v_or_b32_sdwa v12, v29, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v26
; VI-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v6, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v24
; VI-NEXT:    v_or_b32_sdwa v13, v25, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v22
; VI-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v5, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v20
; VI-NEXT:    v_or_b32_sdwa v14, v21, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v18
; VI-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v4, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v16
; VI-NEXT:    v_or_b32_sdwa v15, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_or_b32_sdwa v0, v42, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v3, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v37
; VI-NEXT:    v_or_b32_sdwa v16, v41, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v34
; VI-NEXT:    v_or_b32_sdwa v0, v40, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v2, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v33
; VI-NEXT:    v_or_b32_sdwa v17, v52, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v35
; VI-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v18, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v38
; VI-NEXT:    v_or_b32_sdwa v19, v49, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v1, 3, v36
; VI-NEXT:    v_or_b32_sdwa v1, v39, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_or_b32_e32 v0, v1, v0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v19
; VI-NEXT:    v_add_u16_e32 v17, 0x300, v17
; VI-NEXT:    v_add_u16_e32 v16, 0x300, v16
; VI-NEXT:    v_add_u16_e32 v15, 0x300, v15
; VI-NEXT:    v_add_u16_e32 v14, 0x300, v14
; VI-NEXT:    v_add_u16_e32 v13, 0x300, v13
; VI-NEXT:    v_add_u16_e32 v12, 0x300, v12
; VI-NEXT:    v_add_u16_e32 v11, 0x300, v11
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_or_b32_e32 v1, v1, v18
; VI-NEXT:    v_or_b32_e32 v2, v17, v2
; VI-NEXT:    v_or_b32_e32 v3, v16, v3
; VI-NEXT:    v_or_b32_e32 v4, v15, v4
; VI-NEXT:    v_or_b32_e32 v5, v14, v5
; VI-NEXT:    v_or_b32_e32 v6, v13, v6
; VI-NEXT:    v_or_b32_e32 v7, v12, v7
; VI-NEXT:    v_or_b32_e32 v8, v11, v8
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB25_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v31, v10
; GFX9-NEXT:    v_mov_b32_e32 v32, v8
; GFX9-NEXT:    v_mov_b32_e32 v38, v6
; GFX9-NEXT:    v_mov_b32_e32 v35, v4
; GFX9-NEXT:    v_mov_b32_e32 v33, v2
; GFX9-NEXT:    v_mov_b32_e32 v36, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v54, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v42, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v53, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v55, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_mov_b32_e32 v37, v14
; GFX9-NEXT:    v_mov_b32_e32 v34, v12
; GFX9-NEXT:    v_lshlrev_b16_e32 v48, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v39, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v50, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v49, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v29, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v44, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v45, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v27, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v46, 8, v8
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v47, 8, v10
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB25_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v36, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    s_mov_b32 s6, 0x5040100
; GFX9-NEXT:    v_perm_b32 v0, v1, v0, s6
; GFX9-NEXT:    v_or_b32_sdwa v1, v35, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v1, v2, v1, s6
; GFX9-NEXT:    v_or_b32_sdwa v2, v32, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v31, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v2, v3, v2, s6
; GFX9-NEXT:    v_or_b32_sdwa v3, v34, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v37, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v3, v4, v3, s6
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v4, v5, v4, s6
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v5, v6, v5, s6
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v6, v7, v6, s6
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v7, v8, v7, s6
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v55, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v53, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v8, v9, v8, s6
; GFX9-NEXT:    v_or_b32_sdwa v9, v42, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v54, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v9, v10, v9, s6
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr45
; GFX9-NEXT:    ; implicit-def: $vgpr44
; GFX9-NEXT:    ; implicit-def: $vgpr47
; GFX9-NEXT:    ; implicit-def: $vgpr46
; GFX9-NEXT:  .LBB25_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB25_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    s_waitcnt vmcnt(2)
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v42
; GFX9-NEXT:    v_or_b32_sdwa v0, v47, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v54
; GFX9-NEXT:    v_or_b32_sdwa v0, v46, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v10, 0x300, v0
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v55
; GFX9-NEXT:    v_or_b32_sdwa v0, v45, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v53
; GFX9-NEXT:    v_or_b32_sdwa v0, v44, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v11, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v28
; GFX9-NEXT:    v_or_b32_sdwa v0, v29, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v12, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v24
; GFX9-NEXT:    v_or_b32_sdwa v0, v25, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v13, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v20
; GFX9-NEXT:    v_or_b32_sdwa v0, v21, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v14, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v16
; GFX9-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v0, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v15, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v0, v41, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v37
; GFX9-NEXT:    v_or_b32_sdwa v0, v40, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v16, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v52, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_or_b32_sdwa v0, v51, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v17, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v35
; GFX9-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v0, v49, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v18, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v36
; GFX9-NEXT:    v_add_u16_e32 v19, 3, v33
; GFX9-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v19, v39, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v19, 0x300, v19
; GFX9-NEXT:    s_mov_b32 s6, 0x5040100
; GFX9-NEXT:    v_perm_b32 v0, v19, v0, s6
; GFX9-NEXT:    v_perm_b32 v1, v18, v1, s6
; GFX9-NEXT:    v_perm_b32 v2, v17, v2, s6
; GFX9-NEXT:    v_perm_b32 v3, v16, v3, s6
; GFX9-NEXT:    v_perm_b32 v4, v15, v4, s6
; GFX9-NEXT:    v_perm_b32 v5, v14, v5, s6
; GFX9-NEXT:    v_perm_b32 v6, v13, v6, s6
; GFX9-NEXT:    v_perm_b32 v7, v12, v7, s6
; GFX9-NEXT:    v_perm_b32 v8, v11, v8, s6
; GFX9-NEXT:    v_perm_b32 v9, v10, v9, s6
; GFX9-NEXT:  .LBB25_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v33, v10 :: v_dual_mov_b32 v34, v8
; GFX11-NEXT:    v_dual_mov_b32 v38, v6 :: v_dual_mov_b32 v35, v4
; GFX11-NEXT:    v_dual_mov_b32 v37, v2 :: v_dual_mov_b32 v36, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v10, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v66, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v68, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v65, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v67, off, s32 offset:4
; GFX11-NEXT:    v_dual_mov_b32 v31, v14 :: v_dual_mov_b32 v32, v12
; GFX11-NEXT:    v_lshlrev_b16 v48, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v49, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v50, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v69, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v70, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v71, 8, v10
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB25_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB25_4
; GFX11-NEXT:  .LBB25_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB25_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v36
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v48
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v49
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v51
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v50
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v55
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v39
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v53
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v52
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v54
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v17
; GFX11-NEXT:    v_perm_b32 v0, v1, v0, 0x5040100
; GFX11-NEXT:    v_perm_b32 v1, v3, v2, 0x5040100
; GFX11-NEXT:    v_perm_b32 v2, v5, v4, 0x5040100
; GFX11-NEXT:    v_perm_b32 v3, v7, v6, 0x5040100
; GFX11-NEXT:    v_perm_b32 v4, v9, v8, 0x5040100
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v67
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v65
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v68
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v66
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v21
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v19
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v64
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v25
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v69
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v23
; GFX11-NEXT:    v_or_b32_e32 v11, v11, v27
; GFX11-NEXT:    v_or_b32_e32 v12, v12, v29
; GFX11-NEXT:    v_or_b32_e32 v13, v13, v70
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v71
; GFX11-NEXT:    v_perm_b32 v5, v6, v5, 0x5040100
; GFX11-NEXT:    v_perm_b32 v6, v8, v7, 0x5040100
; GFX11-NEXT:    v_perm_b32 v7, v10, v9, 0x5040100
; GFX11-NEXT:    v_perm_b32 v8, v12, v11, 0x5040100
; GFX11-NEXT:    v_perm_b32 v9, v14, v13, 0x5040100
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr67
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr68
; GFX11-NEXT:    ; implicit-def: $vgpr66
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr69
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr70
; GFX11-NEXT:    ; implicit-def: $vgpr71
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB25_2
; GFX11-NEXT:  .LBB25_4: ; %cmp.true
; GFX11-NEXT:    s_waitcnt vmcnt(2)
; GFX11-NEXT:    v_add_nc_u16 v0, v68, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v66, 3
; GFX11-NEXT:    s_waitcnt vmcnt(1)
; GFX11-NEXT:    v_add_nc_u16 v3, v65, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v28, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v2, v67, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_or_b32_e32 v0, v70, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v71, v1
; GFX11-NEXT:    v_or_b32_e32 v3, v29, v3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)
; GFX11-NEXT:    v_or_b32_e32 v2, v27, v2
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v0
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_4)
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v0, v69, v4
; GFX11-NEXT:    v_add_nc_u16 v1, v30, 3
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v3, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v0, v26, 3
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_add_nc_u16 v2, v24, 3
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_add_nc_u16 v4, v22, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v23, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_perm_b32 v8, v11, v8, 0x5040100
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_or_b32_e32 v0, v25, v0
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v21, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v64, v2
; GFX11-NEXT:    v_add_nc_u16 v3, v18, 3
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v0, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v2
; GFX11-NEXT:    v_or_b32_e32 v2, v19, v4
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_add_nc_u16 v4, v31, 3
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v2
; GFX11-NEXT:    v_or_b32_e32 v0, v54, v0
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_or_b32_e32 v1, v53, v1
; GFX11-NEXT:    v_add_nc_u16 v2, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v16, v36, 3
; GFX11-NEXT:    v_add_nc_u16 v15, 0x300, v0
; GFX11-NEXT:    v_or_b32_e32 v0, v17, v3
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v52, v4
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v17, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v18, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v19, v33, 3
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v17, 0xff, v17
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; GFX11-NEXT:    v_or_b32_e32 v2, v55, v2
; GFX11-NEXT:    v_or_b32_e32 v4, v51, v4
; GFX11-NEXT:    v_or_b32_e32 v16, v48, v16
; GFX11-NEXT:    v_or_b32_e32 v17, v49, v17
; GFX11-NEXT:    v_or_b32_e32 v18, v50, v18
; GFX11-NEXT:    v_or_b32_e32 v19, v39, v19
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v16, 0x300, v16
; GFX11-NEXT:    v_add_nc_u16 v17, 0x300, v17
; GFX11-NEXT:    v_add_nc_u16 v18, 0x300, v18
; GFX11-NEXT:    v_add_nc_u16 v19, 0x300, v19
; GFX11-NEXT:    v_add_nc_u16 v20, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v21, 0x300, v0
; GFX11-NEXT:    v_perm_b32 v0, v17, v16, 0x5040100
; GFX11-NEXT:    v_perm_b32 v1, v18, v4, 0x5040100
; GFX11-NEXT:    v_perm_b32 v2, v19, v2, 0x5040100
; GFX11-NEXT:    v_perm_b32 v3, v20, v3, 0x5040100
; GFX11-NEXT:    v_perm_b32 v4, v21, v15, 0x5040100
; GFX11-NEXT:    v_perm_b32 v5, v14, v5, 0x5040100
; GFX11-NEXT:    v_perm_b32 v6, v13, v6, 0x5040100
; GFX11-NEXT:    v_perm_b32 v7, v12, v7, 0x5040100
; GFX11-NEXT:    v_perm_b32 v9, v10, v9, 0x5040100
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <5 x double> @bitcast_v20i16_to_v5f64(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v28, v14
; GCN-NEXT:    v_mov_b32_e32 v27, v12
; GCN-NEXT:    v_mov_b32_e32 v26, v10
; GCN-NEXT:    v_mov_b32_e32 v21, v8
; GCN-NEXT:    v_mov_b32_e32 v22, v6
; GCN-NEXT:    v_mov_b32_e32 v23, v4
; GCN-NEXT:    v_mov_b32_e32 v24, v2
; GCN-NEXT:    v_mov_b32_e32 v25, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 16, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 16, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 16, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB26_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB26_4
; GCN-NEXT:  .LBB26_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB26_3: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v25
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v24
; GCN-NEXT:    v_or_b32_e32 v0, v0, v34
; GCN-NEXT:    v_or_b32_e32 v1, v1, v35
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v23
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v22
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v21
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v26
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v27
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v28
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v2, v2, v20
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_or_b32_e32 v4, v4, v30
; GCN-NEXT:    v_or_b32_e32 v5, v5, v31
; GCN-NEXT:    v_or_b32_e32 v6, v6, v32
; GCN-NEXT:    v_or_b32_e32 v7, v7, v33
; GCN-NEXT:    v_or_b32_e32 v8, v8, v17
; GCN-NEXT:    v_or_b32_e32 v9, v9, v19
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB26_2
; GCN-NEXT:  .LBB26_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v25
; GCN-NEXT:    s_mov_b32 s6, 0x30000
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v21
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v27
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v0, v34, v0
; GCN-NEXT:    v_or_b32_e32 v1, v35, v1
; GCN-NEXT:    v_or_b32_e32 v2, v20, v2
; GCN-NEXT:    v_or_b32_e32 v3, v29, v3
; GCN-NEXT:    v_or_b32_e32 v4, v30, v4
; GCN-NEXT:    v_or_b32_e32 v5, v31, v5
; GCN-NEXT:    v_or_b32_e32 v6, v32, v6
; GCN-NEXT:    v_or_b32_e32 v7, v33, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v19, v9
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x30000, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s6, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s6, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s6, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v9
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB26_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 3
; VI-NEXT:    v_add_u16_e32 v10, 3, v9
; VI-NEXT:    v_add_u16_sdwa v9, v9, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:    v_add_u16_e32 v10, 3, v8
; VI-NEXT:    v_add_u16_sdwa v8, v8, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v10, v8
; VI-NEXT:    v_add_u16_e32 v10, 3, v7
; VI-NEXT:    v_add_u16_sdwa v7, v7, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v10, v7
; VI-NEXT:    v_add_u16_e32 v10, 3, v6
; VI-NEXT:    v_add_u16_sdwa v6, v6, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v10, v6
; VI-NEXT:    v_add_u16_e32 v10, 3, v5
; VI-NEXT:    v_add_u16_sdwa v5, v5, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v10, v5
; VI-NEXT:    v_add_u16_e32 v10, 3, v4
; VI-NEXT:    v_add_u16_sdwa v4, v4, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v10, v4
; VI-NEXT:    v_add_u16_e32 v10, 3, v3
; VI-NEXT:    v_add_u16_sdwa v3, v3, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v10, v3
; VI-NEXT:    v_add_u16_e32 v10, 3, v2
; VI-NEXT:    v_add_u16_sdwa v2, v2, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v10, v2
; VI-NEXT:    v_add_u16_e32 v10, 3, v1
; VI-NEXT:    v_add_u16_sdwa v1, v1, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v10, v1
; VI-NEXT:    v_add_u16_e32 v10, 3, v0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v10, v0
; VI-NEXT:  .LBB26_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB26_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB26_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB26_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX11-NEXT:  .LBB26_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define <20 x i16> @bitcast_v5f64_to_v20i16(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v28, v9
; GCN-NEXT:    v_mov_b32_e32 v27, v8
; GCN-NEXT:    v_mov_b32_e32 v26, v7
; GCN-NEXT:    v_mov_b32_e32 v25, v6
; GCN-NEXT:    v_mov_b32_e32 v24, v5
; GCN-NEXT:    v_mov_b32_e32 v23, v4
; GCN-NEXT:    v_mov_b32_e32 v22, v3
; GCN-NEXT:    v_mov_b32_e32 v21, v2
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB27_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v17, v28, v27, 16
; GCN-NEXT:    v_alignbit_b32 v13, v26, v25, 16
; GCN-NEXT:    v_alignbit_b32 v9, v24, v23, 16
; GCN-NEXT:    v_alignbit_b32 v5, v22, v21, 16
; GCN-NEXT:    v_alignbit_b32 v20, v1, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v26
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v24
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v22
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v1
; GCN-NEXT:  .LBB27_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB27_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GCN-NEXT:    v_add_f64 v[21:22], v[21:22], 1.0
; GCN-NEXT:    v_add_f64 v[23:24], v[23:24], 1.0
; GCN-NEXT:    v_add_f64 v[25:26], v[25:26], 1.0
; GCN-NEXT:    v_add_f64 v[27:28], v[27:28], 1.0
; GCN-NEXT:    v_alignbit_b32 v17, v28, v27, 16
; GCN-NEXT:    v_alignbit_b32 v13, v26, v25, 16
; GCN-NEXT:    v_alignbit_b32 v9, v24, v23, 16
; GCN-NEXT:    v_alignbit_b32 v5, v22, v21, 16
; GCN-NEXT:    v_alignbit_b32 v20, v1, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v26
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v24
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v22
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v1
; GCN-NEXT:  .LBB27_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v2, v1
; GCN-NEXT:    v_mov_b32_e32 v4, v21
; GCN-NEXT:    v_mov_b32_e32 v6, v22
; GCN-NEXT:    v_mov_b32_e32 v8, v23
; GCN-NEXT:    v_mov_b32_e32 v10, v24
; GCN-NEXT:    v_mov_b32_e32 v12, v25
; GCN-NEXT:    v_mov_b32_e32 v14, v26
; GCN-NEXT:    v_mov_b32_e32 v16, v27
; GCN-NEXT:    v_mov_b32_e32 v18, v28
; GCN-NEXT:    v_mov_b32_e32 v1, v20
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB27_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; VI-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; VI-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; VI-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; VI-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; VI-NEXT:  .LBB27_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB27_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX9-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX9-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX9-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX9-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX9-NEXT:  .LBB27_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB27_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX11-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX11-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX11-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX11-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX11-NEXT:  .LBB27_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <5 x i64> @bitcast_v20i16_to_v5i64(<20 x i16> %a, i32 %b) {
; GCN-LABEL: bitcast_v20i16_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v28, v14
; GCN-NEXT:    v_mov_b32_e32 v27, v12
; GCN-NEXT:    v_mov_b32_e32 v26, v10
; GCN-NEXT:    v_mov_b32_e32 v21, v8
; GCN-NEXT:    v_mov_b32_e32 v22, v6
; GCN-NEXT:    v_mov_b32_e32 v23, v4
; GCN-NEXT:    v_mov_b32_e32 v24, v2
; GCN-NEXT:    v_mov_b32_e32 v25, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 16, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 16, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 16, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB28_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB28_4
; GCN-NEXT:  .LBB28_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB28_3: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v25
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v24
; GCN-NEXT:    v_or_b32_e32 v0, v0, v34
; GCN-NEXT:    v_or_b32_e32 v1, v1, v35
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v23
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v22
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v21
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v26
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v27
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v28
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v2, v2, v20
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_or_b32_e32 v4, v4, v30
; GCN-NEXT:    v_or_b32_e32 v5, v5, v31
; GCN-NEXT:    v_or_b32_e32 v6, v6, v32
; GCN-NEXT:    v_or_b32_e32 v7, v7, v33
; GCN-NEXT:    v_or_b32_e32 v8, v8, v17
; GCN-NEXT:    v_or_b32_e32 v9, v9, v19
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB28_2
; GCN-NEXT:  .LBB28_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v25
; GCN-NEXT:    s_mov_b32 s6, 0x30000
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v23
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v21
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v27
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v0, v34, v0
; GCN-NEXT:    v_or_b32_e32 v1, v35, v1
; GCN-NEXT:    v_or_b32_e32 v2, v20, v2
; GCN-NEXT:    v_or_b32_e32 v3, v29, v3
; GCN-NEXT:    v_or_b32_e32 v4, v30, v4
; GCN-NEXT:    v_or_b32_e32 v5, v31, v5
; GCN-NEXT:    v_or_b32_e32 v6, v32, v6
; GCN-NEXT:    v_or_b32_e32 v7, v33, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v19, v9
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x30000, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s6, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s6, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s6, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v9
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20i16_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB28_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 3
; VI-NEXT:    v_add_u16_e32 v10, 3, v9
; VI-NEXT:    v_add_u16_sdwa v9, v9, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:    v_add_u16_e32 v10, 3, v8
; VI-NEXT:    v_add_u16_sdwa v8, v8, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v10, v8
; VI-NEXT:    v_add_u16_e32 v10, 3, v7
; VI-NEXT:    v_add_u16_sdwa v7, v7, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v10, v7
; VI-NEXT:    v_add_u16_e32 v10, 3, v6
; VI-NEXT:    v_add_u16_sdwa v6, v6, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v10, v6
; VI-NEXT:    v_add_u16_e32 v10, 3, v5
; VI-NEXT:    v_add_u16_sdwa v5, v5, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v10, v5
; VI-NEXT:    v_add_u16_e32 v10, 3, v4
; VI-NEXT:    v_add_u16_sdwa v4, v4, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v10, v4
; VI-NEXT:    v_add_u16_e32 v10, 3, v3
; VI-NEXT:    v_add_u16_sdwa v3, v3, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v10, v3
; VI-NEXT:    v_add_u16_e32 v10, 3, v2
; VI-NEXT:    v_add_u16_sdwa v2, v2, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v10, v2
; VI-NEXT:    v_add_u16_e32 v10, 3, v1
; VI-NEXT:    v_add_u16_sdwa v1, v1, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v10, v1
; VI-NEXT:    v_add_u16_e32 v10, 3, v0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v10, v0
; VI-NEXT:  .LBB28_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20i16_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB28_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB28_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20i16_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB28_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_u16 v9, v9, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v8, v8, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v7, v7, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v6, v6, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v5, v5, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v4, v4, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v3, v3, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v2, v2, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v1, v1, 3 op_sel_hi:[1,0]
; GFX11-NEXT:    v_pk_add_u16 v0, v0, 3 op_sel_hi:[1,0]
; GFX11-NEXT:  .LBB28_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <20 x i16> @bitcast_v5i64_to_v20i16(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v20i16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v18, v9
; GCN-NEXT:    v_mov_b32_e32 v16, v8
; GCN-NEXT:    v_mov_b32_e32 v14, v7
; GCN-NEXT:    v_mov_b32_e32 v12, v6
; GCN-NEXT:    v_mov_b32_e32 v20, v5
; GCN-NEXT:    v_mov_b32_e32 v8, v4
; GCN-NEXT:    v_mov_b32_e32 v6, v3
; GCN-NEXT:    v_mov_b32_e32 v4, v2
; GCN-NEXT:    v_mov_b32_e32 v2, v1
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB29_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB29_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB29_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_addc_u32_e32 v2, vcc, 0, v2, vcc
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_addc_u32_e32 v6, vcc, 0, v6, vcc
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_addc_u32_e32 v20, vcc, 0, v20, vcc
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v12
; GCN-NEXT:    v_addc_u32_e32 v14, vcc, 0, v14, vcc
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v16
; GCN-NEXT:    v_addc_u32_e32 v18, vcc, 0, v18, vcc
; GCN-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; GCN-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; GCN-NEXT:    v_alignbit_b32 v9, v20, v8, 16
; GCN-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; GCN-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v20
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; GCN-NEXT:  .LBB29_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v10, v20
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v20i16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB29_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; VI-NEXT:  .LBB29_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v20i16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB29_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v8, vcc, 3, v8
; GFX9-NEXT:    v_addc_co_u32_e32 v9, vcc, 0, v9, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v6, vcc, 3, v6
; GFX9-NEXT:    v_addc_co_u32_e32 v7, vcc, 0, v7, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v4, vcc, 3, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v5, vcc, 0, v5, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, 3, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, 0, v3, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, 3, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, 0, v1, vcc
; GFX9-NEXT:  .LBB29_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v20i16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB29_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v8, vcc_lo, v8, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v9, null, 0, v9, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v6, vcc_lo, v6, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v7, null, 0, v7, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v4, vcc_lo, v4, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v5, null, 0, v5, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v2, vcc_lo, v2, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v3, null, 0, v3, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v0, vcc_lo, v0, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v1, null, 0, v1, vcc_lo
; GFX11-NEXT:  .LBB29_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define <40 x i8> @bitcast_v20f16_to_v40i8(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:28 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:24 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:20 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:16 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:12 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:8 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:4 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 ; 4-byte Folded Spill
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v21
; GCN-NEXT:    v_cvt_f16_f32_e32 v55, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v50, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v49, v3
; GCN-NEXT:    s_waitcnt expcnt(6)
; GCN-NEXT:    v_cvt_f16_f32_e32 v41, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v52, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v51, v7
; GCN-NEXT:    s_waitcnt expcnt(4)
; GCN-NEXT:    v_cvt_f16_f32_e32 v43, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v54, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v53, v11
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    v_cvt_f16_f32_e32 v46, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v42, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v40, v15
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    v_cvt_f16_f32_e32 v47, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v45, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v44, v19
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB30_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v55
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v41
; GCN-NEXT:    v_lshlrev_b32_e32 v10, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v43
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v46
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 16, v47
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v1
; GCN-NEXT:    v_bfe_u32 v14, v21, 8, 8
; GCN-NEXT:    v_bfe_u32 v11, v4, 8, 8
; GCN-NEXT:    v_bfe_u32 v8, v3, 8, 8
; GCN-NEXT:    v_bfe_u32 v5, v2, 8, 8
; GCN-NEXT:    v_or_b32_e32 v29, v50, v6
; GCN-NEXT:    v_or_b32_e32 v27, v49, v7
; GCN-NEXT:    v_or_b32_e32 v20, v52, v9
; GCN-NEXT:    v_or_b32_e32 v17, v51, v10
; GCN-NEXT:    v_or_b32_e32 v13, v54, v12
; GCN-NEXT:    v_or_b32_e32 v12, v53, v15
; GCN-NEXT:    v_or_b32_e32 v10, v42, v16
; GCN-NEXT:    v_or_b32_e32 v9, v40, v18
; GCN-NEXT:    v_or_b32_e32 v7, v45, v19
; GCN-NEXT:    v_or_b32_e32 v6, v44, v22
; GCN-NEXT:    v_alignbit_b32 v34, v27, v29, 24
; GCN-NEXT:    v_alignbit_b32 v36, v27, v29, 16
; GCN-NEXT:    v_alignbit_b32 v38, v27, v29, 8
; GCN-NEXT:    v_alignbit_b32 v32, v17, v20, 24
; GCN-NEXT:    v_alignbit_b32 v33, v17, v20, 16
; GCN-NEXT:    v_alignbit_b32 v35, v17, v20, 8
; GCN-NEXT:    v_alignbit_b32 v26, v12, v13, 24
; GCN-NEXT:    v_alignbit_b32 v28, v12, v13, 16
; GCN-NEXT:    v_alignbit_b32 v31, v12, v13, 8
; GCN-NEXT:    v_alignbit_b32 v19, v9, v10, 24
; GCN-NEXT:    v_alignbit_b32 v24, v9, v10, 16
; GCN-NEXT:    v_alignbit_b32 v25, v9, v10, 8
; GCN-NEXT:    v_alignbit_b32 v15, v6, v7, 24
; GCN-NEXT:    v_alignbit_b32 v16, v6, v7, 16
; GCN-NEXT:    v_alignbit_b32 v18, v6, v7, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 8, v17
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v12
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 8, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v23, 8, v6
; GCN-NEXT:    v_bfe_u32 v22, v1, 8, 8
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:  .LBB30_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB30_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v47
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v45
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v44
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v46
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v42
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v40
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v43
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v54
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v53
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v41
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v52
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v51
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v55
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v50
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v20, v49
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v18, 0x38000000, v18
; GCN-NEXT:    v_add_f32_e32 v19, 0x38000000, v19
; GCN-NEXT:    v_add_f32_e32 v20, 0x38000000, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v22, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v23, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v24, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v18, v18
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 16, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 16, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 16, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 16, v21
; GCN-NEXT:    v_bfe_u32 v14, v21, 8, 8
; GCN-NEXT:    v_bfe_u32 v11, v4, 8, 8
; GCN-NEXT:    v_bfe_u32 v8, v3, 8, 8
; GCN-NEXT:    v_bfe_u32 v5, v2, 8, 8
; GCN-NEXT:    v_or_b32_e32 v7, v6, v13
; GCN-NEXT:    v_or_b32_e32 v6, v22, v17
; GCN-NEXT:    v_or_b32_e32 v10, v9, v20
; GCN-NEXT:    v_or_b32_e32 v9, v23, v25
; GCN-NEXT:    v_or_b32_e32 v13, v12, v26
; GCN-NEXT:    v_or_b32_e32 v12, v24, v27
; GCN-NEXT:    v_or_b32_e32 v20, v15, v28
; GCN-NEXT:    v_or_b32_e32 v17, v16, v29
; GCN-NEXT:    v_or_b32_e32 v29, v18, v30
; GCN-NEXT:    v_or_b32_e32 v27, v19, v31
; GCN-NEXT:    v_alignbit_b32 v34, v27, v29, 24
; GCN-NEXT:    v_alignbit_b32 v36, v27, v29, 16
; GCN-NEXT:    v_alignbit_b32 v38, v27, v29, 8
; GCN-NEXT:    v_alignbit_b32 v32, v17, v20, 24
; GCN-NEXT:    v_alignbit_b32 v33, v17, v20, 16
; GCN-NEXT:    v_alignbit_b32 v35, v17, v20, 8
; GCN-NEXT:    v_alignbit_b32 v26, v12, v13, 24
; GCN-NEXT:    v_alignbit_b32 v28, v12, v13, 16
; GCN-NEXT:    v_alignbit_b32 v31, v12, v13, 8
; GCN-NEXT:    v_alignbit_b32 v19, v9, v10, 24
; GCN-NEXT:    v_alignbit_b32 v24, v9, v10, 16
; GCN-NEXT:    v_alignbit_b32 v25, v9, v10, 8
; GCN-NEXT:    v_alignbit_b32 v15, v6, v7, 24
; GCN-NEXT:    v_alignbit_b32 v16, v6, v7, 16
; GCN-NEXT:    v_alignbit_b32 v18, v6, v7, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 8, v17
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v12
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 8, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v23, 8, v6
; GCN-NEXT:    v_bfe_u32 v22, v1, 8, 8
; GCN-NEXT:  .LBB30_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v29, 0xff, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 8, v38
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 24, v34
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 24, v14
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v50, 0xff, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; GCN-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 24, v32
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 8, v39
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 12, v0
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; GCN-NEXT:    v_and_b32_e32 v28, 0xff, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 24, v26
; GCN-NEXT:    v_add_i32_e32 v52, vcc, 16, v0
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v37
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 24, v8
; GCN-NEXT:    v_add_i32_e32 v53, vcc, 20, v0
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 24, v19
; GCN-NEXT:    v_add_i32_e32 v54, vcc, 24, v0
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 8, v30
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 24, v5
; GCN-NEXT:    v_add_i32_e32 v55, vcc, 28, v0
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 8, v18
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 24, v15
; GCN-NEXT:    v_add_i32_e32 v40, vcc, 32, v0
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 24, v22
; GCN-NEXT:    v_add_i32_e32 v41, vcc, 36, v0
; GCN-NEXT:    v_or_b32_e32 v29, v29, v38
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 16, v36
; GCN-NEXT:    v_or_b32_e32 v27, v27, v48
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; GCN-NEXT:    v_or_b32_e32 v35, v50, v35
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v33
; GCN-NEXT:    v_or_b32_e32 v17, v17, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; GCN-NEXT:    v_or_b32_e32 v13, v13, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 16, v28
; GCN-NEXT:    v_or_b32_e32 v12, v12, v37
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v10, v10, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v24, 16, v24
; GCN-NEXT:    v_or_b32_e32 v9, v9, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_or_b32_e32 v7, v7, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GCN-NEXT:    v_or_b32_e32 v6, v6, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v29
; GCN-NEXT:    v_or_b32_e32 v23, v34, v36
; GCN-NEXT:    v_and_b32_e32 v25, 0xffff, v27
; GCN-NEXT:    v_or_b32_e32 v21, v49, v21
; GCN-NEXT:    v_and_b32_e32 v27, 0xffff, v35
; GCN-NEXT:    v_or_b32_e32 v29, v32, v33
; GCN-NEXT:    v_and_b32_e32 v17, 0xffff, v17
; GCN-NEXT:    v_or_b32_e32 v4, v11, v4
; GCN-NEXT:    v_and_b32_e32 v11, 0xffff, v13
; GCN-NEXT:    v_or_b32_e32 v13, v26, v28
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_or_b32_e32 v3, v8, v3
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v10, v19, v24
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v2, v5, v2
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v7, v15, v16
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v1, v22, v1
; GCN-NEXT:    v_or_b32_e32 v15, v18, v23
; GCN-NEXT:    v_or_b32_e32 v16, v25, v21
; GCN-NEXT:    v_or_b32_e32 v18, v27, v29
; GCN-NEXT:    v_or_b32_e32 v4, v17, v4
; GCN-NEXT:    v_or_b32_e32 v11, v11, v13
; GCN-NEXT:    v_or_b32_e32 v3, v12, v3
; GCN-NEXT:    v_or_b32_e32 v8, v8, v10
; GCN-NEXT:    v_or_b32_e32 v2, v9, v2
; GCN-NEXT:    v_or_b32_e32 v5, v5, v7
; GCN-NEXT:    v_or_b32_e32 v1, v6, v1
; GCN-NEXT:    buffer_store_dword v15, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v16, v14, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v18, v20, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v4, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v11, v52, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v3, v53, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v54, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v2, v55, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v40, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v1, v41, s[0:3], 0 offen
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:4 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:8 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:12 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:16 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:20 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:24 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:28 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    v_lshrrev_b32_e32 v17, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v22, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v19, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v24, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v26, 16, v1
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB30_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v29, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v27, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v35, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v33, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v38, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v37, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v48, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB30_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB30_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v11, 0x200
; VI-NEXT:    v_add_f16_sdwa v23, v2, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v23
; VI-NEXT:    v_add_f16_e32 v2, 0x200, v2
; VI-NEXT:    v_add_f16_sdwa v26, v1, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v39, v2, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v26
; VI-NEXT:    v_add_f16_e32 v1, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v21, v4, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v38, v1, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v21
; VI-NEXT:    v_add_f16_e32 v4, 0x200, v4
; VI-NEXT:    v_add_f16_sdwa v25, v3, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v36, v4, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v25
; VI-NEXT:    v_add_f16_e32 v3, 0x200, v3
; VI-NEXT:    v_add_f16_sdwa v19, v6, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v35, v3, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v19
; VI-NEXT:    v_add_f16_e32 v6, 0x200, v6
; VI-NEXT:    v_add_f16_sdwa v24, v5, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v33, v6, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v24
; VI-NEXT:    v_add_f16_e32 v5, 0x200, v5
; VI-NEXT:    v_add_f16_sdwa v18, v8, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v32, v5, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v18
; VI-NEXT:    v_add_f16_e32 v8, 0x200, v8
; VI-NEXT:    v_add_f16_sdwa v22, v7, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v30, v8, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v22
; VI-NEXT:    v_add_f16_e32 v7, 0x200, v7
; VI-NEXT:    v_add_f16_sdwa v17, v10, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_sdwa v20, v9, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v29, v7, v12
; VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v17
; VI-NEXT:    v_add_f16_e32 v10, 0x200, v10
; VI-NEXT:    v_lshlrev_b32_e32 v11, 16, v20
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v49, v10, v12
; VI-NEXT:    v_or_b32_e32 v48, v9, v11
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[48:49]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[29:30]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[32:33]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[35:36]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[38:39]
; VI-NEXT:    v_lshrrev_b32_e32 v27, 8, v49
; VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v48
; VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v30
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v29
; VI-NEXT:    v_lshrrev_b32_e32 v33, 8, v33
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v32
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v36
; VI-NEXT:    v_lshrrev_b32_e32 v37, 8, v35
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v39
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v38
; VI-NEXT:    v_bfe_u32 v29, v17, 8, 8
; VI-NEXT:    v_bfe_u32 v32, v18, 8, 8
; VI-NEXT:    v_bfe_u32 v35, v19, 8, 8
; VI-NEXT:    v_bfe_u32 v38, v21, 8, 8
; VI-NEXT:    v_bfe_u32 v48, v23, 8, 8
; VI-NEXT:  .LBB30_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; VI-NEXT:    v_or_b32_sdwa v15, v26, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v48
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v37
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v38
; VI-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v21, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v24, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v33
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v35
; VI-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v19, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v22, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v30
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; VI-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v28
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v29
; VI-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v17, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB30_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB30_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB30_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v10, v10, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB30_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB30_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB30_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB30_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v10, 0x200, v10 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB30_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <20 x half> @bitcast_v40i8_to_v20f16(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:84 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:80 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:76 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v57, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v58, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v59, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_load_dword v31, off, s[0:3], s32 offset:32
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v59, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v32, off, s[0:3], s32 offset:24
; GCN-NEXT:    buffer_load_dword v58, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v33, off, s[0:3], s32 offset:16
; GCN-NEXT:    buffer_load_dword v57, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v34, off, s[0:3], s32 offset:8
; GCN-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v35, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 8, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 8, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 8, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v54, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v55, 8, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v40, 8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v41, 8, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v42, 8, v29
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v43
; GCN-NEXT:    v_lshlrev_b32_e32 v43, 8, v35
; GCN-NEXT:    v_lshlrev_b32_e32 v44, 8, v34
; GCN-NEXT:    v_lshlrev_b32_e32 v45, 8, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v46, 8, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v47, 8, v31
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB31_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v56
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v57
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v58
; GCN-NEXT:    v_and_b32_e32 v19, 0xff, v59
; GCN-NEXT:    v_or_b32_e32 v0, v0, v36
; GCN-NEXT:    v_or_b32_e32 v1, v1, v37
; GCN-NEXT:    v_or_b32_e32 v2, v2, v38
; GCN-NEXT:    v_or_b32_e32 v3, v3, v39
; GCN-NEXT:    v_or_b32_e32 v4, v4, v48
; GCN-NEXT:    v_or_b32_e32 v5, v5, v49
; GCN-NEXT:    v_or_b32_e32 v6, v6, v50
; GCN-NEXT:    v_or_b32_e32 v7, v7, v51
; GCN-NEXT:    v_or_b32_e32 v8, v8, v52
; GCN-NEXT:    v_or_b32_e32 v9, v9, v53
; GCN-NEXT:    v_or_b32_e32 v10, v10, v54
; GCN-NEXT:    v_or_b32_e32 v11, v11, v55
; GCN-NEXT:    v_or_b32_e32 v12, v12, v40
; GCN-NEXT:    v_or_b32_e32 v13, v13, v41
; GCN-NEXT:    v_or_b32_e32 v14, v14, v42
; GCN-NEXT:    v_or_b32_e32 v15, v15, v43
; GCN-NEXT:    v_or_b32_e32 v16, v16, v44
; GCN-NEXT:    v_or_b32_e32 v17, v17, v45
; GCN-NEXT:    v_or_b32_e32 v18, v18, v46
; GCN-NEXT:    v_or_b32_e32 v19, v19, v47
; GCN-NEXT:    v_cvt_f32_f16_e32 v31, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v23, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v35, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v27, v6
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v33, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v21, v10
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v25, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v29, v14
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v32, v16
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v34, v18
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr56
; GCN-NEXT:    ; implicit-def: $vgpr57
; GCN-NEXT:    ; implicit-def: $vgpr58
; GCN-NEXT:    ; implicit-def: $vgpr59
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:  .LBB31_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB31_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v59
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v58
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v57
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v56
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v17, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v19, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v14
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v12
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v10
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_and_b32_e32 v17, 0xff, v17
; GCN-NEXT:    v_and_b32_e32 v19, 0xff, v19
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_or_b32_e32 v1, v47, v1
; GCN-NEXT:    v_or_b32_e32 v3, v46, v3
; GCN-NEXT:    v_or_b32_e32 v5, v45, v5
; GCN-NEXT:    v_or_b32_e32 v7, v44, v7
; GCN-NEXT:    v_or_b32_e32 v9, v43, v9
; GCN-NEXT:    v_or_b32_e32 v11, v42, v11
; GCN-NEXT:    v_or_b32_e32 v13, v41, v13
; GCN-NEXT:    v_or_b32_e32 v15, v40, v15
; GCN-NEXT:    v_or_b32_e32 v17, v55, v17
; GCN-NEXT:    v_or_b32_e32 v19, v54, v19
; GCN-NEXT:    v_or_b32_e32 v18, v53, v18
; GCN-NEXT:    v_or_b32_e32 v16, v52, v16
; GCN-NEXT:    v_or_b32_e32 v14, v51, v14
; GCN-NEXT:    v_or_b32_e32 v12, v50, v12
; GCN-NEXT:    v_or_b32_e32 v10, v49, v10
; GCN-NEXT:    v_or_b32_e32 v8, v48, v8
; GCN-NEXT:    v_or_b32_e32 v6, v39, v6
; GCN-NEXT:    v_or_b32_e32 v4, v38, v4
; GCN-NEXT:    v_or_b32_e32 v2, v37, v2
; GCN-NEXT:    v_or_b32_e32 v0, v36, v0
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 0x300, v1
; GCN-NEXT:    v_add_i32_e32 v22, vcc, s6, v3
; GCN-NEXT:    v_add_i32_e32 v24, vcc, s6, v5
; GCN-NEXT:    v_add_i32_e32 v26, vcc, s6, v7
; GCN-NEXT:    v_add_i32_e32 v28, vcc, s6, v9
; GCN-NEXT:    v_add_i32_e32 v29, vcc, s6, v11
; GCN-NEXT:    v_add_i32_e32 v13, vcc, s6, v13
; GCN-NEXT:    v_add_i32_e32 v15, vcc, s6, v15
; GCN-NEXT:    v_add_i32_e32 v11, vcc, s6, v17
; GCN-NEXT:    v_add_i32_e32 v17, vcc, s6, v19
; GCN-NEXT:    v_add_i32_e32 v9, vcc, s6, v18
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v16
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s6, v14
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v12
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s6, v10
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s6, v6
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s6, v2
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s6, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v31, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v23, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v35, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v27, v12
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v33, v16
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v21, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v25, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v29, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v32, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v34, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v20
; GCN-NEXT:  .LBB31_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v0, v31
; GCN-NEXT:    v_mov_b32_e32 v2, v23
; GCN-NEXT:    v_mov_b32_e32 v4, v35
; GCN-NEXT:    v_mov_b32_e32 v6, v27
; GCN-NEXT:    v_mov_b32_e32 v8, v33
; GCN-NEXT:    v_mov_b32_e32 v10, v21
; GCN-NEXT:    v_mov_b32_e32 v12, v25
; GCN-NEXT:    v_mov_b32_e32 v14, v29
; GCN-NEXT:    v_mov_b32_e32 v16, v32
; GCN-NEXT:    v_mov_b32_e32 v18, v34
; GCN-NEXT:    buffer_load_dword v59, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v58, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v57, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:76 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:80 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:84 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v34, v10
; VI-NEXT:    v_mov_b32_e32 v33, v8
; VI-NEXT:    v_mov_b32_e32 v35, v6
; VI-NEXT:    v_mov_b32_e32 v38, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v36, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v55, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v54, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v53, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v51, off, s[0:3], s32 offset:4
; VI-NEXT:    v_mov_b32_e32 v31, v14
; VI-NEXT:    v_mov_b32_e32 v37, v12
; VI-NEXT:    v_lshlrev_b16_e32 v39, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v48, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v49, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v50, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v27, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v29, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v45, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v44, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v47, 8, v8
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v46, 8, v10
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB31_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v36, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v48 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v38, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v50 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v34, v40 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v37, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v31, v42 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v19 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v23 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v27 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v51, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v53, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v54, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v55, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr44
; VI-NEXT:    ; implicit-def: $vgpr45
; VI-NEXT:    ; implicit-def: $vgpr46
; VI-NEXT:    ; implicit-def: $vgpr47
; VI-NEXT:  .LBB31_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB31_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v55
; VI-NEXT:    v_or_b32_sdwa v0, v47, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v1, 0x300
; VI-NEXT:    v_add_u16_sdwa v9, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(2)
; VI-NEXT:    v_add_u16_e32 v0, 3, v54
; VI-NEXT:    v_or_b32_sdwa v10, v46, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_add_u16_e32 v0, 3, v53
; VI-NEXT:    v_or_b32_sdwa v0, v45, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v8, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v0, 3, v51
; VI-NEXT:    v_or_b32_sdwa v11, v44, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v30
; VI-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v7, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v28
; VI-NEXT:    v_or_b32_sdwa v12, v29, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v26
; VI-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v6, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v24
; VI-NEXT:    v_or_b32_sdwa v13, v25, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v22
; VI-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v5, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v20
; VI-NEXT:    v_or_b32_sdwa v14, v21, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v18
; VI-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v4, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v16
; VI-NEXT:    v_or_b32_sdwa v15, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_or_b32_sdwa v0, v42, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v3, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v37
; VI-NEXT:    v_or_b32_sdwa v16, v41, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v34
; VI-NEXT:    v_or_b32_sdwa v0, v40, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v2, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v33
; VI-NEXT:    v_or_b32_sdwa v17, v52, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v35
; VI-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v18, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v0, 3, v38
; VI-NEXT:    v_or_b32_sdwa v19, v49, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v0, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_sdwa v0, v0, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_add_u16_e32 v1, 3, v36
; VI-NEXT:    v_or_b32_sdwa v1, v39, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_or_b32_e32 v0, v1, v0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v19
; VI-NEXT:    v_add_u16_e32 v17, 0x300, v17
; VI-NEXT:    v_add_u16_e32 v16, 0x300, v16
; VI-NEXT:    v_add_u16_e32 v15, 0x300, v15
; VI-NEXT:    v_add_u16_e32 v14, 0x300, v14
; VI-NEXT:    v_add_u16_e32 v13, 0x300, v13
; VI-NEXT:    v_add_u16_e32 v12, 0x300, v12
; VI-NEXT:    v_add_u16_e32 v11, 0x300, v11
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_or_b32_e32 v1, v1, v18
; VI-NEXT:    v_or_b32_e32 v2, v17, v2
; VI-NEXT:    v_or_b32_e32 v3, v16, v3
; VI-NEXT:    v_or_b32_e32 v4, v15, v4
; VI-NEXT:    v_or_b32_e32 v5, v14, v5
; VI-NEXT:    v_or_b32_e32 v6, v13, v6
; VI-NEXT:    v_or_b32_e32 v7, v12, v7
; VI-NEXT:    v_or_b32_e32 v8, v11, v8
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB31_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v31, v10
; GFX9-NEXT:    v_mov_b32_e32 v32, v8
; GFX9-NEXT:    v_mov_b32_e32 v38, v6
; GFX9-NEXT:    v_mov_b32_e32 v35, v4
; GFX9-NEXT:    v_mov_b32_e32 v33, v2
; GFX9-NEXT:    v_mov_b32_e32 v36, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v54, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v42, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v53, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v55, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_mov_b32_e32 v37, v14
; GFX9-NEXT:    v_mov_b32_e32 v34, v12
; GFX9-NEXT:    v_lshlrev_b16_e32 v48, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v39, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v50, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v49, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v29, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v44, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v45, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v27, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v46, 8, v8
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v47, 8, v10
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB31_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v36, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    s_mov_b32 s6, 0x5040100
; GFX9-NEXT:    v_perm_b32 v0, v1, v0, s6
; GFX9-NEXT:    v_or_b32_sdwa v1, v35, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v1, v2, v1, s6
; GFX9-NEXT:    v_or_b32_sdwa v2, v32, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v31, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v2, v3, v2, s6
; GFX9-NEXT:    v_or_b32_sdwa v3, v34, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v37, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v3, v4, v3, s6
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v4, v5, v4, s6
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v5, v6, v5, s6
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v6, v7, v6, s6
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v7, v8, v7, s6
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v55, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v53, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v8, v9, v8, s6
; GFX9-NEXT:    v_or_b32_sdwa v9, v42, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v54, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_perm_b32 v9, v10, v9, s6
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr45
; GFX9-NEXT:    ; implicit-def: $vgpr44
; GFX9-NEXT:    ; implicit-def: $vgpr47
; GFX9-NEXT:    ; implicit-def: $vgpr46
; GFX9-NEXT:  .LBB31_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB31_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    s_waitcnt vmcnt(2)
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v42
; GFX9-NEXT:    v_or_b32_sdwa v0, v47, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v54
; GFX9-NEXT:    v_or_b32_sdwa v0, v46, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v10, 0x300, v0
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v55
; GFX9-NEXT:    v_or_b32_sdwa v0, v45, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v53
; GFX9-NEXT:    v_or_b32_sdwa v0, v44, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v11, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v28
; GFX9-NEXT:    v_or_b32_sdwa v0, v29, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v12, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v24
; GFX9-NEXT:    v_or_b32_sdwa v0, v25, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v13, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v20
; GFX9-NEXT:    v_or_b32_sdwa v0, v21, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v14, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v16
; GFX9-NEXT:    v_or_b32_sdwa v0, v43, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v0, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v15, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v0, v41, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v37
; GFX9-NEXT:    v_or_b32_sdwa v0, v40, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v16, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v52, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_or_b32_sdwa v0, v51, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v17, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v35
; GFX9-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v0, v49, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v18, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v36
; GFX9-NEXT:    v_add_u16_e32 v19, 3, v33
; GFX9-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v19, v39, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_e32 v19, 0x300, v19
; GFX9-NEXT:    s_mov_b32 s6, 0x5040100
; GFX9-NEXT:    v_perm_b32 v0, v19, v0, s6
; GFX9-NEXT:    v_perm_b32 v1, v18, v1, s6
; GFX9-NEXT:    v_perm_b32 v2, v17, v2, s6
; GFX9-NEXT:    v_perm_b32 v3, v16, v3, s6
; GFX9-NEXT:    v_perm_b32 v4, v15, v4, s6
; GFX9-NEXT:    v_perm_b32 v5, v14, v5, s6
; GFX9-NEXT:    v_perm_b32 v6, v13, v6, s6
; GFX9-NEXT:    v_perm_b32 v7, v12, v7, s6
; GFX9-NEXT:    v_perm_b32 v8, v11, v8, s6
; GFX9-NEXT:    v_perm_b32 v9, v10, v9, s6
; GFX9-NEXT:  .LBB31_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v33, v10 :: v_dual_mov_b32 v34, v8
; GFX11-NEXT:    v_dual_mov_b32 v38, v6 :: v_dual_mov_b32 v35, v4
; GFX11-NEXT:    v_dual_mov_b32 v37, v2 :: v_dual_mov_b32 v36, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v10, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v66, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v68, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v65, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v67, off, s32 offset:4
; GFX11-NEXT:    v_dual_mov_b32 v31, v14 :: v_dual_mov_b32 v32, v12
; GFX11-NEXT:    v_lshlrev_b16 v48, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v49, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v50, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v69, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v70, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v71, 8, v10
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB31_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB31_4
; GFX11-NEXT:  .LBB31_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB31_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v36
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v48
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v49
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v51
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v50
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v55
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v39
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v53
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v52
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v54
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v17
; GFX11-NEXT:    v_perm_b32 v0, v1, v0, 0x5040100
; GFX11-NEXT:    v_perm_b32 v1, v3, v2, 0x5040100
; GFX11-NEXT:    v_perm_b32 v2, v5, v4, 0x5040100
; GFX11-NEXT:    v_perm_b32 v3, v7, v6, 0x5040100
; GFX11-NEXT:    v_perm_b32 v4, v9, v8, 0x5040100
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v67
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v65
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v68
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v66
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v21
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v19
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v64
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v25
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v69
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v23
; GFX11-NEXT:    v_or_b32_e32 v11, v11, v27
; GFX11-NEXT:    v_or_b32_e32 v12, v12, v29
; GFX11-NEXT:    v_or_b32_e32 v13, v13, v70
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v71
; GFX11-NEXT:    v_perm_b32 v5, v6, v5, 0x5040100
; GFX11-NEXT:    v_perm_b32 v6, v8, v7, 0x5040100
; GFX11-NEXT:    v_perm_b32 v7, v10, v9, 0x5040100
; GFX11-NEXT:    v_perm_b32 v8, v12, v11, 0x5040100
; GFX11-NEXT:    v_perm_b32 v9, v14, v13, 0x5040100
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr67
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr68
; GFX11-NEXT:    ; implicit-def: $vgpr66
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr69
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr70
; GFX11-NEXT:    ; implicit-def: $vgpr71
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB31_2
; GFX11-NEXT:  .LBB31_4: ; %cmp.true
; GFX11-NEXT:    s_waitcnt vmcnt(2)
; GFX11-NEXT:    v_add_nc_u16 v0, v68, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v66, 3
; GFX11-NEXT:    s_waitcnt vmcnt(1)
; GFX11-NEXT:    v_add_nc_u16 v3, v65, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v28, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v2, v67, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_or_b32_e32 v0, v70, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v71, v1
; GFX11-NEXT:    v_or_b32_e32 v3, v29, v3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)
; GFX11-NEXT:    v_or_b32_e32 v2, v27, v2
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v0
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_4)
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v0, v69, v4
; GFX11-NEXT:    v_add_nc_u16 v1, v30, 3
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v3, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v0, v26, 3
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_add_nc_u16 v2, v24, 3
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_add_nc_u16 v4, v22, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v23, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_perm_b32 v8, v11, v8, 0x5040100
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_or_b32_e32 v0, v25, v0
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v21, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v64, v2
; GFX11-NEXT:    v_add_nc_u16 v3, v18, 3
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v0, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v2
; GFX11-NEXT:    v_or_b32_e32 v2, v19, v4
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_add_nc_u16 v4, v31, 3
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v2
; GFX11-NEXT:    v_or_b32_e32 v0, v54, v0
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_or_b32_e32 v1, v53, v1
; GFX11-NEXT:    v_add_nc_u16 v2, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v16, v36, 3
; GFX11-NEXT:    v_add_nc_u16 v15, 0x300, v0
; GFX11-NEXT:    v_or_b32_e32 v0, v17, v3
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v52, v4
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v17, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v18, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v19, v33, 3
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v17, 0xff, v17
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; GFX11-NEXT:    v_or_b32_e32 v2, v55, v2
; GFX11-NEXT:    v_or_b32_e32 v4, v51, v4
; GFX11-NEXT:    v_or_b32_e32 v16, v48, v16
; GFX11-NEXT:    v_or_b32_e32 v17, v49, v17
; GFX11-NEXT:    v_or_b32_e32 v18, v50, v18
; GFX11-NEXT:    v_or_b32_e32 v19, v39, v19
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v16, 0x300, v16
; GFX11-NEXT:    v_add_nc_u16 v17, 0x300, v17
; GFX11-NEXT:    v_add_nc_u16 v18, 0x300, v18
; GFX11-NEXT:    v_add_nc_u16 v19, 0x300, v19
; GFX11-NEXT:    v_add_nc_u16 v20, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v21, 0x300, v0
; GFX11-NEXT:    v_perm_b32 v0, v17, v16, 0x5040100
; GFX11-NEXT:    v_perm_b32 v1, v18, v4, 0x5040100
; GFX11-NEXT:    v_perm_b32 v2, v19, v2, 0x5040100
; GFX11-NEXT:    v_perm_b32 v3, v20, v3, 0x5040100
; GFX11-NEXT:    v_perm_b32 v4, v21, v15, 0x5040100
; GFX11-NEXT:    v_perm_b32 v5, v14, v5, 0x5040100
; GFX11-NEXT:    v_perm_b32 v6, v13, v6, 0x5040100
; GFX11-NEXT:    v_perm_b32 v7, v12, v7, 0x5040100
; GFX11-NEXT:    v_perm_b32 v9, v10, v9, 0x5040100
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <5 x double> @bitcast_v20f16_to_v5f64(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v36, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v35, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v34, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v33, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v32, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v29, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v31, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v27, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v30, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v25, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v28, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v23, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v26, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v24, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v20, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v22, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v18
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB32_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB32_4
; GCN-NEXT:  .LBB32_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB32_3: ; %cmp.false
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v34
; GCN-NEXT:    v_or_b32_e32 v0, v35, v0
; GCN-NEXT:    v_or_b32_e32 v1, v33, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v22
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v19
; GCN-NEXT:    v_or_b32_e32 v2, v29, v2
; GCN-NEXT:    v_or_b32_e32 v3, v27, v3
; GCN-NEXT:    v_or_b32_e32 v4, v25, v4
; GCN-NEXT:    v_or_b32_e32 v5, v23, v5
; GCN-NEXT:    v_or_b32_e32 v6, v21, v6
; GCN-NEXT:    v_or_b32_e32 v7, v20, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v16, v9
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB32_2
; GCN-NEXT:  .LBB32_4: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v36
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v35
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v34
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v33
; GCN-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v16
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_or_b32_e32 v2, v3, v2
; GCN-NEXT:    v_or_b32_e32 v3, v5, v4
; GCN-NEXT:    v_or_b32_e32 v4, v7, v6
; GCN-NEXT:    v_or_b32_e32 v5, v9, v8
; GCN-NEXT:    v_or_b32_e32 v6, v11, v10
; GCN-NEXT:    v_or_b32_e32 v7, v13, v12
; GCN-NEXT:    v_or_b32_e32 v8, v15, v14
; GCN-NEXT:    v_or_b32_e32 v9, v16, v17
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB32_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v10, 0x200
; VI-NEXT:    v_add_f16_sdwa v11, v9, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v9, v9, v11
; VI-NEXT:    v_add_f16_sdwa v11, v8, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v8, 0x200, v8
; VI-NEXT:    v_or_b32_e32 v8, v8, v11
; VI-NEXT:    v_add_f16_sdwa v11, v7, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v7, 0x200, v7
; VI-NEXT:    v_or_b32_e32 v7, v7, v11
; VI-NEXT:    v_add_f16_sdwa v11, v6, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v6, 0x200, v6
; VI-NEXT:    v_or_b32_e32 v6, v6, v11
; VI-NEXT:    v_add_f16_sdwa v11, v5, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v5, 0x200, v5
; VI-NEXT:    v_or_b32_e32 v5, v5, v11
; VI-NEXT:    v_add_f16_sdwa v11, v4, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v4, 0x200, v4
; VI-NEXT:    v_or_b32_e32 v4, v4, v11
; VI-NEXT:    v_add_f16_sdwa v11, v3, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v3, 0x200, v3
; VI-NEXT:    v_or_b32_e32 v3, v3, v11
; VI-NEXT:    v_add_f16_sdwa v11, v2, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v2, 0x200, v2
; VI-NEXT:    v_or_b32_e32 v2, v2, v11
; VI-NEXT:    v_add_f16_sdwa v11, v1, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v1, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v10, v0, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v0, 0x200, v0
; VI-NEXT:    v_or_b32_e32 v1, v1, v11
; VI-NEXT:    v_or_b32_e32 v0, v0, v10
; VI-NEXT:  .LBB32_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB32_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v0, v0, s6 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB32_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB32_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v0, 0x200, v0 op_sel_hi:[0,1]
; GFX11-NEXT:  .LBB32_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define <20 x half> @bitcast_v5f64_to_v20f16(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB33_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v9
; GCN-NEXT:    v_lshrrev_b32_e32 v13, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v7
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v26, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v27, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v29, 16, v1
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v6
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v23, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v22, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v21, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v20, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v25, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v26, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v27, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v28, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v29, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v24, v0
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:  .LBB33_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB33_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GCN-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GCN-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GCN-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GCN-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GCN-NEXT:    v_lshrrev_b32_e32 v29, 16, v0
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 16, v1
; GCN-NEXT:    v_lshrrev_b32_e32 v27, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v26, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v13, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v7
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v6
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v23, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v22, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v21, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v20, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v24, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v25, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v26, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v27, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v28, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v29, v29
; GCN-NEXT:  .LBB33_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_mov_b32_e32 v0, v24
; GCN-NEXT:    v_mov_b32_e32 v1, v29
; GCN-NEXT:    v_mov_b32_e32 v2, v20
; GCN-NEXT:    v_mov_b32_e32 v3, v28
; GCN-NEXT:    v_mov_b32_e32 v4, v21
; GCN-NEXT:    v_mov_b32_e32 v5, v27
; GCN-NEXT:    v_mov_b32_e32 v6, v22
; GCN-NEXT:    v_mov_b32_e32 v7, v26
; GCN-NEXT:    v_mov_b32_e32 v8, v23
; GCN-NEXT:    v_mov_b32_e32 v9, v25
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB33_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; VI-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; VI-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; VI-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; VI-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; VI-NEXT:  .LBB33_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB33_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX9-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX9-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX9-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX9-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX9-NEXT:  .LBB33_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB33_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX11-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX11-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX11-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX11-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX11-NEXT:  .LBB33_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <5 x i64> @bitcast_v20f16_to_v5i64(<20 x half> %a, i32 %b) {
; GCN-LABEL: bitcast_v20f16_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v20
; GCN-NEXT:    v_cvt_f16_f32_e32 v36, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v35, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v34, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v33, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v32, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v29, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v31, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v27, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v30, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v25, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v28, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v23, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v26, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v21, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v24, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v20, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v22, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v19, v19
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v18
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB34_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB34_4
; GCN-NEXT:  .LBB34_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB34_3: ; %cmp.false
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v34
; GCN-NEXT:    v_or_b32_e32 v0, v35, v0
; GCN-NEXT:    v_or_b32_e32 v1, v33, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v32
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v31
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v28
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v26
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v22
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v19
; GCN-NEXT:    v_or_b32_e32 v2, v29, v2
; GCN-NEXT:    v_or_b32_e32 v3, v27, v3
; GCN-NEXT:    v_or_b32_e32 v4, v25, v4
; GCN-NEXT:    v_or_b32_e32 v5, v23, v5
; GCN-NEXT:    v_or_b32_e32 v6, v21, v6
; GCN-NEXT:    v_or_b32_e32 v7, v20, v7
; GCN-NEXT:    v_or_b32_e32 v8, v17, v8
; GCN-NEXT:    v_or_b32_e32 v9, v16, v9
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB34_2
; GCN-NEXT:  .LBB34_4: ; %cmp.true
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v36
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v35
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v34
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v33
; GCN-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; GCN-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v0, v0
; GCN-NEXT:    v_cvt_f16_f32_e32 v1, v1
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v16
; GCN-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; GCN-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; GCN-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; GCN-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; GCN-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; GCN-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; GCN-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; GCN-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; GCN-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; GCN-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; GCN-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; GCN-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; GCN-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; GCN-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; GCN-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; GCN-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; GCN-NEXT:    v_cvt_f16_f32_e32 v2, v2
; GCN-NEXT:    v_cvt_f16_f32_e32 v3, v3
; GCN-NEXT:    v_cvt_f16_f32_e32 v4, v4
; GCN-NEXT:    v_cvt_f16_f32_e32 v5, v5
; GCN-NEXT:    v_cvt_f16_f32_e32 v6, v6
; GCN-NEXT:    v_cvt_f16_f32_e32 v7, v7
; GCN-NEXT:    v_cvt_f16_f32_e32 v8, v8
; GCN-NEXT:    v_cvt_f16_f32_e32 v9, v9
; GCN-NEXT:    v_cvt_f16_f32_e32 v10, v10
; GCN-NEXT:    v_cvt_f16_f32_e32 v11, v11
; GCN-NEXT:    v_cvt_f16_f32_e32 v12, v12
; GCN-NEXT:    v_cvt_f16_f32_e32 v13, v13
; GCN-NEXT:    v_cvt_f16_f32_e32 v14, v14
; GCN-NEXT:    v_cvt_f16_f32_e32 v15, v15
; GCN-NEXT:    v_cvt_f16_f32_e32 v17, v17
; GCN-NEXT:    v_cvt_f16_f32_e32 v16, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; GCN-NEXT:    v_or_b32_e32 v2, v3, v2
; GCN-NEXT:    v_or_b32_e32 v3, v5, v4
; GCN-NEXT:    v_or_b32_e32 v4, v7, v6
; GCN-NEXT:    v_or_b32_e32 v5, v9, v8
; GCN-NEXT:    v_or_b32_e32 v6, v11, v10
; GCN-NEXT:    v_or_b32_e32 v7, v13, v12
; GCN-NEXT:    v_or_b32_e32 v8, v15, v14
; GCN-NEXT:    v_or_b32_e32 v9, v16, v17
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v20f16_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB34_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_mov_b32_e32 v10, 0x200
; VI-NEXT:    v_add_f16_sdwa v11, v9, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v9, 0x200, v9
; VI-NEXT:    v_or_b32_e32 v9, v9, v11
; VI-NEXT:    v_add_f16_sdwa v11, v8, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v8, 0x200, v8
; VI-NEXT:    v_or_b32_e32 v8, v8, v11
; VI-NEXT:    v_add_f16_sdwa v11, v7, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v7, 0x200, v7
; VI-NEXT:    v_or_b32_e32 v7, v7, v11
; VI-NEXT:    v_add_f16_sdwa v11, v6, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v6, 0x200, v6
; VI-NEXT:    v_or_b32_e32 v6, v6, v11
; VI-NEXT:    v_add_f16_sdwa v11, v5, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v5, 0x200, v5
; VI-NEXT:    v_or_b32_e32 v5, v5, v11
; VI-NEXT:    v_add_f16_sdwa v11, v4, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v4, 0x200, v4
; VI-NEXT:    v_or_b32_e32 v4, v4, v11
; VI-NEXT:    v_add_f16_sdwa v11, v3, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v3, 0x200, v3
; VI-NEXT:    v_or_b32_e32 v3, v3, v11
; VI-NEXT:    v_add_f16_sdwa v11, v2, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v2, 0x200, v2
; VI-NEXT:    v_or_b32_e32 v2, v2, v11
; VI-NEXT:    v_add_f16_sdwa v11, v1, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v1, 0x200, v1
; VI-NEXT:    v_add_f16_sdwa v10, v0, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD
; VI-NEXT:    v_add_f16_e32 v0, 0x200, v0
; VI-NEXT:    v_or_b32_e32 v1, v1, v11
; VI-NEXT:    v_or_b32_e32 v0, v0, v10
; VI-NEXT:  .LBB34_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v20f16_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB34_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    s_movk_i32 s6, 0x200
; GFX9-NEXT:    v_pk_add_f16 v9, v9, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v8, v8, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v7, v7, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v6, v6, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v5, v5, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v4, v4, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v3, v3, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v2, v2, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v1, v1, s6 op_sel_hi:[1,0]
; GFX9-NEXT:    v_pk_add_f16 v0, v0, s6 op_sel_hi:[1,0]
; GFX9-NEXT:  .LBB34_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v20f16_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB34_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_pk_add_f16 v9, 0x200, v9 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v8, 0x200, v8 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v7, 0x200, v7 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v6, 0x200, v6 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v5, 0x200, v5 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v4, 0x200, v4 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v3, 0x200, v3 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v2, 0x200, v2 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v1, 0x200, v1 op_sel_hi:[0,1]
; GFX11-NEXT:    v_pk_add_f16 v0, 0x200, v0 op_sel_hi:[0,1]
; GFX11-NEXT:  .LBB34_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <20 x half> @bitcast_v5i64_to_v20f16(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v20f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_mov_b32_e32 v22, v9
; GCN-NEXT:    v_mov_b32_e32 v21, v8
; GCN-NEXT:    v_mov_b32_e32 v24, v7
; GCN-NEXT:    v_mov_b32_e32 v23, v6
; GCN-NEXT:    v_mov_b32_e32 v26, v5
; GCN-NEXT:    v_mov_b32_e32 v25, v4
; GCN-NEXT:    v_mov_b32_e32 v28, v3
; GCN-NEXT:    v_mov_b32_e32 v27, v2
; GCN-NEXT:    v_mov_b32_e32 v29, v1
; GCN-NEXT:    v_mov_b32_e32 v20, v0
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    ; implicit-def: $vgpr0
; GCN-NEXT:    ; implicit-def: $vgpr1
; GCN-NEXT:    ; implicit-def: $vgpr2
; GCN-NEXT:    ; implicit-def: $vgpr3
; GCN-NEXT:    ; implicit-def: $vgpr4
; GCN-NEXT:    ; implicit-def: $vgpr5
; GCN-NEXT:    ; implicit-def: $vgpr6
; GCN-NEXT:    ; implicit-def: $vgpr7
; GCN-NEXT:    ; implicit-def: $vgpr8
; GCN-NEXT:    ; implicit-def: $vgpr9
; GCN-NEXT:    ; implicit-def: $vgpr10
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB35_3
; GCN-NEXT:  ; %bb.1: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execnz .LBB35_4
; GCN-NEXT:  .LBB35_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
; GCN-NEXT:  .LBB35_3: ; %cmp.false
; GCN-NEXT:    v_lshrrev_b32_e32 v0, 16, v22
; GCN-NEXT:    v_lshrrev_b32_e32 v1, 16, v21
; GCN-NEXT:    v_lshrrev_b32_e32 v3, 16, v24
; GCN-NEXT:    v_lshrrev_b32_e32 v5, 16, v23
; GCN-NEXT:    v_lshrrev_b32_e32 v7, 16, v26
; GCN-NEXT:    v_lshrrev_b32_e32 v9, 16, v25
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v28
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 16, v27
; GCN-NEXT:    v_lshrrev_b32_e32 v32, 16, v29
; GCN-NEXT:    v_lshrrev_b32_e32 v33, 16, v20
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v26
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v25
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v28
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v27
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v29
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v30
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v31
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v32
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v33
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v20
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB35_2
; GCN-NEXT:  .LBB35_4: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v20
; GCN-NEXT:    v_addc_u32_e32 v1, vcc, 0, v29, vcc
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v27
; GCN-NEXT:    v_addc_u32_e32 v3, vcc, 0, v28, vcc
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v25
; GCN-NEXT:    v_addc_u32_e32 v5, vcc, 0, v26, vcc
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v23
; GCN-NEXT:    v_addc_u32_e32 v7, vcc, 0, v24, vcc
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v21
; GCN-NEXT:    v_addc_u32_e32 v9, vcc, 0, v22, vcc
; GCN-NEXT:    v_lshrrev_b32_e32 v20, 16, v0
; GCN-NEXT:    v_lshrrev_b32_e32 v21, 16, v1
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v23, 16, v3
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v11, 16, v5
; GCN-NEXT:    v_lshrrev_b32_e32 v13, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v15, 16, v7
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 16, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v18, v9
; GCN-NEXT:    v_cvt_f32_f16_e32 v16, v8
; GCN-NEXT:    v_cvt_f32_f16_e32 v14, v7
; GCN-NEXT:    v_cvt_f32_f16_e32 v12, v6
; GCN-NEXT:    v_cvt_f32_f16_e32 v10, v5
; GCN-NEXT:    v_cvt_f32_f16_e32 v8, v4
; GCN-NEXT:    v_cvt_f32_f16_e32 v6, v3
; GCN-NEXT:    v_cvt_f32_f16_e32 v4, v2
; GCN-NEXT:    v_cvt_f32_f16_e32 v2, v1
; GCN-NEXT:    v_cvt_f32_f16_e32 v0, v0
; GCN-NEXT:    v_cvt_f32_f16_e32 v19, v19
; GCN-NEXT:    v_cvt_f32_f16_e32 v17, v17
; GCN-NEXT:    v_cvt_f32_f16_e32 v15, v15
; GCN-NEXT:    v_cvt_f32_f16_e32 v13, v13
; GCN-NEXT:    v_cvt_f32_f16_e32 v11, v11
; GCN-NEXT:    v_cvt_f32_f16_e32 v9, v24
; GCN-NEXT:    v_cvt_f32_f16_e32 v7, v23
; GCN-NEXT:    v_cvt_f32_f16_e32 v5, v22
; GCN-NEXT:    v_cvt_f32_f16_e32 v3, v21
; GCN-NEXT:    v_cvt_f32_f16_e32 v1, v20
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v20f16:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB35_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; VI-NEXT:  .LBB35_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v20f16:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB35_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v8, vcc, 3, v8
; GFX9-NEXT:    v_addc_co_u32_e32 v9, vcc, 0, v9, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v6, vcc, 3, v6
; GFX9-NEXT:    v_addc_co_u32_e32 v7, vcc, 0, v7, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v4, vcc, 3, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v5, vcc, 0, v5, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, 3, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, 0, v3, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, 3, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, 0, v1, vcc
; GFX9-NEXT:  .LBB35_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v20f16:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB35_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v8, vcc_lo, v8, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v9, null, 0, v9, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v6, vcc_lo, v6, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v7, null, 0, v7, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v4, vcc_lo, v4, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v5, null, 0, v5, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v2, vcc_lo, v2, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v3, null, 0, v3, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v0, vcc_lo, v0, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v1, null, 0, v1, vcc_lo
; GFX11-NEXT:  .LBB35_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define <5 x double> @bitcast_v40i8_to_v5f64(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    v_mov_b32_e32 v38, v14
; GCN-NEXT:    v_mov_b32_e32 v37, v12
; GCN-NEXT:    v_mov_b32_e32 v36, v10
; GCN-NEXT:    v_mov_b32_e32 v35, v8
; GCN-NEXT:    v_mov_b32_e32 v34, v6
; GCN-NEXT:    v_mov_b32_e32 v33, v4
; GCN-NEXT:    v_mov_b32_e32 v32, v2
; GCN-NEXT:    v_mov_b32_e32 v31, v0
; GCN-NEXT:    buffer_load_dword v0, off, s[0:3], s32 offset:32
; GCN-NEXT:    s_waitcnt expcnt(3)
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v2, off, s[0:3], s32 offset:24
; GCN-NEXT:    s_waitcnt expcnt(2)
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v4, off, s[0:3], s32 offset:16
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:8
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v8, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v10, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 24, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 24, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 24, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v54, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 24, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v55, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v40, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 24, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v41, 8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 24, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v29
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 24, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v42, 8, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 24, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v43, 8, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 24, v0
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB36_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v36
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v37
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v38
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v47
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v46
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v45
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v44
; GCN-NEXT:    v_or_b32_e32 v0, v0, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v2, v52
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v4, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v6, v54
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v8, v55
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v10, v40
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_or_b32_e32 v12, v12, v41
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v14, v14, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v16, v16, v42
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_or_b32_e32 v20, v20, v43
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v22
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_or_b32_e32 v1, v39, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_or_b32_e32 v3, v48, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v49, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v7, v50, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v9, v17, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v11, v19, v11
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_or_b32_e32 v13, v21, v13
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v15, v23, v15
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_or_b32_e32 v17, v25, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v20
; GCN-NEXT:    v_or_b32_e32 v19, v27, v22
; GCN-NEXT:    v_or_b32_e32 v0, v0, v1
; GCN-NEXT:    v_or_b32_e32 v1, v2, v3
; GCN-NEXT:    v_or_b32_e32 v2, v4, v5
; GCN-NEXT:    v_or_b32_e32 v3, v6, v7
; GCN-NEXT:    v_or_b32_e32 v4, v8, v9
; GCN-NEXT:    v_or_b32_e32 v5, v10, v11
; GCN-NEXT:    v_or_b32_e32 v6, v12, v13
; GCN-NEXT:    v_or_b32_e32 v7, v14, v15
; GCN-NEXT:    v_or_b32_e32 v8, v16, v17
; GCN-NEXT:    v_or_b32_e32 v9, v18, v19
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:  .LBB36_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB36_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v31
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v32
; GCN-NEXT:    s_mov_b32 s7, 0x3000000
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v33
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v34
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v35
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v36
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v37
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v38
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v47
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v46
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 3, v45
; GCN-NEXT:    v_add_i32_e32 v22, vcc, 3, v44
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v22
; GCN-NEXT:    v_or_b32_e32 v0, v51, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v52, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v53, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v54, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v55, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v40, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_or_b32_e32 v12, v41, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v14, v29, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v16, v42, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_or_b32_e32 v20, v43, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v22
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; GCN-NEXT:    v_or_b32_e32 v1, v39, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_or_b32_e32 v3, v48, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_or_b32_e32 v5, v49, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_or_b32_e32 v7, v50, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_or_b32_e32 v9, v17, v9
; GCN-NEXT:    v_add_i32_e32 v10, vcc, s6, v10
; GCN-NEXT:    v_or_b32_e32 v11, v19, v11
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v12
; GCN-NEXT:    v_or_b32_e32 v13, v21, v13
; GCN-NEXT:    v_add_i32_e32 v14, vcc, s6, v14
; GCN-NEXT:    v_or_b32_e32 v15, v23, v15
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v16
; GCN-NEXT:    v_or_b32_e32 v17, v25, v18
; GCN-NEXT:    v_add_i32_e32 v18, vcc, s6, v20
; GCN-NEXT:    v_or_b32_e32 v19, v27, v22
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v11, v10
; GCN-NEXT:    v_or_b32_e32 v6, v13, v12
; GCN-NEXT:    v_or_b32_e32 v7, v15, v14
; GCN-NEXT:    v_or_b32_e32 v8, v17, v16
; GCN-NEXT:    v_or_b32_e32 v9, v19, v18
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s7, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s7, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s7, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s7, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s7, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s7, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s7, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s7, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s7, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v9
; GCN-NEXT:  .LBB36_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v36, v10
; VI-NEXT:    v_mov_b32_e32 v35, v8
; VI-NEXT:    v_mov_b32_e32 v34, v6
; VI-NEXT:    v_mov_b32_e32 v33, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v31, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v48, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v49, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v50, off, s[0:3], s32 offset:4
; VI-NEXT:    v_mov_b32_e32 v38, v14
; VI-NEXT:    v_mov_b32_e32 v37, v12
; VI-NEXT:    v_lshlrev_b16_e32 v56, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v47, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v46, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v45, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v44, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v55, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v54, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v53, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v51, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v27, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v8
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v10
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB36_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v31, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v33, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v34, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v36, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v37, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v38, v41 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v55 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v53 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v25 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v50, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v49, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v48, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v39, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr56
; VI-NEXT:    ; implicit-def: $vgpr47
; VI-NEXT:    ; implicit-def: $vgpr46
; VI-NEXT:    ; implicit-def: $vgpr45
; VI-NEXT:    ; implicit-def: $vgpr44
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:  .LBB36_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB36_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_add_u16_e32 v1, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v56, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v1, v47, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v9, 0x300
; VI-NEXT:    v_add_u16_e32 v0, 0x300, v0
; VI-NEXT:    v_add_u16_sdwa v1, v1, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v0, v1
; VI-NEXT:    v_add_u16_e32 v1, 3, v33
; VI-NEXT:    v_add_u16_e32 v2, 3, v34
; VI-NEXT:    v_or_b32_sdwa v1, v46, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v2, v45, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_add_u16_sdwa v2, v2, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v1, v2
; VI-NEXT:    v_add_u16_e32 v2, 3, v35
; VI-NEXT:    v_add_u16_e32 v3, 3, v36
; VI-NEXT:    v_or_b32_sdwa v2, v44, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v3, v43, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v2, 0x300, v2
; VI-NEXT:    v_add_u16_sdwa v3, v3, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v2, v3
; VI-NEXT:    v_add_u16_e32 v3, 3, v37
; VI-NEXT:    v_add_u16_e32 v4, 3, v38
; VI-NEXT:    v_or_b32_sdwa v3, v42, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v4, v41, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v3, 0x300, v3
; VI-NEXT:    v_add_u16_sdwa v4, v4, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v3, v4
; VI-NEXT:    v_add_u16_e32 v4, 3, v16
; VI-NEXT:    v_add_u16_e32 v5, 3, v18
; VI-NEXT:    v_or_b32_sdwa v4, v40, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v5, v55, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v4, 0x300, v4
; VI-NEXT:    v_add_u16_sdwa v5, v5, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v4, v5
; VI-NEXT:    v_add_u16_e32 v5, 3, v20
; VI-NEXT:    v_add_u16_e32 v6, 3, v22
; VI-NEXT:    v_or_b32_sdwa v5, v54, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v6, v53, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v5, 0x300, v5
; VI-NEXT:    v_add_u16_sdwa v6, v6, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v5, v6
; VI-NEXT:    v_add_u16_e32 v6, 3, v24
; VI-NEXT:    v_add_u16_e32 v7, 3, v26
; VI-NEXT:    v_or_b32_sdwa v6, v52, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v7, v51, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v6, 0x300, v6
; VI-NEXT:    v_add_u16_sdwa v7, v7, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v6, v7
; VI-NEXT:    v_add_u16_e32 v7, 3, v28
; VI-NEXT:    v_add_u16_e32 v8, 3, v30
; VI-NEXT:    v_or_b32_sdwa v7, v27, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v8, v25, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v7, 0x300, v7
; VI-NEXT:    v_add_u16_sdwa v8, v8, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v7, v8
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v8, 3, v50
; VI-NEXT:    v_add_u16_e32 v10, 3, v49
; VI-NEXT:    v_or_b32_sdwa v8, v23, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v10, v21, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v8, 0x300, v8
; VI-NEXT:    v_add_u16_sdwa v10, v10, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v8, v10
; VI-NEXT:    v_add_u16_e32 v10, 3, v48
; VI-NEXT:    v_add_u16_e32 v11, 3, v39
; VI-NEXT:    v_or_b32_sdwa v10, v19, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v11, v17, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_add_u16_sdwa v9, v11, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB36_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v36, v10
; GFX9-NEXT:    v_mov_b32_e32 v35, v8
; GFX9-NEXT:    v_mov_b32_e32 v34, v6
; GFX9-NEXT:    v_mov_b32_e32 v33, v4
; GFX9-NEXT:    v_mov_b32_e32 v32, v2
; GFX9-NEXT:    v_mov_b32_e32 v31, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v48, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v49, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v50, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_mov_b32_e32 v38, v14
; GFX9-NEXT:    v_mov_b32_e32 v37, v12
; GFX9-NEXT:    v_lshlrev_b16_e32 v56, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v47, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v46, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v45, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v44, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v42, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v55, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v54, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v53, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v27, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v8
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v10
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB36_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v31, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v32, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v34, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v36, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v37, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v38, v41 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v55 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v53 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v25 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v50, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v49, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v48, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v39, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr56
; GFX9-NEXT:    ; implicit-def: $vgpr47
; GFX9-NEXT:    ; implicit-def: $vgpr46
; GFX9-NEXT:    ; implicit-def: $vgpr45
; GFX9-NEXT:    ; implicit-def: $vgpr44
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:  .LBB36_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB36_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v56, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    s_movk_i32 s6, 0x300
; GFX9-NEXT:    v_or_b32_sdwa v1, v47, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_sdwa v1, v1, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v33
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v1, v46, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v2, v45, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v1
; GFX9-NEXT:    v_add_u16_sdwa v2, v2, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v2
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v35
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v36
; GFX9-NEXT:    v_or_b32_sdwa v2, v44, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v3, v43, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v2
; GFX9-NEXT:    v_add_u16_sdwa v3, v3, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v3
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v37
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v3, v42, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v4, v41, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v3
; GFX9-NEXT:    v_add_u16_sdwa v4, v4, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v16
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v4, v40, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v5, v55, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v4
; GFX9-NEXT:    v_add_u16_sdwa v5, v5, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v5
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v20
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v5, v54, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v6, v53, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v5
; GFX9-NEXT:    v_add_u16_sdwa v6, v6, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v24
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v6, v52, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v7, v51, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v6
; GFX9-NEXT:    v_add_u16_sdwa v7, v7, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v6, v6, v7
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v28
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v7, v27, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v8, v25, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v7
; GFX9-NEXT:    v_add_u16_sdwa v8, v8, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v7, v7, v8
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v50
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v49
; GFX9-NEXT:    v_or_b32_sdwa v8, v23, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v9, v21, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v8
; GFX9-NEXT:    v_add_u16_sdwa v9, v9, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v8, v8, v9
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v48
; GFX9-NEXT:    v_add_u16_e32 v10, 3, v39
; GFX9-NEXT:    v_or_b32_sdwa v9, v19, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v10, v17, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v9
; GFX9-NEXT:    v_add_u16_sdwa v10, v10, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v9, v9, v10
; GFX9-NEXT:  .LBB36_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v36, v10 :: v_dual_mov_b32 v35, v8
; GFX11-NEXT:    v_dual_mov_b32 v34, v6 :: v_dual_mov_b32 v33, v4
; GFX11-NEXT:    v_dual_mov_b32 v32, v2 :: v_dual_mov_b32 v31, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v10, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v39, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v48, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v49, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v50, off, s32 offset:4
; GFX11-NEXT:    v_dual_mov_b32 v38, v14 :: v_dual_mov_b32 v37, v12
; GFX11-NEXT:    v_lshlrev_b16 v67, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v68, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v69, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v70, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v71, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v65, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v66, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v10
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB36_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB36_4
; GFX11-NEXT:  .LBB36_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB36_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v36
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v67
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v68
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v69
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v70
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v71
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v54
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v55
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v64
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v65
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v66
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v50
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v49
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v48
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v39
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v51
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v52
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v53
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v27
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v29
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v17
; GFX11-NEXT:    v_or_b32_e32 v11, v11, v19
; GFX11-NEXT:    v_or_b32_e32 v12, v12, v21
; GFX11-NEXT:    v_or_b32_e32 v13, v13, v23
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v25
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr67
; GFX11-NEXT:    ; implicit-def: $vgpr68
; GFX11-NEXT:    ; implicit-def: $vgpr69
; GFX11-NEXT:    ; implicit-def: $vgpr70
; GFX11-NEXT:    ; implicit-def: $vgpr71
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr66
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB36_2
; GFX11-NEXT:  .LBB36_4: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u16 v0, v31, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v2, v33, 3
; GFX11-NEXT:    v_add_nc_u16 v3, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v5, v36, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v18, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v67, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v68, v1
; GFX11-NEXT:    v_or_b32_e32 v2, v69, v2
; GFX11-NEXT:    v_or_b32_e32 v3, v70, v3
; GFX11-NEXT:    v_or_b32_e32 v4, v71, v4
; GFX11-NEXT:    v_or_b32_e32 v5, v54, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v55, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v64, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v65, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v66, v9
; GFX11-NEXT:    v_add_nc_u16 v0, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v1, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_add_nc_u16 v5, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v22, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v24, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v26, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v28, 3
; GFX11-NEXT:    v_add_nc_u16 v10, v30, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v11, v50, 3
; GFX11-NEXT:    v_add_nc_u16 v12, v49, 3
; GFX11-NEXT:    v_add_nc_u16 v13, v48, 3
; GFX11-NEXT:    v_add_nc_u16 v14, v39, 3
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v51, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v52, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v53, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v27, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v29, v9
; GFX11-NEXT:    v_or_b32_e32 v10, v17, v10
; GFX11-NEXT:    v_or_b32_e32 v11, v19, v11
; GFX11-NEXT:    v_or_b32_e32 v12, v21, v12
; GFX11-NEXT:    v_or_b32_e32 v13, v23, v13
; GFX11-NEXT:    v_or_b32_e32 v14, v25, v14
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v10
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v11
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v12
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v13
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define <40 x i8> @bitcast_v5f64_to_v40i8(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB37_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v16, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v17, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v18, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v19, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v30, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v31, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v20, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v21, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v23, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v26, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v27, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB37_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB37_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[1:2], v[1:2], 1.0
; GCN-NEXT:    v_add_f64 v[3:4], v[3:4], 1.0
; GCN-NEXT:    v_add_f64 v[5:6], v[5:6], 1.0
; GCN-NEXT:    v_add_f64 v[7:8], v[7:8], 1.0
; GCN-NEXT:    v_add_f64 v[9:10], v[9:10], 1.0
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v16, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v17, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v18, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v19, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v30, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v31, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v20, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v21, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v23, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v26, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v27, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB37_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v49, 0xff, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 8, v35
; GCN-NEXT:    v_and_b32_e32 v35, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 24, v32
; GCN-NEXT:    v_and_b32_e32 v51, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; GCN-NEXT:    v_and_b32_e32 v39, 0xff, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 24, v38
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; GCN-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 24, v29
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v37
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 24, v34
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_add_i32_e32 v38, vcc, 12, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v17
; GCN-NEXT:    v_or_b32_e32 v49, v49, v50
; GCN-NEXT:    v_add_i32_e32 v50, vcc, 16, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 8, v28
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 24, v26
; GCN-NEXT:    v_or_b32_e32 v48, v51, v48
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 20, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 8, v16
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 24, v14
; GCN-NEXT:    v_or_b32_e32 v3, v3, v31
; GCN-NEXT:    v_add_i32_e32 v31, vcc, 24, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 24, v23
; GCN-NEXT:    v_or_b32_e32 v4, v4, v37
; GCN-NEXT:    v_add_i32_e32 v37, vcc, 28, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 8, v13
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_or_b32_e32 v5, v5, v19
; GCN-NEXT:    v_add_i32_e32 v19, vcc, 32, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 8, v22
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 24, v20
; GCN-NEXT:    v_or_b32_e32 v6, v6, v28
; GCN-NEXT:    v_add_i32_e32 v28, vcc, 36, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 16, v35
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 16, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v27
; GCN-NEXT:    v_or_b32_e32 v7, v7, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v24
; GCN-NEXT:    v_or_b32_e32 v9, v9, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v10, v10, v22
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v21
; GCN-NEXT:    v_and_b32_e32 v21, 0xffff, v49
; GCN-NEXT:    v_or_b32_e32 v22, v32, v35
; GCN-NEXT:    v_and_b32_e32 v24, 0xffff, v48
; GCN-NEXT:    v_or_b32_e32 v25, v33, v39
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_or_b32_e32 v29, v29, v30
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v30, v34, v36
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_or_b32_e32 v17, v17, v18
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v18, v26, v27
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v14, v14, v15
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v15, v23, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v11, v11, v12
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v12, v20, v13
; GCN-NEXT:    v_or_b32_e32 v13, v21, v22
; GCN-NEXT:    v_or_b32_e32 v16, v24, v25
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_or_b32_e32 v4, v4, v30
; GCN-NEXT:    v_or_b32_e32 v5, v5, v17
; GCN-NEXT:    v_or_b32_e32 v6, v6, v18
; GCN-NEXT:    v_or_b32_e32 v7, v7, v14
; GCN-NEXT:    v_or_b32_e32 v8, v8, v15
; GCN-NEXT:    v_or_b32_e32 v9, v9, v11
; GCN-NEXT:    v_or_b32_e32 v10, v10, v12
; GCN-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v16, v1, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v3, v2, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v4, v38, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v50, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v6, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v7, v31, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v37, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v9, v19, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v10, v28, s[0:3], 0 offen
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB37_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB37_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB37_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_f64 v[9:10], v[9:10], 1.0
; VI-NEXT:    v_add_f64 v[7:8], v[7:8], 1.0
; VI-NEXT:    v_add_f64 v[5:6], v[5:6], 1.0
; VI-NEXT:    v_add_f64 v[3:4], v[3:4], 1.0
; VI-NEXT:    v_add_f64 v[1:2], v[1:2], 1.0
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB37_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; VI-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; VI-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; VI-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; VI-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; VI-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; VI-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB37_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB37_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB37_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[9:10], v[9:10], 1.0
; GFX9-NEXT:    v_add_f64 v[7:8], v[7:8], 1.0
; GFX9-NEXT:    v_add_f64 v[5:6], v[5:6], 1.0
; GFX9-NEXT:    v_add_f64 v[3:4], v[3:4], 1.0
; GFX9-NEXT:    v_add_f64 v[1:2], v[1:2], 1.0
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB37_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB37_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB37_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB37_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[9:10], v[9:10], 1.0
; GFX11-NEXT:    v_add_f64 v[7:8], v[7:8], 1.0
; GFX11-NEXT:    v_add_f64 v[5:6], v[5:6], 1.0
; GFX11-NEXT:    v_add_f64 v[3:4], v[3:4], 1.0
; GFX11-NEXT:    v_add_f64 v[1:2], v[1:2], 1.0
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB37_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <5 x i64> @bitcast_v40i8_to_v5i64(<40 x i8> %a, i32 %b) {
; GCN-LABEL: bitcast_v40i8_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GCN-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GCN-NEXT:    v_mov_b32_e32 v38, v14
; GCN-NEXT:    v_mov_b32_e32 v37, v12
; GCN-NEXT:    v_mov_b32_e32 v36, v10
; GCN-NEXT:    v_mov_b32_e32 v35, v8
; GCN-NEXT:    v_mov_b32_e32 v34, v6
; GCN-NEXT:    v_mov_b32_e32 v33, v4
; GCN-NEXT:    v_mov_b32_e32 v32, v2
; GCN-NEXT:    v_mov_b32_e32 v31, v0
; GCN-NEXT:    buffer_load_dword v0, off, s[0:3], s32 offset:32
; GCN-NEXT:    s_waitcnt expcnt(3)
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:28
; GCN-NEXT:    buffer_load_dword v2, off, s[0:3], s32 offset:24
; GCN-NEXT:    s_waitcnt expcnt(2)
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:20
; GCN-NEXT:    buffer_load_dword v4, off, s[0:3], s32 offset:16
; GCN-NEXT:    s_waitcnt expcnt(1)
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:12
; GCN-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:8
; GCN-NEXT:    s_waitcnt expcnt(0)
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:4
; GCN-NEXT:    buffer_load_dword v8, off, s[0:3], s32
; GCN-NEXT:    buffer_load_dword v10, off, s[0:3], s32 offset:36
; GCN-NEXT:    v_lshlrev_b32_e32 v51, 8, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 24, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v52, 8, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 24, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v53, 8, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v49, 24, v11
; GCN-NEXT:    v_lshlrev_b32_e32 v54, 8, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v50, 24, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v55, 8, v17
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v40, 8, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 24, v23
; GCN-NEXT:    v_lshlrev_b32_e32 v41, 8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 24, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v29
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 24, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v42, 8, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 24, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v43, 8, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 24, v0
; GCN-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB38_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v36
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v37
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v38
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v22
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v24
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v26
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v30
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v47
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v46
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v45
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v44
; GCN-NEXT:    v_or_b32_e32 v0, v0, v51
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v2, v52
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v4, v53
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v6, v54
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v8, v55
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v10, v40
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_or_b32_e32 v12, v12, v41
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v14, v14, v29
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v16, v16, v42
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_or_b32_e32 v20, v20, v43
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v22
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_or_b32_e32 v1, v39, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_or_b32_e32 v3, v48, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v5, v49, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v7, v50, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v9, v17, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v11, v19, v11
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_or_b32_e32 v13, v21, v13
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_or_b32_e32 v15, v23, v15
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_or_b32_e32 v17, v25, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v20
; GCN-NEXT:    v_or_b32_e32 v19, v27, v22
; GCN-NEXT:    v_or_b32_e32 v0, v0, v1
; GCN-NEXT:    v_or_b32_e32 v1, v2, v3
; GCN-NEXT:    v_or_b32_e32 v2, v4, v5
; GCN-NEXT:    v_or_b32_e32 v3, v6, v7
; GCN-NEXT:    v_or_b32_e32 v4, v8, v9
; GCN-NEXT:    v_or_b32_e32 v5, v10, v11
; GCN-NEXT:    v_or_b32_e32 v6, v12, v13
; GCN-NEXT:    v_or_b32_e32 v7, v14, v15
; GCN-NEXT:    v_or_b32_e32 v8, v16, v17
; GCN-NEXT:    v_or_b32_e32 v9, v18, v19
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr47
; GCN-NEXT:    ; implicit-def: $vgpr46
; GCN-NEXT:    ; implicit-def: $vgpr45
; GCN-NEXT:    ; implicit-def: $vgpr44
; GCN-NEXT:    ; implicit-def: $vgpr51
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr52
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr53
; GCN-NEXT:    ; implicit-def: $vgpr49
; GCN-NEXT:    ; implicit-def: $vgpr54
; GCN-NEXT:    ; implicit-def: $vgpr50
; GCN-NEXT:    ; implicit-def: $vgpr55
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    ; implicit-def: $vgpr40
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr41
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr42
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr43
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:  .LBB38_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB38_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v31
; GCN-NEXT:    s_movk_i32 s6, 0x300
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v32
; GCN-NEXT:    s_mov_b32 s7, 0x3000000
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v33
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v34
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v35
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v36
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v37
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v38
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v16
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v18
; GCN-NEXT:    v_add_i32_e32 v10, vcc, 3, v20
; GCN-NEXT:    v_add_i32_e32 v11, vcc, 3, v22
; GCN-NEXT:    v_add_i32_e32 v12, vcc, 3, v24
; GCN-NEXT:    v_add_i32_e32 v13, vcc, 3, v26
; GCN-NEXT:    v_add_i32_e32 v14, vcc, 3, v28
; GCN-NEXT:    v_add_i32_e32 v15, vcc, 3, v30
; GCN-NEXT:    v_add_i32_e32 v16, vcc, 3, v47
; GCN-NEXT:    v_add_i32_e32 v18, vcc, 3, v46
; GCN-NEXT:    v_add_i32_e32 v20, vcc, 3, v45
; GCN-NEXT:    v_add_i32_e32 v22, vcc, 3, v44
; GCN-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GCN-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GCN-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GCN-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_and_b32_e32 v16, 0xff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GCN-NEXT:    v_and_b32_e32 v22, 0xff, v22
; GCN-NEXT:    v_or_b32_e32 v0, v51, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GCN-NEXT:    v_or_b32_e32 v2, v52, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GCN-NEXT:    v_or_b32_e32 v4, v53, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GCN-NEXT:    v_or_b32_e32 v6, v54, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GCN-NEXT:    v_or_b32_e32 v8, v55, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GCN-NEXT:    v_or_b32_e32 v10, v40, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GCN-NEXT:    v_or_b32_e32 v12, v41, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GCN-NEXT:    v_or_b32_e32 v14, v29, v14
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v16, v42, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; GCN-NEXT:    v_or_b32_e32 v20, v43, v20
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 16, v22
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; GCN-NEXT:    v_or_b32_e32 v1, v39, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s6, v2
; GCN-NEXT:    v_or_b32_e32 v3, v48, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s6, v4
; GCN-NEXT:    v_or_b32_e32 v5, v49, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s6, v6
; GCN-NEXT:    v_or_b32_e32 v7, v50, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s6, v8
; GCN-NEXT:    v_or_b32_e32 v9, v17, v9
; GCN-NEXT:    v_add_i32_e32 v10, vcc, s6, v10
; GCN-NEXT:    v_or_b32_e32 v11, v19, v11
; GCN-NEXT:    v_add_i32_e32 v12, vcc, s6, v12
; GCN-NEXT:    v_or_b32_e32 v13, v21, v13
; GCN-NEXT:    v_add_i32_e32 v14, vcc, s6, v14
; GCN-NEXT:    v_or_b32_e32 v15, v23, v15
; GCN-NEXT:    v_add_i32_e32 v16, vcc, s6, v16
; GCN-NEXT:    v_or_b32_e32 v17, v25, v18
; GCN-NEXT:    v_add_i32_e32 v18, vcc, s6, v20
; GCN-NEXT:    v_or_b32_e32 v19, v27, v22
; GCN-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GCN-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; GCN-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; GCN-NEXT:    v_and_b32_e32 v16, 0xffff, v16
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v18
; GCN-NEXT:    v_or_b32_e32 v0, v1, v0
; GCN-NEXT:    v_or_b32_e32 v1, v3, v2
; GCN-NEXT:    v_or_b32_e32 v2, v5, v4
; GCN-NEXT:    v_or_b32_e32 v3, v7, v6
; GCN-NEXT:    v_or_b32_e32 v4, v9, v8
; GCN-NEXT:    v_or_b32_e32 v5, v11, v10
; GCN-NEXT:    v_or_b32_e32 v6, v13, v12
; GCN-NEXT:    v_or_b32_e32 v7, v15, v14
; GCN-NEXT:    v_or_b32_e32 v8, v17, v16
; GCN-NEXT:    v_or_b32_e32 v9, v19, v18
; GCN-NEXT:    v_add_i32_e32 v0, vcc, s7, v0
; GCN-NEXT:    v_add_i32_e32 v1, vcc, s7, v1
; GCN-NEXT:    v_add_i32_e32 v2, vcc, s7, v2
; GCN-NEXT:    v_add_i32_e32 v3, vcc, s7, v3
; GCN-NEXT:    v_add_i32_e32 v4, vcc, s7, v4
; GCN-NEXT:    v_add_i32_e32 v5, vcc, s7, v5
; GCN-NEXT:    v_add_i32_e32 v6, vcc, s7, v6
; GCN-NEXT:    v_add_i32_e32 v7, vcc, s7, v7
; GCN-NEXT:    v_add_i32_e32 v8, vcc, s7, v8
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v9
; GCN-NEXT:  .LBB38_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GCN-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GCN-NEXT:    s_waitcnt vmcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v40i8_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; VI-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; VI-NEXT:    v_mov_b32_e32 v36, v10
; VI-NEXT:    v_mov_b32_e32 v35, v8
; VI-NEXT:    v_mov_b32_e32 v34, v6
; VI-NEXT:    v_mov_b32_e32 v33, v4
; VI-NEXT:    v_mov_b32_e32 v32, v2
; VI-NEXT:    v_mov_b32_e32 v31, v0
; VI-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; VI-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; VI-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; VI-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; VI-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; VI-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:28
; VI-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; VI-NEXT:    buffer_load_ushort v48, off, s[0:3], s32 offset:20
; VI-NEXT:    buffer_load_ushort v49, off, s[0:3], s32 offset:12
; VI-NEXT:    buffer_load_ushort v50, off, s[0:3], s32 offset:4
; VI-NEXT:    v_mov_b32_e32 v38, v14
; VI-NEXT:    v_mov_b32_e32 v37, v12
; VI-NEXT:    v_lshlrev_b16_e32 v56, 8, v1
; VI-NEXT:    v_lshlrev_b16_e32 v47, 8, v3
; VI-NEXT:    v_lshlrev_b16_e32 v46, 8, v5
; VI-NEXT:    v_lshlrev_b16_e32 v45, 8, v7
; VI-NEXT:    v_lshlrev_b16_e32 v44, 8, v9
; VI-NEXT:    v_lshlrev_b16_e32 v43, 8, v11
; VI-NEXT:    v_lshlrev_b16_e32 v42, 8, v13
; VI-NEXT:    v_lshlrev_b16_e32 v41, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v40, 8, v17
; VI-NEXT:    v_lshlrev_b16_e32 v55, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v54, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v53, 8, v23
; VI-NEXT:    v_lshlrev_b16_e32 v52, 8, v25
; VI-NEXT:    v_lshlrev_b16_e32 v51, 8, v27
; VI-NEXT:    v_lshlrev_b16_e32 v27, 8, v29
; VI-NEXT:    s_waitcnt vmcnt(9)
; VI-NEXT:    v_lshlrev_b16_e32 v21, 8, v0
; VI-NEXT:    s_waitcnt vmcnt(8)
; VI-NEXT:    v_lshlrev_b16_e32 v23, 8, v2
; VI-NEXT:    s_waitcnt vmcnt(7)
; VI-NEXT:    v_lshlrev_b16_e32 v25, 8, v4
; VI-NEXT:    s_waitcnt vmcnt(6)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; VI-NEXT:    s_waitcnt vmcnt(5)
; VI-NEXT:    v_lshlrev_b16_e32 v17, 8, v8
; VI-NEXT:    s_waitcnt vmcnt(3)
; VI-NEXT:    v_lshlrev_b16_e32 v19, 8, v10
; VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB38_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_or_b32_sdwa v0, v31, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v32, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v33, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v34, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v36, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v37, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v38, v41 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v16, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v18, v55 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v20, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v22, v53 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v24, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v26, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v28, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v30, v25 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_sdwa v8, v50, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v49, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v48, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v10, v39, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr50
; VI-NEXT:    ; implicit-def: $vgpr49
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr56
; VI-NEXT:    ; implicit-def: $vgpr47
; VI-NEXT:    ; implicit-def: $vgpr46
; VI-NEXT:    ; implicit-def: $vgpr45
; VI-NEXT:    ; implicit-def: $vgpr44
; VI-NEXT:    ; implicit-def: $vgpr43
; VI-NEXT:    ; implicit-def: $vgpr42
; VI-NEXT:    ; implicit-def: $vgpr41
; VI-NEXT:    ; implicit-def: $vgpr40
; VI-NEXT:    ; implicit-def: $vgpr55
; VI-NEXT:    ; implicit-def: $vgpr54
; VI-NEXT:    ; implicit-def: $vgpr53
; VI-NEXT:    ; implicit-def: $vgpr52
; VI-NEXT:    ; implicit-def: $vgpr51
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:  .LBB38_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB38_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u16_e32 v0, 3, v31
; VI-NEXT:    v_add_u16_e32 v1, 3, v32
; VI-NEXT:    v_or_b32_sdwa v0, v56, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v1, v47, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_mov_b32_e32 v9, 0x300
; VI-NEXT:    v_add_u16_e32 v0, 0x300, v0
; VI-NEXT:    v_add_u16_sdwa v1, v1, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v0, v0, v1
; VI-NEXT:    v_add_u16_e32 v1, 3, v33
; VI-NEXT:    v_add_u16_e32 v2, 3, v34
; VI-NEXT:    v_or_b32_sdwa v1, v46, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v2, v45, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v1, 0x300, v1
; VI-NEXT:    v_add_u16_sdwa v2, v2, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v1, v1, v2
; VI-NEXT:    v_add_u16_e32 v2, 3, v35
; VI-NEXT:    v_add_u16_e32 v3, 3, v36
; VI-NEXT:    v_or_b32_sdwa v2, v44, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v3, v43, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v2, 0x300, v2
; VI-NEXT:    v_add_u16_sdwa v3, v3, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v2, v2, v3
; VI-NEXT:    v_add_u16_e32 v3, 3, v37
; VI-NEXT:    v_add_u16_e32 v4, 3, v38
; VI-NEXT:    v_or_b32_sdwa v3, v42, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v4, v41, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v3, 0x300, v3
; VI-NEXT:    v_add_u16_sdwa v4, v4, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v3, v3, v4
; VI-NEXT:    v_add_u16_e32 v4, 3, v16
; VI-NEXT:    v_add_u16_e32 v5, 3, v18
; VI-NEXT:    v_or_b32_sdwa v4, v40, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v5, v55, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v4, 0x300, v4
; VI-NEXT:    v_add_u16_sdwa v5, v5, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v4, v4, v5
; VI-NEXT:    v_add_u16_e32 v5, 3, v20
; VI-NEXT:    v_add_u16_e32 v6, 3, v22
; VI-NEXT:    v_or_b32_sdwa v5, v54, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v6, v53, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v5, 0x300, v5
; VI-NEXT:    v_add_u16_sdwa v6, v6, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v5, v5, v6
; VI-NEXT:    v_add_u16_e32 v6, 3, v24
; VI-NEXT:    v_add_u16_e32 v7, 3, v26
; VI-NEXT:    v_or_b32_sdwa v6, v52, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v7, v51, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v6, 0x300, v6
; VI-NEXT:    v_add_u16_sdwa v7, v7, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v6, v6, v7
; VI-NEXT:    v_add_u16_e32 v7, 3, v28
; VI-NEXT:    v_add_u16_e32 v8, 3, v30
; VI-NEXT:    v_or_b32_sdwa v7, v27, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v8, v25, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v7, 0x300, v7
; VI-NEXT:    v_add_u16_sdwa v8, v8, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v7, v7, v8
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_add_u16_e32 v8, 3, v50
; VI-NEXT:    v_add_u16_e32 v10, 3, v49
; VI-NEXT:    v_or_b32_sdwa v8, v23, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v10, v21, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v8, 0x300, v8
; VI-NEXT:    v_add_u16_sdwa v10, v10, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v8, v8, v10
; VI-NEXT:    v_add_u16_e32 v10, 3, v48
; VI-NEXT:    v_add_u16_e32 v11, 3, v39
; VI-NEXT:    v_or_b32_sdwa v10, v19, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_or_b32_sdwa v11, v17, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; VI-NEXT:    v_add_u16_e32 v10, 0x300, v10
; VI-NEXT:    v_add_u16_sdwa v9, v11, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; VI-NEXT:    v_or_b32_e32 v9, v10, v9
; VI-NEXT:  .LBB38_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; VI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v40i8_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Spill
; GFX9-NEXT:    buffer_store_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Spill
; GFX9-NEXT:    v_mov_b32_e32 v36, v10
; GFX9-NEXT:    v_mov_b32_e32 v35, v8
; GFX9-NEXT:    v_mov_b32_e32 v34, v6
; GFX9-NEXT:    v_mov_b32_e32 v33, v4
; GFX9-NEXT:    v_mov_b32_e32 v32, v2
; GFX9-NEXT:    v_mov_b32_e32 v31, v0
; GFX9-NEXT:    buffer_load_ushort v0, off, s[0:3], s32 offset:16
; GFX9-NEXT:    buffer_load_ushort v2, off, s[0:3], s32 offset:8
; GFX9-NEXT:    buffer_load_ushort v4, off, s[0:3], s32
; GFX9-NEXT:    buffer_load_dword v6, off, s[0:3], s32 offset:36
; GFX9-NEXT:    buffer_load_ushort v8, off, s[0:3], s32 offset:32
; GFX9-NEXT:    buffer_load_ushort v39, off, s[0:3], s32 offset:28
; GFX9-NEXT:    buffer_load_ushort v10, off, s[0:3], s32 offset:24
; GFX9-NEXT:    buffer_load_ushort v48, off, s[0:3], s32 offset:20
; GFX9-NEXT:    buffer_load_ushort v49, off, s[0:3], s32 offset:12
; GFX9-NEXT:    buffer_load_ushort v50, off, s[0:3], s32 offset:4
; GFX9-NEXT:    v_mov_b32_e32 v38, v14
; GFX9-NEXT:    v_mov_b32_e32 v37, v12
; GFX9-NEXT:    v_lshlrev_b16_e32 v56, 8, v1
; GFX9-NEXT:    v_lshlrev_b16_e32 v47, 8, v3
; GFX9-NEXT:    v_lshlrev_b16_e32 v46, 8, v5
; GFX9-NEXT:    v_lshlrev_b16_e32 v45, 8, v7
; GFX9-NEXT:    v_lshlrev_b16_e32 v44, 8, v9
; GFX9-NEXT:    v_lshlrev_b16_e32 v43, 8, v11
; GFX9-NEXT:    v_lshlrev_b16_e32 v42, 8, v13
; GFX9-NEXT:    v_lshlrev_b16_e32 v41, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v40, 8, v17
; GFX9-NEXT:    v_lshlrev_b16_e32 v55, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v54, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v53, 8, v23
; GFX9-NEXT:    v_lshlrev_b16_e32 v52, 8, v25
; GFX9-NEXT:    v_lshlrev_b16_e32 v51, 8, v27
; GFX9-NEXT:    v_lshlrev_b16_e32 v27, 8, v29
; GFX9-NEXT:    s_waitcnt vmcnt(9)
; GFX9-NEXT:    v_lshlrev_b16_e32 v21, 8, v0
; GFX9-NEXT:    s_waitcnt vmcnt(8)
; GFX9-NEXT:    v_lshlrev_b16_e32 v23, 8, v2
; GFX9-NEXT:    s_waitcnt vmcnt(7)
; GFX9-NEXT:    v_lshlrev_b16_e32 v25, 8, v4
; GFX9-NEXT:    s_waitcnt vmcnt(6)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; GFX9-NEXT:    s_waitcnt vmcnt(5)
; GFX9-NEXT:    v_lshlrev_b16_e32 v17, 8, v8
; GFX9-NEXT:    s_waitcnt vmcnt(3)
; GFX9-NEXT:    v_lshlrev_b16_e32 v19, 8, v10
; GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB38_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_or_b32_sdwa v0, v31, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v32, v47 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v0, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v33, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v34, v45 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v36, v43 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v37, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v38, v41 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v16, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v18, v55 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v20, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v22, v53 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v24, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v26, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v6, v6, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v28, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v30, v25 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_sdwa v8, v50, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v49, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v8, v8, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v48, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v10, v39, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr50
; GFX9-NEXT:    ; implicit-def: $vgpr49
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr56
; GFX9-NEXT:    ; implicit-def: $vgpr47
; GFX9-NEXT:    ; implicit-def: $vgpr46
; GFX9-NEXT:    ; implicit-def: $vgpr45
; GFX9-NEXT:    ; implicit-def: $vgpr44
; GFX9-NEXT:    ; implicit-def: $vgpr43
; GFX9-NEXT:    ; implicit-def: $vgpr42
; GFX9-NEXT:    ; implicit-def: $vgpr41
; GFX9-NEXT:    ; implicit-def: $vgpr40
; GFX9-NEXT:    ; implicit-def: $vgpr55
; GFX9-NEXT:    ; implicit-def: $vgpr54
; GFX9-NEXT:    ; implicit-def: $vgpr53
; GFX9-NEXT:    ; implicit-def: $vgpr52
; GFX9-NEXT:    ; implicit-def: $vgpr51
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:  .LBB38_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB38_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_u16_e32 v0, 3, v31
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v32
; GFX9-NEXT:    v_or_b32_sdwa v0, v56, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    s_movk_i32 s6, 0x300
; GFX9-NEXT:    v_or_b32_sdwa v1, v47, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v0, 0x300, v0
; GFX9-NEXT:    v_add_u16_sdwa v1, v1, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX9-NEXT:    v_add_u16_e32 v1, 3, v33
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v34
; GFX9-NEXT:    v_or_b32_sdwa v1, v46, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v2, v45, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v1, 0x300, v1
; GFX9-NEXT:    v_add_u16_sdwa v2, v2, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v2
; GFX9-NEXT:    v_add_u16_e32 v2, 3, v35
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v36
; GFX9-NEXT:    v_or_b32_sdwa v2, v44, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v3, v43, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v2, 0x300, v2
; GFX9-NEXT:    v_add_u16_sdwa v3, v3, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v3
; GFX9-NEXT:    v_add_u16_e32 v3, 3, v37
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v38
; GFX9-NEXT:    v_or_b32_sdwa v3, v42, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v4, v41, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v3, 0x300, v3
; GFX9-NEXT:    v_add_u16_sdwa v4, v4, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX9-NEXT:    v_add_u16_e32 v4, 3, v16
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v18
; GFX9-NEXT:    v_or_b32_sdwa v4, v40, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v5, v55, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v4, 0x300, v4
; GFX9-NEXT:    v_add_u16_sdwa v5, v5, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v5
; GFX9-NEXT:    v_add_u16_e32 v5, 3, v20
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v22
; GFX9-NEXT:    v_or_b32_sdwa v5, v54, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v6, v53, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v5, 0x300, v5
; GFX9-NEXT:    v_add_u16_sdwa v6, v6, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX9-NEXT:    v_add_u16_e32 v6, 3, v24
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v26
; GFX9-NEXT:    v_or_b32_sdwa v6, v52, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v7, v51, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v6, 0x300, v6
; GFX9-NEXT:    v_add_u16_sdwa v7, v7, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v6, v6, v7
; GFX9-NEXT:    v_add_u16_e32 v7, 3, v28
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v30
; GFX9-NEXT:    v_or_b32_sdwa v7, v27, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v8, v25, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v7, 0x300, v7
; GFX9-NEXT:    v_add_u16_sdwa v8, v8, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v7, v7, v8
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_add_u16_e32 v8, 3, v50
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v49
; GFX9-NEXT:    v_or_b32_sdwa v8, v23, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v9, v21, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v8, 0x300, v8
; GFX9-NEXT:    v_add_u16_sdwa v9, v9, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v8, v8, v9
; GFX9-NEXT:    v_add_u16_e32 v9, 3, v48
; GFX9-NEXT:    v_add_u16_e32 v10, 3, v39
; GFX9-NEXT:    v_or_b32_sdwa v9, v19, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_or_b32_sdwa v10, v17, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; GFX9-NEXT:    v_add_u16_e32 v9, 0x300, v9
; GFX9-NEXT:    v_add_u16_sdwa v10, v10, s6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_e32 v9, v9, v10
; GFX9-NEXT:  .LBB38_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    buffer_load_dword v56, off, s[0:3], s32 offset:40 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v47, off, s[0:3], s32 offset:44 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:48 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:52 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:56 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:60 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:64 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:68 ; 4-byte Folded Reload
; GFX9-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:72 ; 4-byte Folded Reload
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v40i8_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_dual_mov_b32 v36, v10 :: v_dual_mov_b32 v35, v8
; GFX11-NEXT:    v_dual_mov_b32 v34, v6 :: v_dual_mov_b32 v33, v4
; GFX11-NEXT:    v_dual_mov_b32 v32, v2 :: v_dual_mov_b32 v31, v0
; GFX11-NEXT:    s_clause 0x9
; GFX11-NEXT:    scratch_load_b32 v0, off, s32 offset:36
; GFX11-NEXT:    scratch_load_u16 v2, off, s32
; GFX11-NEXT:    scratch_load_u16 v4, off, s32 offset:8
; GFX11-NEXT:    scratch_load_u16 v6, off, s32 offset:16
; GFX11-NEXT:    scratch_load_u16 v8, off, s32 offset:24
; GFX11-NEXT:    scratch_load_u16 v10, off, s32 offset:32
; GFX11-NEXT:    scratch_load_u16 v39, off, s32 offset:28
; GFX11-NEXT:    scratch_load_u16 v48, off, s32 offset:20
; GFX11-NEXT:    scratch_load_u16 v49, off, s32 offset:12
; GFX11-NEXT:    scratch_load_u16 v50, off, s32 offset:4
; GFX11-NEXT:    v_dual_mov_b32 v38, v14 :: v_dual_mov_b32 v37, v12
; GFX11-NEXT:    v_lshlrev_b16 v67, 8, v1
; GFX11-NEXT:    v_lshlrev_b16 v68, 8, v3
; GFX11-NEXT:    v_lshlrev_b16 v69, 8, v5
; GFX11-NEXT:    v_lshlrev_b16 v70, 8, v7
; GFX11-NEXT:    v_lshlrev_b16 v71, 8, v9
; GFX11-NEXT:    v_lshlrev_b16 v54, 8, v11
; GFX11-NEXT:    v_lshlrev_b16 v55, 8, v13
; GFX11-NEXT:    v_lshlrev_b16 v64, 8, v15
; GFX11-NEXT:    v_lshlrev_b16 v65, 8, v17
; GFX11-NEXT:    v_lshlrev_b16 v66, 8, v19
; GFX11-NEXT:    v_lshlrev_b16 v51, 8, v21
; GFX11-NEXT:    v_lshlrev_b16 v52, 8, v23
; GFX11-NEXT:    v_lshlrev_b16 v53, 8, v25
; GFX11-NEXT:    v_lshlrev_b16 v27, 8, v27
; GFX11-NEXT:    v_lshlrev_b16 v29, 8, v29
; GFX11-NEXT:    s_waitcnt vmcnt(9)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v0
; GFX11-NEXT:    s_waitcnt vmcnt(8)
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v2
; GFX11-NEXT:    s_waitcnt vmcnt(7)
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v4
; GFX11-NEXT:    s_waitcnt vmcnt(6)
; GFX11-NEXT:    v_lshlrev_b16 v21, 8, v6
; GFX11-NEXT:    s_waitcnt vmcnt(5)
; GFX11-NEXT:    v_lshlrev_b16 v23, 8, v8
; GFX11-NEXT:    s_waitcnt vmcnt(4)
; GFX11-NEXT:    v_lshlrev_b16 v25, 8, v10
; GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB38_3
; GFX11-NEXT:  ; %bb.1: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execnz .LBB38_4
; GFX11-NEXT:  .LBB38_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    s_setpc_b64 s[30:31]
; GFX11-NEXT:  .LBB38_3: ; %cmp.false
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v31
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v32
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v33
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v34
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v35
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v36
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v37
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v38
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v67
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v68
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v69
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v70
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v71
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v54
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v55
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v64
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v65
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v66
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v20
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v22
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v24
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v26
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v28
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v30
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v50
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v49
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v48
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v39
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v51
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v52
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v53
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v27
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v29
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v17
; GFX11-NEXT:    v_or_b32_e32 v11, v11, v19
; GFX11-NEXT:    v_or_b32_e32 v12, v12, v21
; GFX11-NEXT:    v_or_b32_e32 v13, v13, v23
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v25
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr50
; GFX11-NEXT:    ; implicit-def: $vgpr49
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr67
; GFX11-NEXT:    ; implicit-def: $vgpr68
; GFX11-NEXT:    ; implicit-def: $vgpr69
; GFX11-NEXT:    ; implicit-def: $vgpr70
; GFX11-NEXT:    ; implicit-def: $vgpr71
; GFX11-NEXT:    ; implicit-def: $vgpr54
; GFX11-NEXT:    ; implicit-def: $vgpr55
; GFX11-NEXT:    ; implicit-def: $vgpr64
; GFX11-NEXT:    ; implicit-def: $vgpr65
; GFX11-NEXT:    ; implicit-def: $vgpr66
; GFX11-NEXT:    ; implicit-def: $vgpr51
; GFX11-NEXT:    ; implicit-def: $vgpr52
; GFX11-NEXT:    ; implicit-def: $vgpr53
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB38_2
; GFX11-NEXT:  .LBB38_4: ; %cmp.true
; GFX11-NEXT:    v_add_nc_u16 v0, v31, 3
; GFX11-NEXT:    v_add_nc_u16 v1, v32, 3
; GFX11-NEXT:    v_add_nc_u16 v2, v33, 3
; GFX11-NEXT:    v_add_nc_u16 v3, v34, 3
; GFX11-NEXT:    v_add_nc_u16 v4, v35, 3
; GFX11-NEXT:    v_add_nc_u16 v5, v36, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v37, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v38, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v16, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v18, 3
; GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v67, v0
; GFX11-NEXT:    v_or_b32_e32 v1, v68, v1
; GFX11-NEXT:    v_or_b32_e32 v2, v69, v2
; GFX11-NEXT:    v_or_b32_e32 v3, v70, v3
; GFX11-NEXT:    v_or_b32_e32 v4, v71, v4
; GFX11-NEXT:    v_or_b32_e32 v5, v54, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v55, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v64, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v65, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v66, v9
; GFX11-NEXT:    v_add_nc_u16 v0, 0x300, v0
; GFX11-NEXT:    v_add_nc_u16 v1, 0x300, v1
; GFX11-NEXT:    v_add_nc_u16 v2, 0x300, v2
; GFX11-NEXT:    v_add_nc_u16 v3, 0x300, v3
; GFX11-NEXT:    v_add_nc_u16 v4, 0x300, v4
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; GFX11-NEXT:    v_or_b32_e32 v0, v0, v1
; GFX11-NEXT:    v_or_b32_e32 v1, v2, v3
; GFX11-NEXT:    v_or_b32_e32 v2, v4, v5
; GFX11-NEXT:    v_or_b32_e32 v3, v6, v7
; GFX11-NEXT:    v_or_b32_e32 v4, v8, v9
; GFX11-NEXT:    v_add_nc_u16 v5, v20, 3
; GFX11-NEXT:    v_add_nc_u16 v6, v22, 3
; GFX11-NEXT:    v_add_nc_u16 v7, v24, 3
; GFX11-NEXT:    v_add_nc_u16 v8, v26, 3
; GFX11-NEXT:    v_add_nc_u16 v9, v28, 3
; GFX11-NEXT:    v_add_nc_u16 v10, v30, 3
; GFX11-NEXT:    s_waitcnt vmcnt(0)
; GFX11-NEXT:    v_add_nc_u16 v11, v50, 3
; GFX11-NEXT:    v_add_nc_u16 v12, v49, 3
; GFX11-NEXT:    v_add_nc_u16 v13, v48, 3
; GFX11-NEXT:    v_add_nc_u16 v14, v39, 3
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v11
; GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v51, v5
; GFX11-NEXT:    v_or_b32_e32 v6, v52, v6
; GFX11-NEXT:    v_or_b32_e32 v7, v53, v7
; GFX11-NEXT:    v_or_b32_e32 v8, v27, v8
; GFX11-NEXT:    v_or_b32_e32 v9, v29, v9
; GFX11-NEXT:    v_or_b32_e32 v10, v17, v10
; GFX11-NEXT:    v_or_b32_e32 v11, v19, v11
; GFX11-NEXT:    v_or_b32_e32 v12, v21, v12
; GFX11-NEXT:    v_or_b32_e32 v13, v23, v13
; GFX11-NEXT:    v_or_b32_e32 v14, v25, v14
; GFX11-NEXT:    v_add_nc_u16 v5, 0x300, v5
; GFX11-NEXT:    v_add_nc_u16 v6, 0x300, v6
; GFX11-NEXT:    v_add_nc_u16 v7, 0x300, v7
; GFX11-NEXT:    v_add_nc_u16 v8, 0x300, v8
; GFX11-NEXT:    v_add_nc_u16 v9, 0x300, v9
; GFX11-NEXT:    v_add_nc_u16 v10, 0x300, v10
; GFX11-NEXT:    v_add_nc_u16 v11, 0x300, v11
; GFX11-NEXT:    v_add_nc_u16 v12, 0x300, v12
; GFX11-NEXT:    v_add_nc_u16 v13, 0x300, v13
; GFX11-NEXT:    v_add_nc_u16 v14, 0x300, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v11
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v6
; GFX11-NEXT:    v_or_b32_e32 v6, v7, v8
; GFX11-NEXT:    v_or_b32_e32 v7, v9, v10
; GFX11-NEXT:    v_or_b32_e32 v8, v11, v12
; GFX11-NEXT:    v_or_b32_e32 v9, v13, v14
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <40 x i8> @bitcast_v5i64_to_v40i8(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v40i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GCN-NEXT:    ; implicit-def: $vgpr35
; GCN-NEXT:    ; implicit-def: $vgpr33
; GCN-NEXT:    ; implicit-def: $vgpr32
; GCN-NEXT:    ; implicit-def: $vgpr48
; GCN-NEXT:    ; implicit-def: $vgpr39
; GCN-NEXT:    ; implicit-def: $vgpr38
; GCN-NEXT:    ; implicit-def: $vgpr29
; GCN-NEXT:    ; implicit-def: $vgpr27
; GCN-NEXT:    ; implicit-def: $vgpr26
; GCN-NEXT:    ; implicit-def: $vgpr37
; GCN-NEXT:    ; implicit-def: $vgpr36
; GCN-NEXT:    ; implicit-def: $vgpr34
; GCN-NEXT:    ; implicit-def: $vgpr23
; GCN-NEXT:    ; implicit-def: $vgpr21
; GCN-NEXT:    ; implicit-def: $vgpr20
; GCN-NEXT:    ; implicit-def: $vgpr31
; GCN-NEXT:    ; implicit-def: $vgpr30
; GCN-NEXT:    ; implicit-def: $vgpr28
; GCN-NEXT:    ; implicit-def: $vgpr16
; GCN-NEXT:    ; implicit-def: $vgpr15
; GCN-NEXT:    ; implicit-def: $vgpr14
; GCN-NEXT:    ; implicit-def: $vgpr25
; GCN-NEXT:    ; implicit-def: $vgpr24
; GCN-NEXT:    ; implicit-def: $vgpr22
; GCN-NEXT:    ; implicit-def: $vgpr13
; GCN-NEXT:    ; implicit-def: $vgpr12
; GCN-NEXT:    ; implicit-def: $vgpr11
; GCN-NEXT:    ; implicit-def: $vgpr19
; GCN-NEXT:    ; implicit-def: $vgpr18
; GCN-NEXT:    ; implicit-def: $vgpr17
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB39_2
; GCN-NEXT:  ; %bb.1: ; %cmp.false
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v16, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB39_2: ; %Flow
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB39_4
; GCN-NEXT:  ; %bb.3: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 3, v1
; GCN-NEXT:    v_addc_u32_e32 v2, vcc, 0, v2, vcc
; GCN-NEXT:    v_add_i32_e32 v3, vcc, 3, v3
; GCN-NEXT:    v_addc_u32_e32 v4, vcc, 0, v4, vcc
; GCN-NEXT:    v_add_i32_e32 v5, vcc, 3, v5
; GCN-NEXT:    v_addc_u32_e32 v6, vcc, 0, v6, vcc
; GCN-NEXT:    v_add_i32_e32 v7, vcc, 3, v7
; GCN-NEXT:    v_addc_u32_e32 v8, vcc, 0, v8, vcc
; GCN-NEXT:    v_add_i32_e32 v9, vcc, 3, v9
; GCN-NEXT:    v_addc_u32_e32 v10, vcc, 0, v10, vcc
; GCN-NEXT:    v_alignbit_b32 v11, v10, v9, 24
; GCN-NEXT:    v_alignbit_b32 v12, v10, v9, 16
; GCN-NEXT:    v_alignbit_b32 v13, v10, v9, 8
; GCN-NEXT:    v_alignbit_b32 v14, v8, v7, 24
; GCN-NEXT:    v_alignbit_b32 v15, v8, v7, 16
; GCN-NEXT:    v_alignbit_b32 v16, v8, v7, 8
; GCN-NEXT:    v_alignbit_b32 v20, v6, v5, 24
; GCN-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; GCN-NEXT:    v_alignbit_b32 v23, v6, v5, 8
; GCN-NEXT:    v_alignbit_b32 v26, v4, v3, 24
; GCN-NEXT:    v_alignbit_b32 v27, v4, v3, 16
; GCN-NEXT:    v_alignbit_b32 v29, v4, v3, 8
; GCN-NEXT:    v_alignbit_b32 v32, v2, v1, 24
; GCN-NEXT:    v_alignbit_b32 v33, v2, v1, 16
; GCN-NEXT:    v_alignbit_b32 v35, v2, v1, 8
; GCN-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GCN-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v24, 16, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v25, 8, v8
; GCN-NEXT:    v_lshrrev_b32_e32 v28, 24, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v30, 16, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v31, 8, v6
; GCN-NEXT:    v_lshrrev_b32_e32 v34, 24, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v36, 16, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v37, 8, v4
; GCN-NEXT:    v_lshrrev_b32_e32 v38, 24, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v39, 16, v2
; GCN-NEXT:    v_lshrrev_b32_e32 v48, 8, v2
; GCN-NEXT:  .LBB39_4: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    v_and_b32_e32 v49, 0xff, v1
; GCN-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; GCN-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v32, 24, v32
; GCN-NEXT:    v_and_b32_e32 v50, 0xff, v2
; GCN-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; GCN-NEXT:    v_and_b32_e32 v39, 0xff, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v38, 24, v38
; GCN-NEXT:    v_add_i32_e32 v1, vcc, 4, v0
; GCN-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GCN-NEXT:    v_lshlrev_b32_e32 v29, 8, v29
; GCN-NEXT:    v_and_b32_e32 v27, 0xff, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v26, 24, v26
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 8, v0
; GCN-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GCN-NEXT:    v_lshlrev_b32_e32 v37, 8, v37
; GCN-NEXT:    v_and_b32_e32 v36, 0xff, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v34, 24, v34
; GCN-NEXT:    v_add_i32_e32 v51, vcc, 12, v0
; GCN-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GCN-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; GCN-NEXT:    v_and_b32_e32 v21, 0xff, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v20, 24, v20
; GCN-NEXT:    v_or_b32_e32 v35, v49, v35
; GCN-NEXT:    v_add_i32_e32 v49, vcc, 16, v0
; GCN-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GCN-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; GCN-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GCN-NEXT:    v_lshlrev_b32_e32 v28, 24, v28
; GCN-NEXT:    v_or_b32_e32 v48, v50, v48
; GCN-NEXT:    v_add_i32_e32 v50, vcc, 20, v0
; GCN-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 8, v16
; GCN-NEXT:    v_and_b32_e32 v15, 0xff, v15
; GCN-NEXT:    v_lshlrev_b32_e32 v14, 24, v14
; GCN-NEXT:    v_or_b32_e32 v3, v3, v29
; GCN-NEXT:    v_add_i32_e32 v29, vcc, 24, v0
; GCN-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GCN-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; GCN-NEXT:    v_and_b32_e32 v24, 0xff, v24
; GCN-NEXT:    v_lshlrev_b32_e32 v22, 24, v22
; GCN-NEXT:    v_or_b32_e32 v4, v4, v37
; GCN-NEXT:    v_add_i32_e32 v37, vcc, 28, v0
; GCN-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 8, v13
; GCN-NEXT:    v_and_b32_e32 v12, 0xff, v12
; GCN-NEXT:    v_lshlrev_b32_e32 v11, 24, v11
; GCN-NEXT:    v_or_b32_e32 v5, v5, v23
; GCN-NEXT:    v_add_i32_e32 v23, vcc, 32, v0
; GCN-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GCN-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; GCN-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GCN-NEXT:    v_lshlrev_b32_e32 v17, 24, v17
; GCN-NEXT:    v_or_b32_e32 v6, v6, v31
; GCN-NEXT:    v_add_i32_e32 v31, vcc, 36, v0
; GCN-NEXT:    v_lshlrev_b32_e32 v33, 16, v33
; GCN-NEXT:    v_lshlrev_b32_e32 v39, 16, v39
; GCN-NEXT:    v_lshlrev_b32_e32 v27, 16, v27
; GCN-NEXT:    v_lshlrev_b32_e32 v36, 16, v36
; GCN-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; GCN-NEXT:    v_lshlrev_b32_e32 v30, 16, v30
; GCN-NEXT:    v_or_b32_e32 v7, v7, v16
; GCN-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GCN-NEXT:    v_or_b32_e32 v8, v8, v25
; GCN-NEXT:    v_lshlrev_b32_e32 v16, 16, v24
; GCN-NEXT:    v_or_b32_e32 v9, v9, v13
; GCN-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GCN-NEXT:    v_or_b32_e32 v10, v10, v19
; GCN-NEXT:    v_lshlrev_b32_e32 v13, 16, v18
; GCN-NEXT:    v_and_b32_e32 v18, 0xffff, v35
; GCN-NEXT:    v_or_b32_e32 v19, v32, v33
; GCN-NEXT:    v_and_b32_e32 v24, 0xffff, v48
; GCN-NEXT:    v_or_b32_e32 v25, v38, v39
; GCN-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GCN-NEXT:    v_or_b32_e32 v26, v26, v27
; GCN-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GCN-NEXT:    v_or_b32_e32 v27, v34, v36
; GCN-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GCN-NEXT:    v_or_b32_e32 v20, v20, v21
; GCN-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GCN-NEXT:    v_or_b32_e32 v21, v28, v30
; GCN-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GCN-NEXT:    v_or_b32_e32 v14, v14, v15
; GCN-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GCN-NEXT:    v_or_b32_e32 v15, v22, v16
; GCN-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GCN-NEXT:    v_or_b32_e32 v11, v11, v12
; GCN-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GCN-NEXT:    v_or_b32_e32 v12, v17, v13
; GCN-NEXT:    v_or_b32_e32 v13, v18, v19
; GCN-NEXT:    v_or_b32_e32 v16, v24, v25
; GCN-NEXT:    v_or_b32_e32 v3, v3, v26
; GCN-NEXT:    v_or_b32_e32 v4, v4, v27
; GCN-NEXT:    v_or_b32_e32 v5, v5, v20
; GCN-NEXT:    v_or_b32_e32 v6, v6, v21
; GCN-NEXT:    v_or_b32_e32 v7, v7, v14
; GCN-NEXT:    v_or_b32_e32 v8, v8, v15
; GCN-NEXT:    v_or_b32_e32 v9, v9, v11
; GCN-NEXT:    v_or_b32_e32 v10, v10, v12
; GCN-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v16, v1, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v3, v2, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v4, v51, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v5, v49, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v6, v50, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v7, v29, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v8, v37, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v9, v23, s[0:3], 0 offen
; GCN-NEXT:    buffer_store_dword v10, v31, s[0:3], 0 offen
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v40i8:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; VI-NEXT:    ; implicit-def: $vgpr16
; VI-NEXT:    ; implicit-def: $vgpr48
; VI-NEXT:    ; implicit-def: $vgpr15
; VI-NEXT:    ; implicit-def: $vgpr39
; VI-NEXT:    ; implicit-def: $vgpr38
; VI-NEXT:    ; implicit-def: $vgpr37
; VI-NEXT:    ; implicit-def: $vgpr36
; VI-NEXT:    ; implicit-def: $vgpr35
; VI-NEXT:    ; implicit-def: $vgpr14
; VI-NEXT:    ; implicit-def: $vgpr34
; VI-NEXT:    ; implicit-def: $vgpr33
; VI-NEXT:    ; implicit-def: $vgpr32
; VI-NEXT:    ; implicit-def: $vgpr31
; VI-NEXT:    ; implicit-def: $vgpr30
; VI-NEXT:    ; implicit-def: $vgpr13
; VI-NEXT:    ; implicit-def: $vgpr29
; VI-NEXT:    ; implicit-def: $vgpr28
; VI-NEXT:    ; implicit-def: $vgpr27
; VI-NEXT:    ; implicit-def: $vgpr26
; VI-NEXT:    ; implicit-def: $vgpr25
; VI-NEXT:    ; implicit-def: $vgpr12
; VI-NEXT:    ; implicit-def: $vgpr24
; VI-NEXT:    ; implicit-def: $vgpr23
; VI-NEXT:    ; implicit-def: $vgpr22
; VI-NEXT:    ; implicit-def: $vgpr21
; VI-NEXT:    ; implicit-def: $vgpr20
; VI-NEXT:    ; implicit-def: $vgpr19
; VI-NEXT:    ; implicit-def: $vgpr18
; VI-NEXT:    ; implicit-def: $vgpr17
; VI-NEXT:    ; implicit-def: $vgpr11
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB39_2
; VI-NEXT:  ; %bb.1: ; %cmp.false
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB39_2: ; %Flow
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB39_4
; VI-NEXT:  ; %bb.3: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v1
; VI-NEXT:    v_addc_u32_e32 v2, vcc, 0, v2, vcc
; VI-NEXT:    v_add_u32_e32 v3, vcc, 3, v3
; VI-NEXT:    v_addc_u32_e32 v4, vcc, 0, v4, vcc
; VI-NEXT:    v_add_u32_e32 v5, vcc, 3, v5
; VI-NEXT:    v_addc_u32_e32 v6, vcc, 0, v6, vcc
; VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v7
; VI-NEXT:    v_addc_u32_e32 v8, vcc, 0, v8, vcc
; VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v9
; VI-NEXT:    v_addc_u32_e32 v10, vcc, 0, v10, vcc
; VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; VI-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; VI-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; VI-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; VI-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; VI-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; VI-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; VI-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; VI-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; VI-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; VI-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; VI-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; VI-NEXT:  .LBB39_4: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; VI-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; VI-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; VI-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; VI-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 8, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; VI-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; VI-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 16, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; VI-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; VI-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 24, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; VI-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; VI-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; VI-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; VI-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; VI-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v40i8:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v11
; GFX9-NEXT:    ; implicit-def: $vgpr16
; GFX9-NEXT:    ; implicit-def: $vgpr48
; GFX9-NEXT:    ; implicit-def: $vgpr15
; GFX9-NEXT:    ; implicit-def: $vgpr39
; GFX9-NEXT:    ; implicit-def: $vgpr38
; GFX9-NEXT:    ; implicit-def: $vgpr37
; GFX9-NEXT:    ; implicit-def: $vgpr36
; GFX9-NEXT:    ; implicit-def: $vgpr35
; GFX9-NEXT:    ; implicit-def: $vgpr14
; GFX9-NEXT:    ; implicit-def: $vgpr34
; GFX9-NEXT:    ; implicit-def: $vgpr33
; GFX9-NEXT:    ; implicit-def: $vgpr32
; GFX9-NEXT:    ; implicit-def: $vgpr31
; GFX9-NEXT:    ; implicit-def: $vgpr30
; GFX9-NEXT:    ; implicit-def: $vgpr13
; GFX9-NEXT:    ; implicit-def: $vgpr29
; GFX9-NEXT:    ; implicit-def: $vgpr28
; GFX9-NEXT:    ; implicit-def: $vgpr27
; GFX9-NEXT:    ; implicit-def: $vgpr26
; GFX9-NEXT:    ; implicit-def: $vgpr25
; GFX9-NEXT:    ; implicit-def: $vgpr12
; GFX9-NEXT:    ; implicit-def: $vgpr24
; GFX9-NEXT:    ; implicit-def: $vgpr23
; GFX9-NEXT:    ; implicit-def: $vgpr22
; GFX9-NEXT:    ; implicit-def: $vgpr21
; GFX9-NEXT:    ; implicit-def: $vgpr20
; GFX9-NEXT:    ; implicit-def: $vgpr19
; GFX9-NEXT:    ; implicit-def: $vgpr18
; GFX9-NEXT:    ; implicit-def: $vgpr17
; GFX9-NEXT:    ; implicit-def: $vgpr11
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB39_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.false
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB39_2: ; %Flow
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB39_4
; GFX9-NEXT:  ; %bb.3: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v1, vcc, 3, v1
; GFX9-NEXT:    v_addc_co_u32_e32 v2, vcc, 0, v2, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v3, vcc, 3, v3
; GFX9-NEXT:    v_addc_co_u32_e32 v4, vcc, 0, v4, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v5, vcc, 3, v5
; GFX9-NEXT:    v_addc_co_u32_e32 v6, vcc, 0, v6, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v7, vcc, 3, v7
; GFX9-NEXT:    v_addc_co_u32_e32 v8, vcc, 0, v8, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v9, vcc, 3, v9
; GFX9-NEXT:    v_addc_co_u32_e32 v10, vcc, 0, v10, vcc
; GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX9-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX9-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX9-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX9-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX9-NEXT:  .LBB39_4: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_lshlrev_b16_e32 v15, 8, v15
; GFX9-NEXT:    v_lshlrev_b16_e32 v16, 8, v16
; GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v39
; GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v37
; GFX9-NEXT:    v_or_b32_sdwa v2, v38, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v36
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v14
; GFX9-NEXT:    v_or_b32_sdwa v1, v3, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v35, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v34
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v32
; GFX9-NEXT:    v_or_b32_sdwa v1, v4, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v33, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v31
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v13
; GFX9-NEXT:    v_or_b32_sdwa v1, v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v30, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v29
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v27
; GFX9-NEXT:    v_or_b32_sdwa v1, v6, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v28, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v26
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v12
; GFX9-NEXT:    v_or_b32_sdwa v1, v7, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v25, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v24
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v22
; GFX9-NEXT:    v_or_b32_sdwa v1, v8, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v21
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v11
; GFX9-NEXT:    v_or_b32_sdwa v1, v9, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; GFX9-NEXT:    v_lshlrev_b16_e32 v1, 8, v19
; GFX9-NEXT:    v_lshlrev_b16_e32 v2, 8, v17
; GFX9-NEXT:    v_or_b32_sdwa v1, v10, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v2, v18, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v40i8:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v11
; GFX11-NEXT:    ; implicit-def: $vgpr16
; GFX11-NEXT:    ; implicit-def: $vgpr48
; GFX11-NEXT:    ; implicit-def: $vgpr15
; GFX11-NEXT:    ; implicit-def: $vgpr39
; GFX11-NEXT:    ; implicit-def: $vgpr38
; GFX11-NEXT:    ; implicit-def: $vgpr37
; GFX11-NEXT:    ; implicit-def: $vgpr36
; GFX11-NEXT:    ; implicit-def: $vgpr35
; GFX11-NEXT:    ; implicit-def: $vgpr14
; GFX11-NEXT:    ; implicit-def: $vgpr34
; GFX11-NEXT:    ; implicit-def: $vgpr33
; GFX11-NEXT:    ; implicit-def: $vgpr32
; GFX11-NEXT:    ; implicit-def: $vgpr31
; GFX11-NEXT:    ; implicit-def: $vgpr30
; GFX11-NEXT:    ; implicit-def: $vgpr13
; GFX11-NEXT:    ; implicit-def: $vgpr29
; GFX11-NEXT:    ; implicit-def: $vgpr28
; GFX11-NEXT:    ; implicit-def: $vgpr27
; GFX11-NEXT:    ; implicit-def: $vgpr26
; GFX11-NEXT:    ; implicit-def: $vgpr25
; GFX11-NEXT:    ; implicit-def: $vgpr12
; GFX11-NEXT:    ; implicit-def: $vgpr24
; GFX11-NEXT:    ; implicit-def: $vgpr23
; GFX11-NEXT:    ; implicit-def: $vgpr22
; GFX11-NEXT:    ; implicit-def: $vgpr21
; GFX11-NEXT:    ; implicit-def: $vgpr20
; GFX11-NEXT:    ; implicit-def: $vgpr11
; GFX11-NEXT:    ; implicit-def: $vgpr19
; GFX11-NEXT:    ; implicit-def: $vgpr18
; GFX11-NEXT:    ; implicit-def: $vgpr17
; GFX11-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_cbranch_execz .LBB39_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.false
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB39_2: ; %Flow
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB39_4
; GFX11-NEXT:  ; %bb.3: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v3, vcc_lo, v3, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v4, null, 0, v4, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v5, vcc_lo, v5, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v6, null, 0, v6, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v7, vcc_lo, v7, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v8, null, 0, v8, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v9, vcc_lo, v9, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v10, null, 0, v10, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v1, vcc_lo, v1, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v2, null, 0, v2, vcc_lo
; GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[9:10]
; GFX11-NEXT:    v_lshrrev_b64 v[12:13], 24, v[7:8]
; GFX11-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[3:4]
; GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[1:2]
; GFX11-NEXT:    v_lshrrev_b32_e32 v17, 24, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v18, 16, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v19, 8, v10
; GFX11-NEXT:    v_lshrrev_b32_e32 v20, 16, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v21, 8, v9
; GFX11-NEXT:    v_lshrrev_b32_e32 v22, 24, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v23, 16, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v24, 8, v8
; GFX11-NEXT:    v_lshrrev_b32_e32 v25, 16, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v26, 8, v7
; GFX11-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v28, 16, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v29, 8, v6
; GFX11-NEXT:    v_lshrrev_b32_e32 v30, 16, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v31, 8, v5
; GFX11-NEXT:    v_lshrrev_b32_e32 v32, 24, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v33, 16, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v34, 8, v4
; GFX11-NEXT:    v_lshrrev_b32_e32 v35, 16, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v36, 8, v3
; GFX11-NEXT:    v_lshrrev_b32_e32 v37, 24, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v38, 16, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v39, 8, v2
; GFX11-NEXT:    v_lshrrev_b32_e32 v48, 16, v1
; GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v1
; GFX11-NEXT:  .LBB39_4: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v16
; GFX11-NEXT:    v_and_b32_e32 v48, 0xff, v48
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; GFX11-NEXT:    v_lshlrev_b16 v36, 8, v36
; GFX11-NEXT:    v_and_b32_e32 v35, 0xff, v35
; GFX11-NEXT:    v_lshlrev_b16 v14, 8, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; GFX11-NEXT:    v_lshlrev_b16 v31, 8, v31
; GFX11-NEXT:    v_and_b32_e32 v30, 0xff, v30
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; GFX11-NEXT:    v_lshlrev_b16 v39, 8, v39
; GFX11-NEXT:    v_and_b32_e32 v38, 0xff, v38
; GFX11-NEXT:    v_lshlrev_b16 v37, 8, v37
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v16
; GFX11-NEXT:    v_or_b32_e32 v15, v48, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v36
; GFX11-NEXT:    v_or_b32_e32 v14, v35, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; GFX11-NEXT:    v_or_b32_e32 v13, v30, v13
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v39
; GFX11-NEXT:    v_or_b32_e32 v16, v38, v37
; GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; GFX11-NEXT:    v_or_b32_e32 v1, v1, v15
; GFX11-NEXT:    v_or_b32_e32 v3, v3, v14
; GFX11-NEXT:    v_or_b32_e32 v5, v5, v13
; GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; GFX11-NEXT:    v_lshlrev_b16 v13, 8, v29
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v28
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v27
; GFX11-NEXT:    v_or_b32_e32 v2, v2, v16
; GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v26
; GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; GFX11-NEXT:    v_lshlrev_b16 v34, 8, v34
; GFX11-NEXT:    v_and_b32_e32 v33, 0xff, v33
; GFX11-NEXT:    v_lshlrev_b16 v32, 8, v32
; GFX11-NEXT:    v_and_b32_e32 v25, 0xff, v25
; GFX11-NEXT:    v_lshlrev_b16 v12, 8, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; GFX11-NEXT:    v_lshlrev_b16 v24, 8, v24
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v13, v14, v15
; GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v23
; GFX11-NEXT:    v_lshlrev_b16 v15, 8, v22
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v16
; GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; GFX11-NEXT:    v_lshlrev_b16 v16, 8, v21
; GFX11-NEXT:    v_and_b32_e32 v20, 0xff, v20
; GFX11-NEXT:    v_lshlrev_b16 v11, 8, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; GFX11-NEXT:    v_lshlrev_b16 v19, 8, v19
; GFX11-NEXT:    v_and_b32_e32 v18, 0xff, v18
; GFX11-NEXT:    v_lshlrev_b16 v17, 8, v17
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v34
; GFX11-NEXT:    v_or_b32_e32 v32, v33, v32
; GFX11-NEXT:    v_or_b32_e32 v12, v25, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v24
; GFX11-NEXT:    v_or_b32_e32 v14, v14, v15
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v16
; GFX11-NEXT:    v_or_b32_e32 v11, v20, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v19
; GFX11-NEXT:    v_or_b32_e32 v15, v18, v17
; GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v32
; GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; GFX11-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; GFX11-NEXT:    v_and_b32_e32 v8, 0xffff, v8
; GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; GFX11-NEXT:    v_or_b32_e32 v4, v4, v30
; GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; GFX11-NEXT:    v_or_b32_e32 v7, v7, v12
; GFX11-NEXT:    v_or_b32_e32 v8, v8, v14
; GFX11-NEXT:    v_or_b32_e32 v9, v9, v11
; GFX11-NEXT:    v_or_b32_e32 v10, v10, v15
; GFX11-NEXT:    s_clause 0x2
; GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define <5 x i64> @bitcast_v5f64_to_v5i64(<5 x double> %a, i32 %b) {
; GCN-LABEL: bitcast_v5f64_to_v5i64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB40_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GCN-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GCN-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GCN-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GCN-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GCN-NEXT:  .LBB40_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5f64_to_v5i64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB40_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; VI-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; VI-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; VI-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; VI-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; VI-NEXT:  .LBB40_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5f64_to_v5i64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB40_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX9-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX9-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX9-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX9-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX9-NEXT:  .LBB40_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5f64_to_v5i64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB40_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_f64 v[0:1], v[0:1], 1.0
; GFX11-NEXT:    v_add_f64 v[2:3], v[2:3], 1.0
; GFX11-NEXT:    v_add_f64 v[4:5], v[4:5], 1.0
; GFX11-NEXT:    v_add_f64 v[6:7], v[6:7], 1.0
; GFX11-NEXT:    v_add_f64 v[8:9], v[8:9], 1.0
; GFX11-NEXT:  .LBB40_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define <5 x double> @bitcast_v5i64_to_v5f64(<5 x i64> %a, i32 %b) {
; GCN-LABEL: bitcast_v5i64_to_v5f64:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GCN-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GCN-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GCN-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GCN-NEXT:    s_cbranch_execz .LBB41_2
; GCN-NEXT:  ; %bb.1: ; %cmp.true
; GCN-NEXT:    v_add_i32_e32 v0, vcc, 3, v0
; GCN-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; GCN-NEXT:    v_add_i32_e32 v2, vcc, 3, v2
; GCN-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; GCN-NEXT:    v_add_i32_e32 v4, vcc, 3, v4
; GCN-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; GCN-NEXT:    v_add_i32_e32 v6, vcc, 3, v6
; GCN-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; GCN-NEXT:    v_add_i32_e32 v8, vcc, 3, v8
; GCN-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; GCN-NEXT:  .LBB41_2: ; %end
; GCN-NEXT:    s_or_b64 exec, exec, s[4:5]
; GCN-NEXT:    s_setpc_b64 s[30:31]
;
; VI-LABEL: bitcast_v5i64_to_v5f64:
; VI:       ; %bb.0:
; VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; VI-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; VI-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; VI-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_cbranch_execz .LBB41_2
; VI-NEXT:  ; %bb.1: ; %cmp.true
; VI-NEXT:    v_add_u32_e32 v0, vcc, 3, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, 0, v1, vcc
; VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, 0, v3, vcc
; VI-NEXT:    v_add_u32_e32 v4, vcc, 3, v4
; VI-NEXT:    v_addc_u32_e32 v5, vcc, 0, v5, vcc
; VI-NEXT:    v_add_u32_e32 v6, vcc, 3, v6
; VI-NEXT:    v_addc_u32_e32 v7, vcc, 0, v7, vcc
; VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v8
; VI-NEXT:    v_addc_u32_e32 v9, vcc, 0, v9, vcc
; VI-NEXT:  .LBB41_2: ; %end
; VI-NEXT:    s_or_b64 exec, exec, s[4:5]
; VI-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-LABEL: bitcast_v5i64_to_v5f64:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v10
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], vcc
; GFX9-NEXT:    s_xor_b64 s[4:5], exec, s[4:5]
; GFX9-NEXT:    s_andn2_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_cbranch_execz .LBB41_2
; GFX9-NEXT:  ; %bb.1: ; %cmp.true
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, 3, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, 0, v1, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, 3, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, 0, v3, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v4, vcc, 3, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v5, vcc, 0, v5, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v6, vcc, 3, v6
; GFX9-NEXT:    v_addc_co_u32_e32 v7, vcc, 0, v7, vcc
; GFX9-NEXT:    v_add_co_u32_e32 v8, vcc, 3, v8
; GFX9-NEXT:    v_addc_co_u32_e32 v9, vcc, 0, v9, vcc
; GFX9-NEXT:  .LBB41_2: ; %end
; GFX9-NEXT:    s_or_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-LABEL: bitcast_v5i64_to_v5f64:
; GFX11:       ; %bb.0:
; GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-NEXT:    s_mov_b32 s0, exec_lo
; GFX11-NEXT:    v_cmpx_ne_u32_e32 0, v10
; GFX11-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GFX11-NEXT:    s_and_not1_saveexec_b32 s0, s0
; GFX11-NEXT:    s_cbranch_execz .LBB41_2
; GFX11-NEXT:  ; %bb.1: ; %cmp.true
; GFX11-NEXT:    v_add_co_u32 v0, vcc_lo, v0, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v1, null, 0, v1, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v2, vcc_lo, v2, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v3, null, 0, v3, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v4, vcc_lo, v4, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v5, null, 0, v5, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v6, vcc_lo, v6, 3
; GFX11-NEXT:    v_add_co_ci_u32_e64 v7, null, 0, v7, vcc_lo
; GFX11-NEXT:    v_add_co_u32 v8, vcc_lo, v8, 3
; GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GFX11-NEXT:    v_add_co_ci_u32_e64 v9, null, 0, v9, vcc_lo
; GFX11-NEXT:  .LBB41_2: ; %end
; GFX11-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}
