
PreflightDemo_st.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd30  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800bf00  0800bf00  0001bf00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c45c  0800c45c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c45c  0800c45c  0001c45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c464  0800c464  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c464  0800c464  0001c464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c468  0800c468  0001c468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c46c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d88  200001dc  0800c648  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f64  0800c648  00024f64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ac0e  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e60  00000000  00000000  0003ae5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001658  00000000  00000000  0003ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000113c  00000000  00000000  00040318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a74  00000000  00000000  00041454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b583  00000000  00000000  00066ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd4f0  00000000  00000000  0008244b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007398  00000000  00000000  0015f93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00166cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bee8 	.word	0x0800bee8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800bee8 	.word	0x0800bee8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <checkLiftoff>:
#include "main.h"
#include "system.h"
#include "def.h"

uint8_t checkLiftoff()
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
    if (altitude.altitude > 50)
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <checkLiftoff+0x28>)
 8001036:	edd3 7a03 	vldr	s15, [r3, #12]
 800103a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800105c <checkLiftoff+0x2c>
 800103e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	dd01      	ble.n	800104c <checkLiftoff+0x1c>
    { // +acc
        return 1;
 8001048:	2301      	movs	r3, #1
 800104a:	e000      	b.n	800104e <checkLiftoff+0x1e>
    }
    else
        return 0;
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000368 	.word	0x20000368
 800105c:	42480000 	.word	0x42480000

08001060 <checkApogee>:

uint8_t checkApogee()
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0

    if (altitude.altitude > 500 && altitude.diffToMax > 10)
 8001064:	4b0d      	ldr	r3, [pc, #52]	; (800109c <checkApogee+0x3c>)
 8001066:	edd3 7a03 	vldr	s15, [r3, #12]
 800106a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80010a0 <checkApogee+0x40>
 800106e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001076:	dd0b      	ble.n	8001090 <checkApogee+0x30>
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <checkApogee+0x3c>)
 800107a:	edd3 7a07 	vldr	s15, [r3, #28]
 800107e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001082:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108a:	dd01      	ble.n	8001090 <checkApogee+0x30>
    { // altitude.diffToMax ksmna emin ol
        return 1;
 800108c:	2301      	movs	r3, #1
 800108e:	e000      	b.n	8001092 <checkApogee+0x32>
    }
    else
        return 0;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	20000368 	.word	0x20000368
 80010a0:	43fa0000 	.word	0x43fa0000

080010a4 <checkMainParachute>:

uint8_t checkMainParachute()
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
    if (altitude.altitude < MAIN_PARACHUTE_ALTITUDE + 10)
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <checkMainParachute+0x28>)
 80010aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80010ae:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80010d0 <checkMainParachute+0x2c>
 80010b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	d501      	bpl.n	80010c0 <checkMainParachute+0x1c>
    {
        return 1;
 80010bc:	2301      	movs	r3, #1
 80010be:	e000      	b.n	80010c2 <checkMainParachute+0x1e>
    }
    else
        return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	20000368 	.word	0x20000368
 80010d0:	447c8000 	.word	0x447c8000

080010d4 <checkLanding>:
    else
        return 0;
}

uint8_t checkLanding()
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
    if (altitude.altitude < 10 || time.apogeeTime > 31690)
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <checkLanding+0x3c>)
 80010da:	edd3 7a03 	vldr	s15, [r3, #12]
 80010de:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ea:	d409      	bmi.n	8001100 <checkLanding+0x2c>
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <checkLanding+0x40>)
 80010ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80010f2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001118 <checkLanding+0x44>
 80010f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	dd01      	ble.n	8001104 <checkLanding+0x30>
    {
        return 1;
 8001100:	2301      	movs	r3, #1
 8001102:	e000      	b.n	8001106 <checkLanding+0x32>
    }
    else
        return 0;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	20000368 	.word	0x20000368
 8001114:	200003cc 	.word	0x200003cc
 8001118:	46f79400 	.word	0x46f79400

0800111c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001120:	4a0c      	ldr	r2, [pc, #48]	; (8001154 <MX_FREERTOS_Init+0x38>)
 8001122:	2100      	movs	r1, #0
 8001124:	480c      	ldr	r0, [pc, #48]	; (8001158 <MX_FREERTOS_Init+0x3c>)
 8001126:	f003 f95d 	bl	80043e4 <osThreadNew>
 800112a:	4603      	mov	r3, r0
 800112c:	4a0b      	ldr	r2, [pc, #44]	; (800115c <MX_FREERTOS_Init+0x40>)
 800112e:	6013      	str	r3, [r2, #0]

  /* creation of chechState */
  chechStateHandle = osThreadNew(checkStateEntry, NULL, &chechState_attributes);
 8001130:	4a0b      	ldr	r2, [pc, #44]	; (8001160 <MX_FREERTOS_Init+0x44>)
 8001132:	2100      	movs	r1, #0
 8001134:	480b      	ldr	r0, [pc, #44]	; (8001164 <MX_FREERTOS_Init+0x48>)
 8001136:	f003 f955 	bl	80043e4 <osThreadNew>
 800113a:	4603      	mov	r3, r0
 800113c:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <MX_FREERTOS_Init+0x4c>)
 800113e:	6013      	str	r3, [r2, #0]

  /* creation of taskEntry */
  taskEntryHandle = osThreadNew(dataTaskEntry, NULL, &taskEntry_attributes);
 8001140:	4a0a      	ldr	r2, [pc, #40]	; (800116c <MX_FREERTOS_Init+0x50>)
 8001142:	2100      	movs	r1, #0
 8001144:	480a      	ldr	r0, [pc, #40]	; (8001170 <MX_FREERTOS_Init+0x54>)
 8001146:	f003 f94d 	bl	80043e4 <osThreadNew>
 800114a:	4603      	mov	r3, r0
 800114c:	4a09      	ldr	r2, [pc, #36]	; (8001174 <MX_FREERTOS_Init+0x58>)
 800114e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	0800bf90 	.word	0x0800bf90
 8001158:	08001179 	.word	0x08001179
 800115c:	200001fc 	.word	0x200001fc
 8001160:	0800bfb4 	.word	0x0800bfb4
 8001164:	08001189 	.word	0x08001189
 8001168:	20000200 	.word	0x20000200
 800116c:	0800bfd8 	.word	0x0800bfd8
 8001170:	0800128d 	.word	0x0800128d
 8001174:	20000204 	.word	0x20000204

08001178 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001180:	2001      	movs	r0, #1
 8001182:	f003 f9c1 	bl	8004508 <osDelay>
 8001186:	e7fb      	b.n	8001180 <StartDefaultTask+0x8>

08001188 <checkStateEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_checkStateEntry */
void checkStateEntry(void *argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN checkStateEntry */
  /* Infinite loop */
  for (;;)
  {
    sprintf(flightStateData,"%d\n",flightState);
 8001190:	4b39      	ldr	r3, [pc, #228]	; (8001278 <checkStateEntry+0xf0>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	4939      	ldr	r1, [pc, #228]	; (800127c <checkStateEntry+0xf4>)
 8001198:	4839      	ldr	r0, [pc, #228]	; (8001280 <checkStateEntry+0xf8>)
 800119a:	f006 fd7d 	bl	8007c98 <siprintf>
    HAL_UART_Transmit_IT(&huart2, flightStateData, sizeof(flightStateData));
 800119e:	2202      	movs	r2, #2
 80011a0:	4937      	ldr	r1, [pc, #220]	; (8001280 <checkStateEntry+0xf8>)
 80011a2:	4838      	ldr	r0, [pc, #224]	; (8001284 <checkStateEntry+0xfc>)
 80011a4:	f002 f921 	bl	80033ea <HAL_UART_Transmit_IT>

    switch (flightState)
 80011a8:	4b33      	ldr	r3, [pc, #204]	; (8001278 <checkStateEntry+0xf0>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	2b07      	cmp	r3, #7
 80011b0:	d854      	bhi.n	800125c <checkStateEntry+0xd4>
 80011b2:	a201      	add	r2, pc, #4	; (adr r2, 80011b8 <checkStateEntry+0x30>)
 80011b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b8:	080011d9 	.word	0x080011d9
 80011bc:	0800125d 	.word	0x0800125d
 80011c0:	0800125d 	.word	0x0800125d
 80011c4:	080011f3 	.word	0x080011f3
 80011c8:	0800120d 	.word	0x0800120d
 80011cc:	0800121f 	.word	0x0800121f
 80011d0:	08001231 	.word	0x08001231
 80011d4:	08001253 	.word	0x08001253
    {
    case START:
      if (checkLiftoff() == 1)
 80011d8:	f7ff ff2a 	bl	8001030 <checkLiftoff>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d13e      	bne.n	8001260 <checkStateEntry+0xd8>
      {
        time.liftoffTime = time.current;
 80011e2:	4b29      	ldr	r3, [pc, #164]	; (8001288 <checkStateEntry+0x100>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a28      	ldr	r2, [pc, #160]	; (8001288 <checkStateEntry+0x100>)
 80011e8:	6093      	str	r3, [r2, #8]
        flightState = AFTER_LIFTOFF;
 80011ea:	4b23      	ldr	r3, [pc, #140]	; (8001278 <checkStateEntry+0xf0>)
 80011ec:	2204      	movs	r2, #4
 80011ee:	701a      	strb	r2, [r3, #0]
      }
      break;
 80011f0:	e036      	b.n	8001260 <checkStateEntry+0xd8>

    case AFTER_LIFTOFF:
      if (checkApogee() == 1)
 80011f2:	f7ff ff35 	bl	8001060 <checkApogee>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d133      	bne.n	8001264 <checkStateEntry+0xdc>
      {
        time.apogeeTime = time.current;
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <checkStateEntry+0x100>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a21      	ldr	r2, [pc, #132]	; (8001288 <checkStateEntry+0x100>)
 8001202:	60d3      	str	r3, [r2, #12]
        flightState = AFTER_APOGEE;
 8001204:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <checkStateEntry+0xf0>)
 8001206:	2205      	movs	r2, #5
 8001208:	701a      	strb	r2, [r3, #0]
      }
      break;
 800120a:	e02b      	b.n	8001264 <checkStateEntry+0xdc>

    case AFTER_APOGEE:
      if (checkMainParachute() == 1)
 800120c:	f7ff ff4a 	bl	80010a4 <checkMainParachute>
 8001210:	4603      	mov	r3, r0
 8001212:	2b01      	cmp	r3, #1
 8001214:	d128      	bne.n	8001268 <checkStateEntry+0xe0>
      {
        flightState = AFTER_MAIN_PAR;
 8001216:	4b18      	ldr	r3, [pc, #96]	; (8001278 <checkStateEntry+0xf0>)
 8001218:	2206      	movs	r2, #6
 800121a:	701a      	strb	r2, [r3, #0]
      }
      break;
 800121c:	e024      	b.n	8001268 <checkStateEntry+0xe0>

    case AFTER_MAIN_PAR:
      if (checkLanding() == 1)
 800121e:	f7ff ff59 	bl	80010d4 <checkLanding>
 8001222:	4603      	mov	r3, r0
 8001224:	2b01      	cmp	r3, #1
 8001226:	d121      	bne.n	800126c <checkStateEntry+0xe4>
      {
        flightState = LANDED;
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <checkStateEntry+0xf0>)
 800122a:	2207      	movs	r2, #7
 800122c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800122e:	e01d      	b.n	800126c <checkStateEntry+0xe4>

    case LANDED:
      if (time.landingTime == 0.0f)
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <checkStateEntry+0x100>)
 8001232:	edd3 7a06 	vldr	s15, [r3, #24]
 8001236:	eef5 7a40 	vcmp.f32	s15, #0.0
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	d103      	bne.n	8001248 <checkStateEntry+0xc0>
      {
        time.landingTime = time.current;
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <checkStateEntry+0x100>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a10      	ldr	r2, [pc, #64]	; (8001288 <checkStateEntry+0x100>)
 8001246:	6193      	str	r3, [r2, #24]
      }
      osDelay(10000); /* TODO: Something for saving power*/
 8001248:	f242 7010 	movw	r0, #10000	; 0x2710
 800124c:	f003 f95c 	bl	8004508 <osDelay>
      break;
 8001250:	e00d      	b.n	800126e <checkStateEntry+0xe6>

    case FLIGHT_FAILURE:
      osDelay(10000); /* TODO: Something for saving power*/
 8001252:	f242 7010 	movw	r0, #10000	; 0x2710
 8001256:	f003 f957 	bl	8004508 <osDelay>
      break;
 800125a:	e008      	b.n	800126e <checkStateEntry+0xe6>

    default:
      // DEBUG_PROFILE_X
      break;
 800125c:	bf00      	nop
 800125e:	e006      	b.n	800126e <checkStateEntry+0xe6>
      break;
 8001260:	bf00      	nop
 8001262:	e004      	b.n	800126e <checkStateEntry+0xe6>
      break;
 8001264:	bf00      	nop
 8001266:	e002      	b.n	800126e <checkStateEntry+0xe6>
      break;
 8001268:	bf00      	nop
 800126a:	e000      	b.n	800126e <checkStateEntry+0xe6>
      break;
 800126c:	bf00      	nop
    }
    osDelay(50);
 800126e:	2032      	movs	r0, #50	; 0x32
 8001270:	f003 f94a 	bl	8004508 <osDelay>
  {
 8001274:	e78c      	b.n	8001190 <checkStateEntry+0x8>
 8001276:	bf00      	nop
 8001278:	20000000 	.word	0x20000000
 800127c:	0800bf24 	.word	0x0800bf24
 8001280:	200001f8 	.word	0x200001f8
 8001284:	200003e8 	.word	0x200003e8
 8001288:	200003cc 	.word	0x200003cc

0800128c <dataTaskEntry>:
   * @param argument: Not used
   * @retval None
   */
/* USER CODE END Header_dataTaskEntry */
void dataTaskEntry(void *argument)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN dataTaskEntry */
    /* Infinite loop */
    for (;;)
    {
      altitudeApogee();
 8001294:	f000 fb10 	bl	80018b8 <altitudeApogee>
      velocityCalculated();
 8001298:	f000 fb32 	bl	8001900 <velocityCalculated>
      altitudeApogee();
 800129c:	e7fa      	b.n	8001294 <dataTaskEntry+0x8>
	...

080012a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08a      	sub	sp, #40	; 0x28
 80012a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	4b2d      	ldr	r3, [pc, #180]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a2c      	ldr	r2, [pc, #176]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b2a      	ldr	r3, [pc, #168]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b26      	ldr	r3, [pc, #152]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a25      	ldr	r2, [pc, #148]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b23      	ldr	r3, [pc, #140]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a1e      	ldr	r2, [pc, #120]	; (8001370 <MX_GPIO_Init+0xd0>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b1c      	ldr	r3, [pc, #112]	; (8001370 <MX_GPIO_Init+0xd0>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	4b18      	ldr	r3, [pc, #96]	; (8001370 <MX_GPIO_Init+0xd0>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a17      	ldr	r2, [pc, #92]	; (8001370 <MX_GPIO_Init+0xd0>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <MX_GPIO_Init+0xd0>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	2120      	movs	r1, #32
 800132a:	4812      	ldr	r0, [pc, #72]	; (8001374 <MX_GPIO_Init+0xd4>)
 800132c:	f000 ff2e 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001336:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800133a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	4619      	mov	r1, r3
 8001346:	480c      	ldr	r0, [pc, #48]	; (8001378 <MX_GPIO_Init+0xd8>)
 8001348:	f000 fd8c 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800134c:	2320      	movs	r3, #32
 800134e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_GPIO_Init+0xd4>)
 8001364:	f000 fd7e 	bl	8001e64 <HAL_GPIO_Init>

}
 8001368:	bf00      	nop
 800136a:	3728      	adds	r7, #40	; 0x28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40023800 	.word	0x40023800
 8001374:	40020000 	.word	0x40020000
 8001378:	40020800 	.word	0x40020800

0800137c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]

  if (huart->Instance == huart2.Instance)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <HAL_UART_RxCpltCallback+0x74>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d126      	bne.n	80013de <HAL_UART_RxCpltCallback+0x62>
  {

    if (rxBuffer[0] != '\n')
 8001390:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <HAL_UART_RxCpltCallback+0x78>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b0a      	cmp	r3, #10
 8001396:	d00d      	beq.n	80013b4 <HAL_UART_RxCpltCallback+0x38>
    {
      rxStr[rxIndex] = rxBuffer[0];
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <HAL_UART_RxCpltCallback+0x7c>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <HAL_UART_RxCpltCallback+0x78>)
 80013a0:	7819      	ldrb	r1, [r3, #0]
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <HAL_UART_RxCpltCallback+0x80>)
 80013a4:	5499      	strb	r1, [r3, r2]
      rxIndex++;
 80013a6:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <HAL_UART_RxCpltCallback+0x7c>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	3301      	adds	r3, #1
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <HAL_UART_RxCpltCallback+0x7c>)
 80013b0:	701a      	strb	r2, [r3, #0]
 80013b2:	e014      	b.n	80013de <HAL_UART_RxCpltCallback+0x62>
    }
    else
    {
      //parseData(rxStr);
      parseKongrulData(rxStr);
 80013b4:	4811      	ldr	r0, [pc, #68]	; (80013fc <HAL_UART_RxCpltCallback+0x80>)
 80013b6:	f000 fa57 	bl	8001868 <parseKongrulData>
      rxIndex = 0;
 80013ba:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <HAL_UART_RxCpltCallback+0x7c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < sizeof(rxStr); i++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	e007      	b.n	80013d6 <HAL_UART_RxCpltCallback+0x5a>
      {
        rxStr[i] = '\0';
 80013c6:	4a0d      	ldr	r2, [pc, #52]	; (80013fc <HAL_UART_RxCpltCallback+0x80>)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < sizeof(rxStr); i++)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3301      	adds	r3, #1
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80013dc:	d3f3      	bcc.n	80013c6 <HAL_UART_RxCpltCallback+0x4a>
      }
    }
  }
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80013de:	2201      	movs	r2, #1
 80013e0:	4904      	ldr	r1, [pc, #16]	; (80013f4 <HAL_UART_RxCpltCallback+0x78>)
 80013e2:	4803      	ldr	r0, [pc, #12]	; (80013f0 <HAL_UART_RxCpltCallback+0x74>)
 80013e4:	f002 f846 	bl	8003474 <HAL_UART_Receive_IT>
}
 80013e8:	bf00      	nop
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200003e8 	.word	0x200003e8
 80013f4:	20000208 	.word	0x20000208
 80013f8:	2000020a 	.word	0x2000020a
 80013fc:	2000020c 	.word	0x2000020c

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001404:	f000 fb78 	bl	8001af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001408:	f000 f814 	bl	8001434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140c:	f7ff ff48 	bl	80012a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001410:	f000 face 	bl	80019b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001414:	2201      	movs	r2, #1
 8001416:	4905      	ldr	r1, [pc, #20]	; (800142c <main+0x2c>)
 8001418:	4805      	ldr	r0, [pc, #20]	; (8001430 <main+0x30>)
 800141a:	f002 f82b 	bl	8003474 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800141e:	f002 ff97 	bl	8004350 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001422:	f7ff fe7b 	bl	800111c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001426:	f002 ffb7 	bl	8004398 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800142a:	e7fe      	b.n	800142a <main+0x2a>
 800142c:	20000208 	.word	0x20000208
 8001430:	200003e8 	.word	0x200003e8

08001434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b094      	sub	sp, #80	; 0x50
 8001438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	2234      	movs	r2, #52	; 0x34
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f006 fcb9 	bl	8007dba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001448:	f107 0308 	add.w	r3, r7, #8
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001458:	2300      	movs	r3, #0
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <SystemClock_Config+0xd4>)
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	4a29      	ldr	r2, [pc, #164]	; (8001508 <SystemClock_Config+0xd4>)
 8001462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001466:	6413      	str	r3, [r2, #64]	; 0x40
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <SystemClock_Config+0xd4>)
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001474:	2300      	movs	r3, #0
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <SystemClock_Config+0xd8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001480:	4a22      	ldr	r2, [pc, #136]	; (800150c <SystemClock_Config+0xd8>)
 8001482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001486:	6013      	str	r3, [r2, #0]
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <SystemClock_Config+0xd8>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001494:	2302      	movs	r3, #2
 8001496:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001498:	2301      	movs	r3, #1
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800149c:	2310      	movs	r3, #16
 800149e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a0:	2302      	movs	r3, #2
 80014a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014a4:	2300      	movs	r3, #0
 80014a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80014a8:	2310      	movs	r3, #16
 80014aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80014b2:	2304      	movs	r3, #4
 80014b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 f9f8 	bl	80028b8 <HAL_RCC_OscConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014ce:	f000 f82e 	bl	800152e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d2:	230f      	movs	r3, #15
 80014d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d6:	2302      	movs	r3, #2
 80014d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 fe66 	bl	80021c0 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014fa:	f000 f818 	bl	800152e <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3750      	adds	r7, #80	; 0x50
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800
 800150c:	40007000 	.word	0x40007000

08001510 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001520:	d101      	bne.n	8001526 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001522:	f000 fb0b 	bl	8001b3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001532:	b672      	cpsid	i
}
 8001534:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001536:	e7fe      	b.n	8001536 <Error_Handler+0x8>

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_MspInit+0x54>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	4a11      	ldr	r2, [pc, #68]	; (800158c <HAL_MspInit+0x54>)
 8001548:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800154c:	6453      	str	r3, [r2, #68]	; 0x44
 800154e:	4b0f      	ldr	r3, [pc, #60]	; (800158c <HAL_MspInit+0x54>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	603b      	str	r3, [r7, #0]
 800155e:	4b0b      	ldr	r3, [pc, #44]	; (800158c <HAL_MspInit+0x54>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <HAL_MspInit+0x54>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001568:	6413      	str	r3, [r2, #64]	; 0x40
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <HAL_MspInit+0x54>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	210f      	movs	r1, #15
 800157a:	f06f 0001 	mvn.w	r0, #1
 800157e:	f000 fbb5 	bl	8001cec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800

08001590 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08e      	sub	sp, #56	; 0x38
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800159c:	2300      	movs	r3, #0
 800159e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	4b34      	ldr	r3, [pc, #208]	; (8001678 <HAL_InitTick+0xe8>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	4a33      	ldr	r2, [pc, #204]	; (8001678 <HAL_InitTick+0xe8>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6413      	str	r3, [r2, #64]	; 0x40
 80015b0:	4b31      	ldr	r3, [pc, #196]	; (8001678 <HAL_InitTick+0xe8>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015bc:	f107 0210 	add.w	r2, r7, #16
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4611      	mov	r1, r2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f000 ff14 	bl	80023f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d103      	bne.n	80015de <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015d6:	f000 fee5 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 80015da:	6378      	str	r0, [r7, #52]	; 0x34
 80015dc:	e004      	b.n	80015e8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015de:	f000 fee1 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 80015e2:	4603      	mov	r3, r0
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ea:	4a24      	ldr	r2, [pc, #144]	; (800167c <HAL_InitTick+0xec>)
 80015ec:	fba2 2303 	umull	r2, r3, r2, r3
 80015f0:	0c9b      	lsrs	r3, r3, #18
 80015f2:	3b01      	subs	r3, #1
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80015f6:	4b22      	ldr	r3, [pc, #136]	; (8001680 <HAL_InitTick+0xf0>)
 80015f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80015fe:	4b20      	ldr	r3, [pc, #128]	; (8001680 <HAL_InitTick+0xf0>)
 8001600:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001604:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001606:	4a1e      	ldr	r2, [pc, #120]	; (8001680 <HAL_InitTick+0xf0>)
 8001608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800160a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800160c:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <HAL_InitTick+0xf0>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_InitTick+0xf0>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <HAL_InitTick+0xf0>)
 800161a:	2200      	movs	r2, #0
 800161c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800161e:	4818      	ldr	r0, [pc, #96]	; (8001680 <HAL_InitTick+0xf0>)
 8001620:	f001 fbe8 	bl	8002df4 <HAL_TIM_Base_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800162a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800162e:	2b00      	cmp	r3, #0
 8001630:	d11b      	bne.n	800166a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001632:	4813      	ldr	r0, [pc, #76]	; (8001680 <HAL_InitTick+0xf0>)
 8001634:	f001 fc38 	bl	8002ea8 <HAL_TIM_Base_Start_IT>
 8001638:	4603      	mov	r3, r0
 800163a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800163e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001642:	2b00      	cmp	r3, #0
 8001644:	d111      	bne.n	800166a <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001646:	201c      	movs	r0, #28
 8001648:	f000 fb6c 	bl	8001d24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b0f      	cmp	r3, #15
 8001650:	d808      	bhi.n	8001664 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001652:	2200      	movs	r2, #0
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	201c      	movs	r0, #28
 8001658:	f000 fb48 	bl	8001cec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800165c:	4a09      	ldr	r2, [pc, #36]	; (8001684 <HAL_InitTick+0xf4>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e002      	b.n	800166a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800166a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800166e:	4618      	mov	r0, r3
 8001670:	3738      	adds	r7, #56	; 0x38
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	431bde83 	.word	0x431bde83
 8001680:	2000031c 	.word	0x2000031c
 8001684:	20000008 	.word	0x20000008

08001688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800168c:	e7fe      	b.n	800168c <NMI_Handler+0x4>

0800168e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001692:	e7fe      	b.n	8001692 <HardFault_Handler+0x4>

08001694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001698:	e7fe      	b.n	8001698 <MemManage_Handler+0x4>

0800169a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169a:	b480      	push	{r7}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800169e:	e7fe      	b.n	800169e <BusFault_Handler+0x4>

080016a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <UsageFault_Handler+0x4>

080016a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016b8:	4802      	ldr	r0, [pc, #8]	; (80016c4 <TIM2_IRQHandler+0x10>)
 80016ba:	f001 fc65 	bl	8002f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000031c 	.word	0x2000031c

080016c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016cc:	4802      	ldr	r0, [pc, #8]	; (80016d8 <USART2_IRQHandler+0x10>)
 80016ce:	f001 ff01 	bl	80034d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200003e8 	.word	0x200003e8

080016dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return 1;
 80016e0:	2301      	movs	r3, #1
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <_kill>:

int _kill(int pid, int sig)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016f6:	f006 fc09 	bl	8007f0c <__errno>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2216      	movs	r2, #22
 80016fe:	601a      	str	r2, [r3, #0]
  return -1;
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <_exit>:

void _exit (int status)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001714:	f04f 31ff 	mov.w	r1, #4294967295
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff ffe7 	bl	80016ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800171e:	e7fe      	b.n	800171e <_exit+0x12>

08001720 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e00a      	b.n	8001748 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001732:	f3af 8000 	nop.w
 8001736:	4601      	mov	r1, r0
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	60ba      	str	r2, [r7, #8]
 800173e:	b2ca      	uxtb	r2, r1
 8001740:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbf0      	blt.n	8001732 <_read+0x12>
  }

  return len;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b086      	sub	sp, #24
 800175e:	af00      	add	r7, sp, #0
 8001760:	60f8      	str	r0, [r7, #12]
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	e009      	b.n	8001780 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	60ba      	str	r2, [r7, #8]
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	3301      	adds	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	429a      	cmp	r2, r3
 8001786:	dbf1      	blt.n	800176c <_write+0x12>
  }
  return len;
 8001788:	687b      	ldr	r3, [r7, #4]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <_close>:

int _close(int file)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ba:	605a      	str	r2, [r3, #4]
  return 0;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <_isatty>:

int _isatty(int file)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017d2:	2301      	movs	r3, #1
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001804:	4a14      	ldr	r2, [pc, #80]	; (8001858 <_sbrk+0x5c>)
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <_sbrk+0x60>)
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001810:	4b13      	ldr	r3, [pc, #76]	; (8001860 <_sbrk+0x64>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d102      	bne.n	800181e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <_sbrk+0x64>)
 800181a:	4a12      	ldr	r2, [pc, #72]	; (8001864 <_sbrk+0x68>)
 800181c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	429a      	cmp	r2, r3
 800182a:	d207      	bcs.n	800183c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800182c:	f006 fb6e 	bl	8007f0c <__errno>
 8001830:	4603      	mov	r3, r0
 8001832:	220c      	movs	r2, #12
 8001834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e009      	b.n	8001850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800183c:	4b08      	ldr	r3, [pc, #32]	; (8001860 <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <_sbrk+0x64>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	4a05      	ldr	r2, [pc, #20]	; (8001860 <_sbrk+0x64>)
 800184c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20020000 	.word	0x20020000
 800185c:	00000400 	.word	0x00000400
 8001860:	20000364 	.word	0x20000364
 8001864:	20004f68 	.word	0x20004f68

08001868 <parseKongrulData>:
           &bpc.mag.y, &bpc.mag.z,
           &bpc.gyro.x, &bpc.gyro.y, &bpc.gyro.z);
}

void parseKongrulData(uint8_t *data)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af06      	add	r7, sp, #24
 800186e:	6078      	str	r0, [r7, #4]
    sscanf(data, "%f, %f, %f, %f, %f, %f, %f",
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <parseKongrulData+0x30>)
 8001872:	9304      	str	r3, [sp, #16]
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <parseKongrulData+0x34>)
 8001876:	9303      	str	r3, [sp, #12]
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <parseKongrulData+0x38>)
 800187a:	9302      	str	r3, [sp, #8]
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <parseKongrulData+0x3c>)
 800187e:	9301      	str	r3, [sp, #4]
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <parseKongrulData+0x40>)
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <parseKongrulData+0x44>)
 8001886:	4a0a      	ldr	r2, [pc, #40]	; (80018b0 <parseKongrulData+0x48>)
 8001888:	490a      	ldr	r1, [pc, #40]	; (80018b4 <parseKongrulData+0x4c>)
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f006 fa24 	bl	8007cd8 <siscanf>
           &altitude.altitude, &velocity.verticalVelocity,
           &altitude.temperature, &altitude.humidity,
           &gps.latitude, &gps.longtitude, &time.current);
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200003cc 	.word	0x200003cc
 800189c:	200003b8 	.word	0x200003b8
 80018a0:	200003b4 	.word	0x200003b4
 80018a4:	20000388 	.word	0x20000388
 80018a8:	20000370 	.word	0x20000370
 80018ac:	2000038c 	.word	0x2000038c
 80018b0:	20000374 	.word	0x20000374
 80018b4:	0800bf50 	.word	0x0800bf50

080018b8 <altitudeApogee>:
        time.flightTime = (time.current - time.liftoffTime);
    }
}

void altitudeApogee()
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
    altitude.diffToMax = altitude.maxAltitude - altitude.altitude;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <altitudeApogee+0x44>)
 80018be:	ed93 7a06 	vldr	s14, [r3, #24]
 80018c2:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <altitudeApogee+0x44>)
 80018c4:	edd3 7a03 	vldr	s15, [r3, #12]
 80018c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <altitudeApogee+0x44>)
 80018ce:	edc3 7a07 	vstr	s15, [r3, #28]
    if (altitude.altitude > altitude.maxAltitude)
 80018d2:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <altitudeApogee+0x44>)
 80018d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80018d8:	4b08      	ldr	r3, [pc, #32]	; (80018fc <altitudeApogee+0x44>)
 80018da:	edd3 7a06 	vldr	s15, [r3, #24]
 80018de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	dc00      	bgt.n	80018ea <altitudeApogee+0x32>
    {
        altitude.maxAltitude = altitude.altitude;
    }
}
 80018e8:	e003      	b.n	80018f2 <altitudeApogee+0x3a>
        altitude.maxAltitude = altitude.altitude;
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <altitudeApogee+0x44>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	4a03      	ldr	r2, [pc, #12]	; (80018fc <altitudeApogee+0x44>)
 80018f0:	6193      	str	r3, [r2, #24]
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	20000368 	.word	0x20000368

08001900 <velocityCalculated>:

void velocityCalculated()
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
    altitude.prevAltitude = altitude.altitude;
 8001904:	4b1d      	ldr	r3, [pc, #116]	; (800197c <velocityCalculated+0x7c>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	4a1c      	ldr	r2, [pc, #112]	; (800197c <velocityCalculated+0x7c>)
 800190a:	6113      	str	r3, [r2, #16]

    // calculate vertical velocity m/s
    velocity.timeDiffVertical =
        (time.current - velocity.prevTimeVertical) / 1000.0f;
 800190c:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <velocityCalculated+0x80>)
 800190e:	ed93 7a00 	vldr	s14, [r3]
 8001912:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <velocityCalculated+0x84>)
 8001914:	edd3 7a03 	vldr	s15, [r3, #12]
 8001918:	ee37 7a67 	vsub.f32	s14, s14, s15
 800191c:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001988 <velocityCalculated+0x88>
 8001920:	eec7 7a26 	vdiv.f32	s15, s14, s13
    velocity.timeDiffVertical =
 8001924:	4b17      	ldr	r3, [pc, #92]	; (8001984 <velocityCalculated+0x84>)
 8001926:	edc3 7a02 	vstr	s15, [r3, #8]

    if (velocity.timeDiffVertical >
 800192a:	4b16      	ldr	r3, [pc, #88]	; (8001984 <velocityCalculated+0x84>)
 800192c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001930:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193c:	dc00      	bgt.n	8001940 <velocityCalculated+0x40>
            (velocity.timeDiffVertical);

        altitude.prevAltitudeForVelocity = altitude.altitude;
    }

    return 0;
 800193e:	e018      	b.n	8001972 <velocityCalculated+0x72>
        velocity.prevTimeVertical = time.current;
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <velocityCalculated+0x80>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <velocityCalculated+0x84>)
 8001946:	60d3      	str	r3, [r2, #12]
            (altitude.altitude - altitude.prevAltitudeForVelocity) /
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <velocityCalculated+0x7c>)
 800194a:	ed93 7a03 	vldr	s14, [r3, #12]
 800194e:	4b0b      	ldr	r3, [pc, #44]	; (800197c <velocityCalculated+0x7c>)
 8001950:	edd3 7a05 	vldr	s15, [r3, #20]
 8001954:	ee77 6a67 	vsub.f32	s13, s14, s15
            (velocity.timeDiffVertical);
 8001958:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <velocityCalculated+0x84>)
 800195a:	ed93 7a02 	vldr	s14, [r3, #8]
            (altitude.altitude - altitude.prevAltitudeForVelocity) /
 800195e:	eec6 7a87 	vdiv.f32	s15, s13, s14
        velocity.verticalVelocityCalculated =
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <velocityCalculated+0x84>)
 8001964:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
        altitude.prevAltitudeForVelocity = altitude.altitude;
 8001968:	4b04      	ldr	r3, [pc, #16]	; (800197c <velocityCalculated+0x7c>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	4a03      	ldr	r2, [pc, #12]	; (800197c <velocityCalculated+0x7c>)
 800196e:	6153      	str	r3, [r2, #20]
    return 0;
 8001970:	bf00      	nop
}
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000368 	.word	0x20000368
 8001980:	200003cc 	.word	0x200003cc
 8001984:	2000038c 	.word	0x2000038c
 8001988:	447a0000 	.word	0x447a0000

0800198c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <SystemInit+0x20>)
 8001992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001996:	4a05      	ldr	r2, [pc, #20]	; (80019ac <SystemInit+0x20>)
 8001998:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800199c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019b6:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_USART2_UART_Init+0x50>)
 80019b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019ba:	4b10      	ldr	r3, [pc, #64]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019d6:	220c      	movs	r2, #12
 80019d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019e8:	f001 fcb2 	bl	8003350 <HAL_UART_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019f2:	f7ff fd9c 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200003e8 	.word	0x200003e8
 8001a00:	40004400 	.word	0x40004400

08001a04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	; 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a1d      	ldr	r2, [pc, #116]	; (8001a98 <HAL_UART_MspInit+0x94>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d133      	bne.n	8001a8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b1c      	ldr	r3, [pc, #112]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a34:	6413      	str	r3, [r2, #64]	; 0x40
 8001a36:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a5e:	230c      	movs	r3, #12
 8001a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a6e:	2307      	movs	r3, #7
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4619      	mov	r1, r3
 8001a78:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <HAL_UART_MspInit+0x9c>)
 8001a7a:	f000 f9f3 	bl	8001e64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2105      	movs	r1, #5
 8001a82:	2026      	movs	r0, #38	; 0x26
 8001a84:	f000 f932 	bl	8001cec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a88:	2026      	movs	r0, #38	; 0x26
 8001a8a:	f000 f94b 	bl	8001d24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3728      	adds	r7, #40	; 0x28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40004400 	.word	0x40004400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020000 	.word	0x40020000

08001aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001aa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001adc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aa8:	480d      	ldr	r0, [pc, #52]	; (8001ae0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001aaa:	490e      	ldr	r1, [pc, #56]	; (8001ae4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001aac:	4a0e      	ldr	r2, [pc, #56]	; (8001ae8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab0:	e002      	b.n	8001ab8 <LoopCopyDataInit>

08001ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ab6:	3304      	adds	r3, #4

08001ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001abc:	d3f9      	bcc.n	8001ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001abe:	4a0b      	ldr	r2, [pc, #44]	; (8001aec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ac0:	4c0b      	ldr	r4, [pc, #44]	; (8001af0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac4:	e001      	b.n	8001aca <LoopFillZerobss>

08001ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac8:	3204      	adds	r2, #4

08001aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001acc:	d3fb      	bcc.n	8001ac6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ace:	f7ff ff5d 	bl	800198c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f006 fa21 	bl	8007f18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ad6:	f7ff fc93 	bl	8001400 <main>
  bx  lr    
 8001ada:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001adc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ae8:	0800c46c 	.word	0x0800c46c
  ldr r2, =_sbss
 8001aec:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001af0:	20004f64 	.word	0x20004f64

08001af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001af4:	e7fe      	b.n	8001af4 <ADC_IRQHandler>
	...

08001af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001afc:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <HAL_Init+0x40>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a0d      	ldr	r2, [pc, #52]	; (8001b38 <HAL_Init+0x40>)
 8001b02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <HAL_Init+0x40>)
 8001b0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b14:	4b08      	ldr	r3, [pc, #32]	; (8001b38 <HAL_Init+0x40>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a07      	ldr	r2, [pc, #28]	; (8001b38 <HAL_Init+0x40>)
 8001b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b20:	2003      	movs	r0, #3
 8001b22:	f000 f8d8 	bl	8001cd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b26:	200f      	movs	r0, #15
 8001b28:	f7ff fd32 	bl	8001590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b2c:	f7ff fd04 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40023c00 	.word	0x40023c00

08001b3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <HAL_IncTick+0x20>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_IncTick+0x24>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <HAL_IncTick+0x24>)
 8001b4e:	6013      	str	r3, [r2, #0]
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	2000000c 	.word	0x2000000c
 8001b60:	2000042c 	.word	0x2000042c

08001b64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return uwTick;
 8001b68:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <HAL_GetTick+0x14>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	2000042c 	.word	0x2000042c

08001b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bae:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	60d3      	str	r3, [r2, #12]
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <__NVIC_GetPriorityGrouping+0x18>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	0a1b      	lsrs	r3, r3, #8
 8001bce:	f003 0307 	and.w	r3, r3, #7
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	db0b      	blt.n	8001c0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	4907      	ldr	r1, [pc, #28]	; (8001c18 <__NVIC_EnableIRQ+0x38>)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	095b      	lsrs	r3, r3, #5
 8001c00:	2001      	movs	r0, #1
 8001c02:	fa00 f202 	lsl.w	r2, r0, r2
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000e100 	.word	0xe000e100

08001c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	db0a      	blt.n	8001c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	490c      	ldr	r1, [pc, #48]	; (8001c68 <__NVIC_SetPriority+0x4c>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	440b      	add	r3, r1
 8001c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c44:	e00a      	b.n	8001c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4908      	ldr	r1, [pc, #32]	; (8001c6c <__NVIC_SetPriority+0x50>)
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	3b04      	subs	r3, #4
 8001c54:	0112      	lsls	r2, r2, #4
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	440b      	add	r3, r1
 8001c5a:	761a      	strb	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	e000e100 	.word	0xe000e100
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	; 0x24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f1c3 0307 	rsb	r3, r3, #7
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	bf28      	it	cs
 8001c8e:	2304      	movcs	r3, #4
 8001c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3304      	adds	r3, #4
 8001c96:	2b06      	cmp	r3, #6
 8001c98:	d902      	bls.n	8001ca0 <NVIC_EncodePriority+0x30>
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3b03      	subs	r3, #3
 8001c9e:	e000      	b.n	8001ca2 <NVIC_EncodePriority+0x32>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	4313      	orrs	r3, r2
         );
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3724      	adds	r7, #36	; 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ff4c 	bl	8001b7c <__NVIC_SetPriorityGrouping>
}
 8001ce4:	bf00      	nop
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cfe:	f7ff ff61 	bl	8001bc4 <__NVIC_GetPriorityGrouping>
 8001d02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	68b9      	ldr	r1, [r7, #8]
 8001d08:	6978      	ldr	r0, [r7, #20]
 8001d0a:	f7ff ffb1 	bl	8001c70 <NVIC_EncodePriority>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d14:	4611      	mov	r1, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ff80 	bl	8001c1c <__NVIC_SetPriority>
}
 8001d1c:	bf00      	nop
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ff54 	bl	8001be0 <__NVIC_EnableIRQ>
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d4e:	f7ff ff09 	bl	8001b64 <HAL_GetTick>
 8001d52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d008      	beq.n	8001d72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2280      	movs	r2, #128	; 0x80
 8001d64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e052      	b.n	8001e18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 0216 	bic.w	r2, r2, #22
 8001d80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	695a      	ldr	r2, [r3, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d103      	bne.n	8001da2 <HAL_DMA_Abort+0x62>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d007      	beq.n	8001db2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0208 	bic.w	r2, r2, #8
 8001db0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f022 0201 	bic.w	r2, r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dc2:	e013      	b.n	8001dec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dc4:	f7ff fece 	bl	8001b64 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b05      	cmp	r3, #5
 8001dd0:	d90c      	bls.n	8001dec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2203      	movs	r2, #3
 8001ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e015      	b.n	8001e18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1e4      	bne.n	8001dc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dfe:	223f      	movs	r2, #63	; 0x3f
 8001e00:	409a      	lsls	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d004      	beq.n	8001e3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2280      	movs	r2, #128	; 0x80
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00c      	b.n	8001e58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2205      	movs	r2, #5
 8001e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0201 	bic.w	r2, r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
 8001e7e:	e165      	b.n	800214c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e80:	2201      	movs	r2, #1
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4013      	ands	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	f040 8154 	bne.w	8002146 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d005      	beq.n	8001eb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d130      	bne.n	8001f18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eec:	2201      	movs	r2, #1
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 0201 	and.w	r2, r3, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d017      	beq.n	8001f54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d123      	bne.n	8001fa8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	08da      	lsrs	r2, r3, #3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3208      	adds	r2, #8
 8001f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	220f      	movs	r2, #15
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	691a      	ldr	r2, [r3, #16]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3208      	adds	r2, #8
 8001fa2:	69b9      	ldr	r1, [r7, #24]
 8001fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0203 	and.w	r2, r3, #3
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80ae 	beq.w	8002146 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b5d      	ldr	r3, [pc, #372]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	4a5c      	ldr	r2, [pc, #368]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffa:	4b5a      	ldr	r3, [pc, #360]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002006:	4a58      	ldr	r2, [pc, #352]	; (8002168 <HAL_GPIO_Init+0x304>)
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	089b      	lsrs	r3, r3, #2
 800200c:	3302      	adds	r3, #2
 800200e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	220f      	movs	r2, #15
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a4f      	ldr	r2, [pc, #316]	; (800216c <HAL_GPIO_Init+0x308>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d025      	beq.n	800207e <HAL_GPIO_Init+0x21a>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4e      	ldr	r2, [pc, #312]	; (8002170 <HAL_GPIO_Init+0x30c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d01f      	beq.n	800207a <HAL_GPIO_Init+0x216>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a4d      	ldr	r2, [pc, #308]	; (8002174 <HAL_GPIO_Init+0x310>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d019      	beq.n	8002076 <HAL_GPIO_Init+0x212>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4c      	ldr	r2, [pc, #304]	; (8002178 <HAL_GPIO_Init+0x314>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <HAL_GPIO_Init+0x20e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4b      	ldr	r2, [pc, #300]	; (800217c <HAL_GPIO_Init+0x318>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00d      	beq.n	800206e <HAL_GPIO_Init+0x20a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4a      	ldr	r2, [pc, #296]	; (8002180 <HAL_GPIO_Init+0x31c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <HAL_GPIO_Init+0x206>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a49      	ldr	r2, [pc, #292]	; (8002184 <HAL_GPIO_Init+0x320>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d101      	bne.n	8002066 <HAL_GPIO_Init+0x202>
 8002062:	2306      	movs	r3, #6
 8002064:	e00c      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002066:	2307      	movs	r3, #7
 8002068:	e00a      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800206a:	2305      	movs	r3, #5
 800206c:	e008      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800206e:	2304      	movs	r3, #4
 8002070:	e006      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002072:	2303      	movs	r3, #3
 8002074:	e004      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002076:	2302      	movs	r3, #2
 8002078:	e002      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800207a:	2301      	movs	r3, #1
 800207c:	e000      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800207e:	2300      	movs	r3, #0
 8002080:	69fa      	ldr	r2, [r7, #28]
 8002082:	f002 0203 	and.w	r2, r2, #3
 8002086:	0092      	lsls	r2, r2, #2
 8002088:	4093      	lsls	r3, r2
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002090:	4935      	ldr	r1, [pc, #212]	; (8002168 <HAL_GPIO_Init+0x304>)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	089b      	lsrs	r3, r3, #2
 8002096:	3302      	adds	r3, #2
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800209e:	4b3a      	ldr	r3, [pc, #232]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020c2:	4a31      	ldr	r2, [pc, #196]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020c8:	4b2f      	ldr	r3, [pc, #188]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020ec:	4a26      	ldr	r2, [pc, #152]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020f2:	4b25      	ldr	r3, [pc, #148]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002116:	4a1c      	ldr	r2, [pc, #112]	; (8002188 <HAL_GPIO_Init+0x324>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800211c:	4b1a      	ldr	r3, [pc, #104]	; (8002188 <HAL_GPIO_Init+0x324>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002140:	4a11      	ldr	r2, [pc, #68]	; (8002188 <HAL_GPIO_Init+0x324>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3301      	adds	r3, #1
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	2b0f      	cmp	r3, #15
 8002150:	f67f ae96 	bls.w	8001e80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3724      	adds	r7, #36	; 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40023800 	.word	0x40023800
 8002168:	40013800 	.word	0x40013800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400
 8002174:	40020800 	.word	0x40020800
 8002178:	40020c00 	.word	0x40020c00
 800217c:	40021000 	.word	0x40021000
 8002180:	40021400 	.word	0x40021400
 8002184:	40021800 	.word	0x40021800
 8002188:	40013c00 	.word	0x40013c00

0800218c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
 8002198:	4613      	mov	r3, r2
 800219a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800219c:	787b      	ldrb	r3, [r7, #1]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a2:	887a      	ldrh	r2, [r7, #2]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021a8:	e003      	b.n	80021b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021aa:	887b      	ldrh	r3, [r7, #2]
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	619a      	str	r2, [r3, #24]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d101      	bne.n	80021d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e0cc      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021d4:	4b68      	ldr	r3, [pc, #416]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 030f 	and.w	r3, r3, #15
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d90c      	bls.n	80021fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e2:	4b65      	ldr	r3, [pc, #404]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ea:	4b63      	ldr	r3, [pc, #396]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e0b8      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d020      	beq.n	800224a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002214:	4b59      	ldr	r3, [pc, #356]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4a58      	ldr	r2, [pc, #352]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800221e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800222c:	4b53      	ldr	r3, [pc, #332]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	4a52      	ldr	r2, [pc, #328]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002232:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002236:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002238:	4b50      	ldr	r3, [pc, #320]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	494d      	ldr	r1, [pc, #308]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	4313      	orrs	r3, r2
 8002248:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d044      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d107      	bne.n	800226e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225e:	4b47      	ldr	r3, [pc, #284]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d119      	bne.n	800229e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e07f      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d003      	beq.n	800227e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800227a:	2b03      	cmp	r3, #3
 800227c:	d107      	bne.n	800228e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227e:	4b3f      	ldr	r3, [pc, #252]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d109      	bne.n	800229e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e06f      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228e:	4b3b      	ldr	r3, [pc, #236]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e067      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800229e:	4b37      	ldr	r3, [pc, #220]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f023 0203 	bic.w	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	4934      	ldr	r1, [pc, #208]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022b0:	f7ff fc58 	bl	8001b64 <HAL_GetTick>
 80022b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b6:	e00a      	b.n	80022ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b8:	f7ff fc54 	bl	8001b64 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e04f      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ce:	4b2b      	ldr	r3, [pc, #172]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 020c 	and.w	r2, r3, #12
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	429a      	cmp	r2, r3
 80022de:	d1eb      	bne.n	80022b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022e0:	4b25      	ldr	r3, [pc, #148]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 030f 	and.w	r3, r3, #15
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d20c      	bcs.n	8002308 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ee:	4b22      	ldr	r3, [pc, #136]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f6:	4b20      	ldr	r3, [pc, #128]	; (8002378 <HAL_RCC_ClockConfig+0x1b8>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	429a      	cmp	r2, r3
 8002302:	d001      	beq.n	8002308 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e032      	b.n	800236e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002314:	4b19      	ldr	r3, [pc, #100]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	4916      	ldr	r1, [pc, #88]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002322:	4313      	orrs	r3, r2
 8002324:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	2b00      	cmp	r3, #0
 8002330:	d009      	beq.n	8002346 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002332:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	490e      	ldr	r1, [pc, #56]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 8002342:	4313      	orrs	r3, r2
 8002344:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002346:	f000 f887 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 800234a:	4602      	mov	r2, r0
 800234c:	4b0b      	ldr	r3, [pc, #44]	; (800237c <HAL_RCC_ClockConfig+0x1bc>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	490a      	ldr	r1, [pc, #40]	; (8002380 <HAL_RCC_ClockConfig+0x1c0>)
 8002358:	5ccb      	ldrb	r3, [r1, r3]
 800235a:	fa22 f303 	lsr.w	r3, r2, r3
 800235e:	4a09      	ldr	r2, [pc, #36]	; (8002384 <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_RCC_ClockConfig+0x1c8>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff f912 	bl	8001590 <HAL_InitTick>

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40023c00 	.word	0x40023c00
 800237c:	40023800 	.word	0x40023800
 8002380:	0800bffc 	.word	0x0800bffc
 8002384:	20000004 	.word	0x20000004
 8002388:	20000008 	.word	0x20000008

0800238c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002392:	681b      	ldr	r3, [r3, #0]
}
 8002394:	4618      	mov	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000004 	.word	0x20000004

080023a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023a8:	f7ff fff0 	bl	800238c <HAL_RCC_GetHCLKFreq>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	0a9b      	lsrs	r3, r3, #10
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	4903      	ldr	r1, [pc, #12]	; (80023c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ba:	5ccb      	ldrb	r3, [r1, r3]
 80023bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40023800 	.word	0x40023800
 80023c8:	0800c00c 	.word	0x0800c00c

080023cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023d0:	f7ff ffdc 	bl	800238c <HAL_RCC_GetHCLKFreq>
 80023d4:	4602      	mov	r2, r0
 80023d6:	4b05      	ldr	r3, [pc, #20]	; (80023ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	0b5b      	lsrs	r3, r3, #13
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	4903      	ldr	r1, [pc, #12]	; (80023f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e2:	5ccb      	ldrb	r3, [r1, r3]
 80023e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40023800 	.word	0x40023800
 80023f0:	0800c00c 	.word	0x0800c00c

080023f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	220f      	movs	r2, #15
 8002402:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002404:	4b12      	ldr	r3, [pc, #72]	; (8002450 <HAL_RCC_GetClockConfig+0x5c>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 0203 	and.w	r2, r3, #3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002410:	4b0f      	ldr	r3, [pc, #60]	; (8002450 <HAL_RCC_GetClockConfig+0x5c>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800241c:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <HAL_RCC_GetClockConfig+0x5c>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002428:	4b09      	ldr	r3, [pc, #36]	; (8002450 <HAL_RCC_GetClockConfig+0x5c>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	08db      	lsrs	r3, r3, #3
 800242e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002436:	4b07      	ldr	r3, [pc, #28]	; (8002454 <HAL_RCC_GetClockConfig+0x60>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 020f 	and.w	r2, r3, #15
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	601a      	str	r2, [r3, #0]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	40023c00 	.word	0x40023c00

08002458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800245c:	b0ae      	sub	sp, #184	; 0xb8
 800245e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002466:	2300      	movs	r3, #0
 8002468:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800247e:	4bcb      	ldr	r3, [pc, #812]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 030c 	and.w	r3, r3, #12
 8002486:	2b0c      	cmp	r3, #12
 8002488:	f200 8206 	bhi.w	8002898 <HAL_RCC_GetSysClockFreq+0x440>
 800248c:	a201      	add	r2, pc, #4	; (adr r2, 8002494 <HAL_RCC_GetSysClockFreq+0x3c>)
 800248e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002492:	bf00      	nop
 8002494:	080024c9 	.word	0x080024c9
 8002498:	08002899 	.word	0x08002899
 800249c:	08002899 	.word	0x08002899
 80024a0:	08002899 	.word	0x08002899
 80024a4:	080024d1 	.word	0x080024d1
 80024a8:	08002899 	.word	0x08002899
 80024ac:	08002899 	.word	0x08002899
 80024b0:	08002899 	.word	0x08002899
 80024b4:	080024d9 	.word	0x080024d9
 80024b8:	08002899 	.word	0x08002899
 80024bc:	08002899 	.word	0x08002899
 80024c0:	08002899 	.word	0x08002899
 80024c4:	080026c9 	.word	0x080026c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024c8:	4bb9      	ldr	r3, [pc, #740]	; (80027b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80024ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80024ce:	e1e7      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024d0:	4bb8      	ldr	r3, [pc, #736]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80024d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80024d6:	e1e3      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024d8:	4bb4      	ldr	r3, [pc, #720]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024e4:	4bb1      	ldr	r3, [pc, #708]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d071      	beq.n	80025d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024f0:	4bae      	ldr	r3, [pc, #696]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	099b      	lsrs	r3, r3, #6
 80024f6:	2200      	movs	r2, #0
 80024f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80024fc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002500:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002508:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800250c:	2300      	movs	r3, #0
 800250e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002512:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002516:	4622      	mov	r2, r4
 8002518:	462b      	mov	r3, r5
 800251a:	f04f 0000 	mov.w	r0, #0
 800251e:	f04f 0100 	mov.w	r1, #0
 8002522:	0159      	lsls	r1, r3, #5
 8002524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002528:	0150      	lsls	r0, r2, #5
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4621      	mov	r1, r4
 8002530:	1a51      	subs	r1, r2, r1
 8002532:	6439      	str	r1, [r7, #64]	; 0x40
 8002534:	4629      	mov	r1, r5
 8002536:	eb63 0301 	sbc.w	r3, r3, r1
 800253a:	647b      	str	r3, [r7, #68]	; 0x44
 800253c:	f04f 0200 	mov.w	r2, #0
 8002540:	f04f 0300 	mov.w	r3, #0
 8002544:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002548:	4649      	mov	r1, r9
 800254a:	018b      	lsls	r3, r1, #6
 800254c:	4641      	mov	r1, r8
 800254e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002552:	4641      	mov	r1, r8
 8002554:	018a      	lsls	r2, r1, #6
 8002556:	4641      	mov	r1, r8
 8002558:	1a51      	subs	r1, r2, r1
 800255a:	63b9      	str	r1, [r7, #56]	; 0x38
 800255c:	4649      	mov	r1, r9
 800255e:	eb63 0301 	sbc.w	r3, r3, r1
 8002562:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002564:	f04f 0200 	mov.w	r2, #0
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002570:	4649      	mov	r1, r9
 8002572:	00cb      	lsls	r3, r1, #3
 8002574:	4641      	mov	r1, r8
 8002576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800257a:	4641      	mov	r1, r8
 800257c:	00ca      	lsls	r2, r1, #3
 800257e:	4610      	mov	r0, r2
 8002580:	4619      	mov	r1, r3
 8002582:	4603      	mov	r3, r0
 8002584:	4622      	mov	r2, r4
 8002586:	189b      	adds	r3, r3, r2
 8002588:	633b      	str	r3, [r7, #48]	; 0x30
 800258a:	462b      	mov	r3, r5
 800258c:	460a      	mov	r2, r1
 800258e:	eb42 0303 	adc.w	r3, r2, r3
 8002592:	637b      	str	r3, [r7, #52]	; 0x34
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	f04f 0300 	mov.w	r3, #0
 800259c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80025a0:	4629      	mov	r1, r5
 80025a2:	024b      	lsls	r3, r1, #9
 80025a4:	4621      	mov	r1, r4
 80025a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025aa:	4621      	mov	r1, r4
 80025ac:	024a      	lsls	r2, r1, #9
 80025ae:	4610      	mov	r0, r2
 80025b0:	4619      	mov	r1, r3
 80025b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025b6:	2200      	movs	r2, #0
 80025b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80025bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80025c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80025c4:	f7fe fb80 	bl	8000cc8 <__aeabi_uldivmod>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4613      	mov	r3, r2
 80025ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80025d2:	e067      	b.n	80026a4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025d4:	4b75      	ldr	r3, [pc, #468]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	099b      	lsrs	r3, r3, #6
 80025da:	2200      	movs	r2, #0
 80025dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80025e0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80025e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80025ee:	2300      	movs	r3, #0
 80025f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80025f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80025f6:	4622      	mov	r2, r4
 80025f8:	462b      	mov	r3, r5
 80025fa:	f04f 0000 	mov.w	r0, #0
 80025fe:	f04f 0100 	mov.w	r1, #0
 8002602:	0159      	lsls	r1, r3, #5
 8002604:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002608:	0150      	lsls	r0, r2, #5
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4621      	mov	r1, r4
 8002610:	1a51      	subs	r1, r2, r1
 8002612:	62b9      	str	r1, [r7, #40]	; 0x28
 8002614:	4629      	mov	r1, r5
 8002616:	eb63 0301 	sbc.w	r3, r3, r1
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002628:	4649      	mov	r1, r9
 800262a:	018b      	lsls	r3, r1, #6
 800262c:	4641      	mov	r1, r8
 800262e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002632:	4641      	mov	r1, r8
 8002634:	018a      	lsls	r2, r1, #6
 8002636:	4641      	mov	r1, r8
 8002638:	ebb2 0a01 	subs.w	sl, r2, r1
 800263c:	4649      	mov	r1, r9
 800263e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800264e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002652:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002656:	4692      	mov	sl, r2
 8002658:	469b      	mov	fp, r3
 800265a:	4623      	mov	r3, r4
 800265c:	eb1a 0303 	adds.w	r3, sl, r3
 8002660:	623b      	str	r3, [r7, #32]
 8002662:	462b      	mov	r3, r5
 8002664:	eb4b 0303 	adc.w	r3, fp, r3
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	f04f 0300 	mov.w	r3, #0
 8002672:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002676:	4629      	mov	r1, r5
 8002678:	028b      	lsls	r3, r1, #10
 800267a:	4621      	mov	r1, r4
 800267c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002680:	4621      	mov	r1, r4
 8002682:	028a      	lsls	r2, r1, #10
 8002684:	4610      	mov	r0, r2
 8002686:	4619      	mov	r1, r3
 8002688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800268c:	2200      	movs	r2, #0
 800268e:	673b      	str	r3, [r7, #112]	; 0x70
 8002690:	677a      	str	r2, [r7, #116]	; 0x74
 8002692:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002696:	f7fe fb17 	bl	8000cc8 <__aeabi_uldivmod>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4613      	mov	r3, r2
 80026a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026a4:	4b41      	ldr	r3, [pc, #260]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	0c1b      	lsrs	r3, r3, #16
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	3301      	adds	r3, #1
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80026b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026be:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80026c6:	e0eb      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026c8:	4b38      	ldr	r3, [pc, #224]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026d4:	4b35      	ldr	r3, [pc, #212]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d06b      	beq.n	80027b8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026e0:	4b32      	ldr	r3, [pc, #200]	; (80027ac <HAL_RCC_GetSysClockFreq+0x354>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	099b      	lsrs	r3, r3, #6
 80026e6:	2200      	movs	r2, #0
 80026e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80026ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80026ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026f2:	663b      	str	r3, [r7, #96]	; 0x60
 80026f4:	2300      	movs	r3, #0
 80026f6:	667b      	str	r3, [r7, #100]	; 0x64
 80026f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80026fc:	4622      	mov	r2, r4
 80026fe:	462b      	mov	r3, r5
 8002700:	f04f 0000 	mov.w	r0, #0
 8002704:	f04f 0100 	mov.w	r1, #0
 8002708:	0159      	lsls	r1, r3, #5
 800270a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800270e:	0150      	lsls	r0, r2, #5
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4621      	mov	r1, r4
 8002716:	1a51      	subs	r1, r2, r1
 8002718:	61b9      	str	r1, [r7, #24]
 800271a:	4629      	mov	r1, r5
 800271c:	eb63 0301 	sbc.w	r3, r3, r1
 8002720:	61fb      	str	r3, [r7, #28]
 8002722:	f04f 0200 	mov.w	r2, #0
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800272e:	4659      	mov	r1, fp
 8002730:	018b      	lsls	r3, r1, #6
 8002732:	4651      	mov	r1, sl
 8002734:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002738:	4651      	mov	r1, sl
 800273a:	018a      	lsls	r2, r1, #6
 800273c:	4651      	mov	r1, sl
 800273e:	ebb2 0801 	subs.w	r8, r2, r1
 8002742:	4659      	mov	r1, fp
 8002744:	eb63 0901 	sbc.w	r9, r3, r1
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002754:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002758:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800275c:	4690      	mov	r8, r2
 800275e:	4699      	mov	r9, r3
 8002760:	4623      	mov	r3, r4
 8002762:	eb18 0303 	adds.w	r3, r8, r3
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	462b      	mov	r3, r5
 800276a:	eb49 0303 	adc.w	r3, r9, r3
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	f04f 0300 	mov.w	r3, #0
 8002778:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800277c:	4629      	mov	r1, r5
 800277e:	024b      	lsls	r3, r1, #9
 8002780:	4621      	mov	r1, r4
 8002782:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002786:	4621      	mov	r1, r4
 8002788:	024a      	lsls	r2, r1, #9
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002792:	2200      	movs	r2, #0
 8002794:	65bb      	str	r3, [r7, #88]	; 0x58
 8002796:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002798:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800279c:	f7fe fa94 	bl	8000cc8 <__aeabi_uldivmod>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4613      	mov	r3, r2
 80027a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80027aa:	e065      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x420>
 80027ac:	40023800 	.word	0x40023800
 80027b0:	00f42400 	.word	0x00f42400
 80027b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b8:	4b3d      	ldr	r3, [pc, #244]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x458>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	099b      	lsrs	r3, r3, #6
 80027be:	2200      	movs	r2, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	4611      	mov	r1, r2
 80027c4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027c8:	653b      	str	r3, [r7, #80]	; 0x50
 80027ca:	2300      	movs	r3, #0
 80027cc:	657b      	str	r3, [r7, #84]	; 0x54
 80027ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80027d2:	4642      	mov	r2, r8
 80027d4:	464b      	mov	r3, r9
 80027d6:	f04f 0000 	mov.w	r0, #0
 80027da:	f04f 0100 	mov.w	r1, #0
 80027de:	0159      	lsls	r1, r3, #5
 80027e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027e4:	0150      	lsls	r0, r2, #5
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4641      	mov	r1, r8
 80027ec:	1a51      	subs	r1, r2, r1
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	4649      	mov	r1, r9
 80027f2:	eb63 0301 	sbc.w	r3, r3, r1
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	f04f 0300 	mov.w	r3, #0
 8002800:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002804:	4659      	mov	r1, fp
 8002806:	018b      	lsls	r3, r1, #6
 8002808:	4651      	mov	r1, sl
 800280a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800280e:	4651      	mov	r1, sl
 8002810:	018a      	lsls	r2, r1, #6
 8002812:	4651      	mov	r1, sl
 8002814:	1a54      	subs	r4, r2, r1
 8002816:	4659      	mov	r1, fp
 8002818:	eb63 0501 	sbc.w	r5, r3, r1
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	00eb      	lsls	r3, r5, #3
 8002826:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800282a:	00e2      	lsls	r2, r4, #3
 800282c:	4614      	mov	r4, r2
 800282e:	461d      	mov	r5, r3
 8002830:	4643      	mov	r3, r8
 8002832:	18e3      	adds	r3, r4, r3
 8002834:	603b      	str	r3, [r7, #0]
 8002836:	464b      	mov	r3, r9
 8002838:	eb45 0303 	adc.w	r3, r5, r3
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	e9d7 4500 	ldrd	r4, r5, [r7]
 800284a:	4629      	mov	r1, r5
 800284c:	028b      	lsls	r3, r1, #10
 800284e:	4621      	mov	r1, r4
 8002850:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002854:	4621      	mov	r1, r4
 8002856:	028a      	lsls	r2, r1, #10
 8002858:	4610      	mov	r0, r2
 800285a:	4619      	mov	r1, r3
 800285c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002860:	2200      	movs	r2, #0
 8002862:	64bb      	str	r3, [r7, #72]	; 0x48
 8002864:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002866:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800286a:	f7fe fa2d 	bl	8000cc8 <__aeabi_uldivmod>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4613      	mov	r3, r2
 8002874:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	0f1b      	lsrs	r3, r3, #28
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002886:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800288a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800288e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002892:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002896:	e003      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002898:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800289a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800289e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	37b8      	adds	r7, #184	; 0xb8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ae:	bf00      	nop
 80028b0:	40023800 	.word	0x40023800
 80028b4:	00f42400 	.word	0x00f42400

080028b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e28d      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 8083 	beq.w	80029de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80028d8:	4b94      	ldr	r3, [pc, #592]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 030c 	and.w	r3, r3, #12
 80028e0:	2b04      	cmp	r3, #4
 80028e2:	d019      	beq.n	8002918 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80028e4:	4b91      	ldr	r3, [pc, #580]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80028ec:	2b08      	cmp	r3, #8
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80028f0:	4b8e      	ldr	r3, [pc, #568]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028fc:	d00c      	beq.n	8002918 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028fe:	4b8b      	ldr	r3, [pc, #556]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002906:	2b0c      	cmp	r3, #12
 8002908:	d112      	bne.n	8002930 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800290a:	4b88      	ldr	r3, [pc, #544]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002916:	d10b      	bne.n	8002930 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002918:	4b84      	ldr	r3, [pc, #528]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d05b      	beq.n	80029dc <HAL_RCC_OscConfig+0x124>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d157      	bne.n	80029dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e25a      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002938:	d106      	bne.n	8002948 <HAL_RCC_OscConfig+0x90>
 800293a:	4b7c      	ldr	r3, [pc, #496]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a7b      	ldr	r2, [pc, #492]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	e01d      	b.n	8002984 <HAL_RCC_OscConfig+0xcc>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002950:	d10c      	bne.n	800296c <HAL_RCC_OscConfig+0xb4>
 8002952:	4b76      	ldr	r3, [pc, #472]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a75      	ldr	r2, [pc, #468]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800295c:	6013      	str	r3, [r2, #0]
 800295e:	4b73      	ldr	r3, [pc, #460]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a72      	ldr	r2, [pc, #456]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	e00b      	b.n	8002984 <HAL_RCC_OscConfig+0xcc>
 800296c:	4b6f      	ldr	r3, [pc, #444]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a6e      	ldr	r2, [pc, #440]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b6c      	ldr	r3, [pc, #432]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a6b      	ldr	r2, [pc, #428]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 800297e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d013      	beq.n	80029b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7ff f8ea 	bl	8001b64 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002994:	f7ff f8e6 	bl	8001b64 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b64      	cmp	r3, #100	; 0x64
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e21f      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a6:	4b61      	ldr	r3, [pc, #388]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0f0      	beq.n	8002994 <HAL_RCC_OscConfig+0xdc>
 80029b2:	e014      	b.n	80029de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b4:	f7ff f8d6 	bl	8001b64 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029bc:	f7ff f8d2 	bl	8001b64 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b64      	cmp	r3, #100	; 0x64
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e20b      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ce:	4b57      	ldr	r3, [pc, #348]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x104>
 80029da:	e000      	b.n	80029de <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d06f      	beq.n	8002aca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80029ea:	4b50      	ldr	r3, [pc, #320]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d017      	beq.n	8002a26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80029f6:	4b4d      	ldr	r3, [pc, #308]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d105      	bne.n	8002a0e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a02:	4b4a      	ldr	r3, [pc, #296]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00b      	beq.n	8002a26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a0e:	4b47      	ldr	r3, [pc, #284]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a16:	2b0c      	cmp	r3, #12
 8002a18:	d11c      	bne.n	8002a54 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a1a:	4b44      	ldr	r3, [pc, #272]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d116      	bne.n	8002a54 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a26:	4b41      	ldr	r3, [pc, #260]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <HAL_RCC_OscConfig+0x186>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d001      	beq.n	8002a3e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e1d3      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3e:	4b3b      	ldr	r3, [pc, #236]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	4937      	ldr	r1, [pc, #220]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a52:	e03a      	b.n	8002aca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d020      	beq.n	8002a9e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a5c:	4b34      	ldr	r3, [pc, #208]	; (8002b30 <HAL_RCC_OscConfig+0x278>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7ff f87f 	bl	8001b64 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a6a:	f7ff f87b 	bl	8001b64 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e1b4      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a7c:	4b2b      	ldr	r3, [pc, #172]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f0      	beq.n	8002a6a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a88:	4b28      	ldr	r3, [pc, #160]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	4925      	ldr	r1, [pc, #148]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	600b      	str	r3, [r1, #0]
 8002a9c:	e015      	b.n	8002aca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a9e:	4b24      	ldr	r3, [pc, #144]	; (8002b30 <HAL_RCC_OscConfig+0x278>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa4:	f7ff f85e 	bl	8001b64 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aac:	f7ff f85a 	bl	8001b64 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e193      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002abe:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f0      	bne.n	8002aac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d036      	beq.n	8002b44 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d016      	beq.n	8002b0c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ade:	4b15      	ldr	r3, [pc, #84]	; (8002b34 <HAL_RCC_OscConfig+0x27c>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7ff f83e 	bl	8001b64 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aec:	f7ff f83a 	bl	8001b64 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e173      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002afe:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002b00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x234>
 8002b0a:	e01b      	b.n	8002b44 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b12:	f7ff f827 	bl	8001b64 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b18:	e00e      	b.n	8002b38 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b1a:	f7ff f823 	bl	8001b64 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d907      	bls.n	8002b38 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e15c      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	42470000 	.word	0x42470000
 8002b34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b38:	4b8a      	ldr	r3, [pc, #552]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1ea      	bne.n	8002b1a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8097 	beq.w	8002c80 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b52:	2300      	movs	r3, #0
 8002b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b56:	4b83      	ldr	r3, [pc, #524]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10f      	bne.n	8002b82 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	4b7f      	ldr	r3, [pc, #508]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a7e      	ldr	r2, [pc, #504]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
 8002b72:	4b7c      	ldr	r3, [pc, #496]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b82:	4b79      	ldr	r3, [pc, #484]	; (8002d68 <HAL_RCC_OscConfig+0x4b0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d118      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b8e:	4b76      	ldr	r3, [pc, #472]	; (8002d68 <HAL_RCC_OscConfig+0x4b0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a75      	ldr	r2, [pc, #468]	; (8002d68 <HAL_RCC_OscConfig+0x4b0>)
 8002b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b9a:	f7fe ffe3 	bl	8001b64 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ba2:	f7fe ffdf 	bl	8001b64 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e118      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb4:	4b6c      	ldr	r3, [pc, #432]	; (8002d68 <HAL_RCC_OscConfig+0x4b0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d106      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x31e>
 8002bc8:	4b66      	ldr	r3, [pc, #408]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bcc:	4a65      	ldr	r2, [pc, #404]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002bd4:	e01c      	b.n	8002c10 <HAL_RCC_OscConfig+0x358>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b05      	cmp	r3, #5
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x340>
 8002bde:	4b61      	ldr	r3, [pc, #388]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be2:	4a60      	ldr	r2, [pc, #384]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002be4:	f043 0304 	orr.w	r3, r3, #4
 8002be8:	6713      	str	r3, [r2, #112]	; 0x70
 8002bea:	4b5e      	ldr	r3, [pc, #376]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bee:	4a5d      	ldr	r2, [pc, #372]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf6:	e00b      	b.n	8002c10 <HAL_RCC_OscConfig+0x358>
 8002bf8:	4b5a      	ldr	r3, [pc, #360]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bfc:	4a59      	ldr	r2, [pc, #356]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002bfe:	f023 0301 	bic.w	r3, r3, #1
 8002c02:	6713      	str	r3, [r2, #112]	; 0x70
 8002c04:	4b57      	ldr	r3, [pc, #348]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c08:	4a56      	ldr	r2, [pc, #344]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c0a:	f023 0304 	bic.w	r3, r3, #4
 8002c0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d015      	beq.n	8002c44 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c18:	f7fe ffa4 	bl	8001b64 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c1e:	e00a      	b.n	8002c36 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c20:	f7fe ffa0 	bl	8001b64 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e0d7      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c36:	4b4b      	ldr	r3, [pc, #300]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0ee      	beq.n	8002c20 <HAL_RCC_OscConfig+0x368>
 8002c42:	e014      	b.n	8002c6e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c44:	f7fe ff8e 	bl	8001b64 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c4a:	e00a      	b.n	8002c62 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c4c:	f7fe ff8a 	bl	8001b64 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e0c1      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c62:	4b40      	ldr	r3, [pc, #256]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1ee      	bne.n	8002c4c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d105      	bne.n	8002c80 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c74:	4b3b      	ldr	r3, [pc, #236]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	4a3a      	ldr	r2, [pc, #232]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 80ad 	beq.w	8002de4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c8a:	4b36      	ldr	r3, [pc, #216]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d060      	beq.n	8002d58 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d145      	bne.n	8002d2a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c9e:	4b33      	ldr	r3, [pc, #204]	; (8002d6c <HAL_RCC_OscConfig+0x4b4>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe ff5e 	bl	8001b64 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cac:	f7fe ff5a 	bl	8001b64 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e093      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cbe:	4b29      	ldr	r3, [pc, #164]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69da      	ldr	r2, [r3, #28]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	019b      	lsls	r3, r3, #6
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	041b      	lsls	r3, r3, #16
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	061b      	lsls	r3, r3, #24
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	071b      	lsls	r3, r3, #28
 8002cf6:	491b      	ldr	r1, [pc, #108]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <HAL_RCC_OscConfig+0x4b4>)
 8002cfe:	2201      	movs	r2, #1
 8002d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d02:	f7fe ff2f 	bl	8001b64 <HAL_GetTick>
 8002d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d08:	e008      	b.n	8002d1c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d0a:	f7fe ff2b 	bl	8001b64 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e064      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0f0      	beq.n	8002d0a <HAL_RCC_OscConfig+0x452>
 8002d28:	e05c      	b.n	8002de4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d2a:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_RCC_OscConfig+0x4b4>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe ff18 	bl	8001b64 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d38:	f7fe ff14 	bl	8001b64 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e04d      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_RCC_OscConfig+0x4ac>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x480>
 8002d56:	e045      	b.n	8002de4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e040      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40007000 	.word	0x40007000
 8002d6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d70:	4b1f      	ldr	r3, [pc, #124]	; (8002df0 <HAL_RCC_OscConfig+0x538>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d030      	beq.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d129      	bne.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d122      	bne.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002da0:	4013      	ands	r3, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002da6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d119      	bne.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db6:	085b      	lsrs	r3, r3, #1
 8002db8:	3b01      	subs	r3, #1
 8002dba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d10f      	bne.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d107      	bne.n	8002de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d001      	beq.n	8002de4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e000      	b.n	8002de6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800

08002df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e041      	b.n	8002e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d106      	bne.n	8002e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f839 	bl	8002e92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2202      	movs	r2, #2
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f000 f9d8 	bl	80031e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
	...

08002ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d001      	beq.n	8002ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e04e      	b.n	8002f5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0201 	orr.w	r2, r2, #1
 8002ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a23      	ldr	r2, [pc, #140]	; (8002f6c <HAL_TIM_Base_Start_IT+0xc4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d022      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eea:	d01d      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a1f      	ldr	r2, [pc, #124]	; (8002f70 <HAL_TIM_Base_Start_IT+0xc8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d018      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a1e      	ldr	r2, [pc, #120]	; (8002f74 <HAL_TIM_Base_Start_IT+0xcc>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d013      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <HAL_TIM_Base_Start_IT+0xd0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00e      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <HAL_TIM_Base_Start_IT+0xd4>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d009      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a19      	ldr	r2, [pc, #100]	; (8002f80 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d004      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x80>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a18      	ldr	r2, [pc, #96]	; (8002f84 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d111      	bne.n	8002f4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2b06      	cmp	r3, #6
 8002f38:	d010      	beq.n	8002f5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4a:	e007      	b.n	8002f5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	40010000 	.word	0x40010000
 8002f70:	40000400 	.word	0x40000400
 8002f74:	40000800 	.word	0x40000800
 8002f78:	40000c00 	.word	0x40000c00
 8002f7c:	40010400 	.word	0x40010400
 8002f80:	40014000 	.word	0x40014000
 8002f84:	40001800 	.word	0x40001800

08002f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d122      	bne.n	8002fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d11b      	bne.n	8002fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0202 	mvn.w	r2, #2
 8002fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f8ee 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8002fd0:	e005      	b.n	8002fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f8e0 	bl	8003198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 f8f1 	bl	80031c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	d122      	bne.n	8003038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d11b      	bne.n	8003038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0204 	mvn.w	r2, #4
 8003008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2202      	movs	r2, #2
 800300e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f8c4 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8003024:	e005      	b.n	8003032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f8b6 	bl	8003198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f8c7 	bl	80031c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b08      	cmp	r3, #8
 8003044:	d122      	bne.n	800308c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 0308 	and.w	r3, r3, #8
 8003050:	2b08      	cmp	r3, #8
 8003052:	d11b      	bne.n	800308c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0208 	mvn.w	r2, #8
 800305c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2204      	movs	r2, #4
 8003062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f89a 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8003078:	e005      	b.n	8003086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f88c 	bl	8003198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f000 f89d 	bl	80031c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b10      	cmp	r3, #16
 8003098:	d122      	bne.n	80030e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b10      	cmp	r3, #16
 80030a6:	d11b      	bne.n	80030e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0210 	mvn.w	r2, #16
 80030b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2208      	movs	r2, #8
 80030b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 f870 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 80030cc:	e005      	b.n	80030da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f862 	bl	8003198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f873 	bl	80031c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d10e      	bne.n	800310c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d107      	bne.n	800310c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f06f 0201 	mvn.w	r2, #1
 8003104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe fa02 	bl	8001510 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003116:	2b80      	cmp	r3, #128	; 0x80
 8003118:	d10e      	bne.n	8003138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d107      	bne.n	8003138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f902 	bl	800333c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003142:	2b40      	cmp	r3, #64	; 0x40
 8003144:	d10e      	bne.n	8003164 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003150:	2b40      	cmp	r3, #64	; 0x40
 8003152:	d107      	bne.n	8003164 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800315c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f838 	bl	80031d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f003 0320 	and.w	r3, r3, #32
 800316e:	2b20      	cmp	r3, #32
 8003170:	d10e      	bne.n	8003190 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0320 	and.w	r3, r3, #32
 800317c:	2b20      	cmp	r3, #32
 800317e:	d107      	bne.n	8003190 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f06f 0220 	mvn.w	r2, #32
 8003188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f8cc 	bl	8003328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a40      	ldr	r2, [pc, #256]	; (80032fc <TIM_Base_SetConfig+0x114>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d013      	beq.n	8003228 <TIM_Base_SetConfig+0x40>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003206:	d00f      	beq.n	8003228 <TIM_Base_SetConfig+0x40>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a3d      	ldr	r2, [pc, #244]	; (8003300 <TIM_Base_SetConfig+0x118>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d00b      	beq.n	8003228 <TIM_Base_SetConfig+0x40>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a3c      	ldr	r2, [pc, #240]	; (8003304 <TIM_Base_SetConfig+0x11c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d007      	beq.n	8003228 <TIM_Base_SetConfig+0x40>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a3b      	ldr	r2, [pc, #236]	; (8003308 <TIM_Base_SetConfig+0x120>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d003      	beq.n	8003228 <TIM_Base_SetConfig+0x40>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a3a      	ldr	r2, [pc, #232]	; (800330c <TIM_Base_SetConfig+0x124>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d108      	bne.n	800323a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800322e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	68fa      	ldr	r2, [r7, #12]
 8003236:	4313      	orrs	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a2f      	ldr	r2, [pc, #188]	; (80032fc <TIM_Base_SetConfig+0x114>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d02b      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003248:	d027      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a2c      	ldr	r2, [pc, #176]	; (8003300 <TIM_Base_SetConfig+0x118>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d023      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a2b      	ldr	r2, [pc, #172]	; (8003304 <TIM_Base_SetConfig+0x11c>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d01f      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a2a      	ldr	r2, [pc, #168]	; (8003308 <TIM_Base_SetConfig+0x120>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d01b      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a29      	ldr	r2, [pc, #164]	; (800330c <TIM_Base_SetConfig+0x124>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d017      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a28      	ldr	r2, [pc, #160]	; (8003310 <TIM_Base_SetConfig+0x128>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d013      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a27      	ldr	r2, [pc, #156]	; (8003314 <TIM_Base_SetConfig+0x12c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d00f      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a26      	ldr	r2, [pc, #152]	; (8003318 <TIM_Base_SetConfig+0x130>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00b      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a25      	ldr	r2, [pc, #148]	; (800331c <TIM_Base_SetConfig+0x134>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d007      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a24      	ldr	r2, [pc, #144]	; (8003320 <TIM_Base_SetConfig+0x138>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d003      	beq.n	800329a <TIM_Base_SetConfig+0xb2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a23      	ldr	r2, [pc, #140]	; (8003324 <TIM_Base_SetConfig+0x13c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d108      	bne.n	80032ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a0a      	ldr	r2, [pc, #40]	; (80032fc <TIM_Base_SetConfig+0x114>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d003      	beq.n	80032e0 <TIM_Base_SetConfig+0xf8>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a0c      	ldr	r2, [pc, #48]	; (800330c <TIM_Base_SetConfig+0x124>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d103      	bne.n	80032e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	615a      	str	r2, [r3, #20]
}
 80032ee:	bf00      	nop
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40010000 	.word	0x40010000
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800
 8003308:	40000c00 	.word	0x40000c00
 800330c:	40010400 	.word	0x40010400
 8003310:	40014000 	.word	0x40014000
 8003314:	40014400 	.word	0x40014400
 8003318:	40014800 	.word	0x40014800
 800331c:	40001800 	.word	0x40001800
 8003320:	40001c00 	.word	0x40001c00
 8003324:	40002000 	.word	0x40002000

08003328 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e03f      	b.n	80033e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7fe fb44 	bl	8001a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2224      	movs	r2, #36	; 0x24
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003392:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 fd23 	bl	8003de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	695a      	ldr	r2, [r3, #20]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68da      	ldr	r2, [r3, #12]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b085      	sub	sp, #20
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	4613      	mov	r3, r2
 80033f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b20      	cmp	r3, #32
 8003402:	d130      	bne.n	8003466 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_UART_Transmit_IT+0x26>
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e029      	b.n	8003468 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800341a:	2b01      	cmp	r3, #1
 800341c:	d101      	bne.n	8003422 <HAL_UART_Transmit_IT+0x38>
 800341e:	2302      	movs	r3, #2
 8003420:	e022      	b.n	8003468 <HAL_UART_Transmit_IT+0x7e>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	88fa      	ldrh	r2, [r7, #6]
 800343a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2221      	movs	r2, #33	; 0x21
 8003446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003460:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	e000      	b.n	8003468 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003466:	2302      	movs	r3, #2
  }
}
 8003468:	4618      	mov	r0, r3
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	4613      	mov	r3, r2
 8003480:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b20      	cmp	r3, #32
 800348c:	d11d      	bne.n	80034ca <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d002      	beq.n	800349a <HAL_UART_Receive_IT+0x26>
 8003494:	88fb      	ldrh	r3, [r7, #6]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e016      	b.n	80034cc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d101      	bne.n	80034ac <HAL_UART_Receive_IT+0x38>
 80034a8:	2302      	movs	r3, #2
 80034aa:	e00f      	b.n	80034cc <HAL_UART_Receive_IT+0x58>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	461a      	mov	r2, r3
 80034be:	68b9      	ldr	r1, [r7, #8]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 fab5 	bl	8003a30 <UART_Start_Receive_IT>
 80034c6:	4603      	mov	r3, r0
 80034c8:	e000      	b.n	80034cc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80034ca:	2302      	movs	r3, #2
  }
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b0ba      	sub	sp, #232	; 0xe8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003512:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10f      	bne.n	800353a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800351a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800351e:	f003 0320 	and.w	r3, r3, #32
 8003522:	2b00      	cmp	r3, #0
 8003524:	d009      	beq.n	800353a <HAL_UART_IRQHandler+0x66>
 8003526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 fb99 	bl	8003c6a <UART_Receive_IT>
      return;
 8003538:	e256      	b.n	80039e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800353a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 80de 	beq.w	8003700 <HAL_UART_IRQHandler+0x22c>
 8003544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d106      	bne.n	800355e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003554:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80d1 	beq.w	8003700 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800355e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00b      	beq.n	8003582 <HAL_UART_IRQHandler+0xae>
 800356a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800356e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003572:	2b00      	cmp	r3, #0
 8003574:	d005      	beq.n	8003582 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	f043 0201 	orr.w	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00b      	beq.n	80035a6 <HAL_UART_IRQHandler+0xd2>
 800358e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f043 0202 	orr.w	r2, r3, #2
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00b      	beq.n	80035ca <HAL_UART_IRQHandler+0xf6>
 80035b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d005      	beq.n	80035ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	f043 0204 	orr.w	r2, r3, #4
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d011      	beq.n	80035fa <HAL_UART_IRQHandler+0x126>
 80035d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035da:	f003 0320 	and.w	r3, r3, #32
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d105      	bne.n	80035ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80035e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	f043 0208 	orr.w	r2, r3, #8
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 81ed 	beq.w	80039de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003608:	f003 0320 	and.w	r3, r3, #32
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_UART_IRQHandler+0x14e>
 8003610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 fb24 	bl	8003c6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362c:	2b40      	cmp	r3, #64	; 0x40
 800362e:	bf0c      	ite	eq
 8003630:	2301      	moveq	r3, #1
 8003632:	2300      	movne	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d103      	bne.n	800364e <HAL_UART_IRQHandler+0x17a>
 8003646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d04f      	beq.n	80036ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 fa2c 	bl	8003aac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365e:	2b40      	cmp	r3, #64	; 0x40
 8003660:	d141      	bne.n	80036e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	3314      	adds	r3, #20
 8003668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800366c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003670:	e853 3f00 	ldrex	r3, [r3]
 8003674:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003678:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800367c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003680:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3314      	adds	r3, #20
 800368a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800368e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003692:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003696:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800369a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800369e:	e841 2300 	strex	r3, r2, [r1]
 80036a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1d9      	bne.n	8003662 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d013      	beq.n	80036de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ba:	4a7d      	ldr	r2, [pc, #500]	; (80038b0 <HAL_UART_IRQHandler+0x3dc>)
 80036bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fe fbac 	bl	8001e20 <HAL_DMA_Abort_IT>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d016      	beq.n	80036fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036d8:	4610      	mov	r0, r2
 80036da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036dc:	e00e      	b.n	80036fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f990 	bl	8003a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e4:	e00a      	b.n	80036fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f98c 	bl	8003a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ec:	e006      	b.n	80036fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f988 	bl	8003a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80036fa:	e170      	b.n	80039de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036fc:	bf00      	nop
    return;
 80036fe:	e16e      	b.n	80039de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	2b01      	cmp	r3, #1
 8003706:	f040 814a 	bne.w	800399e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800370a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800370e:	f003 0310 	and.w	r3, r3, #16
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 8143 	beq.w	800399e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800371c:	f003 0310 	and.w	r3, r3, #16
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 813c 	beq.w	800399e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003726:	2300      	movs	r3, #0
 8003728:	60bb      	str	r3, [r7, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003746:	2b40      	cmp	r3, #64	; 0x40
 8003748:	f040 80b4 	bne.w	80038b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003758:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 8140 	beq.w	80039e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800376a:	429a      	cmp	r2, r3
 800376c:	f080 8139 	bcs.w	80039e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003776:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003782:	f000 8088 	beq.w	8003896 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	330c      	adds	r3, #12
 800378c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003794:	e853 3f00 	ldrex	r3, [r3]
 8003798:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800379c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	330c      	adds	r3, #12
 80037ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80037b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80037be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80037c2:	e841 2300 	strex	r3, r2, [r1]
 80037c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80037ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1d9      	bne.n	8003786 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	3314      	adds	r3, #20
 80037d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037dc:	e853 3f00 	ldrex	r3, [r3]
 80037e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80037e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037e4:	f023 0301 	bic.w	r3, r3, #1
 80037e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	3314      	adds	r3, #20
 80037f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80037f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80037fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80037fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003802:	e841 2300 	strex	r3, r2, [r1]
 8003806:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003808:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1e1      	bne.n	80037d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	3314      	adds	r3, #20
 8003814:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003816:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003818:	e853 3f00 	ldrex	r3, [r3]
 800381c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800381e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003820:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003824:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	3314      	adds	r3, #20
 800382e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003832:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003834:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003836:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003838:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800383a:	e841 2300 	strex	r3, r2, [r1]
 800383e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1e3      	bne.n	800380e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2220      	movs	r2, #32
 800384a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	330c      	adds	r3, #12
 800385a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003864:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003866:	f023 0310 	bic.w	r3, r3, #16
 800386a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	330c      	adds	r3, #12
 8003874:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003878:	65ba      	str	r2, [r7, #88]	; 0x58
 800387a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800387e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003880:	e841 2300 	strex	r3, r2, [r1]
 8003884:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1e3      	bne.n	8003854 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003890:	4618      	mov	r0, r3
 8003892:	f7fe fa55 	bl	8001d40 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800389e:	b29b      	uxth	r3, r3
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	4619      	mov	r1, r3
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f8b6 	bl	8003a18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038ac:	e099      	b.n	80039e2 <HAL_UART_IRQHandler+0x50e>
 80038ae:	bf00      	nop
 80038b0:	08003b73 	.word	0x08003b73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038bc:	b29b      	uxth	r3, r3
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 808b 	beq.w	80039e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80038d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 8086 	beq.w	80039e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	330c      	adds	r3, #12
 80038e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e4:	e853 3f00 	ldrex	r3, [r3]
 80038e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80038ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80038f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	330c      	adds	r3, #12
 80038fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80038fe:	647a      	str	r2, [r7, #68]	; 0x44
 8003900:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003902:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003904:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003906:	e841 2300 	strex	r3, r2, [r1]
 800390a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800390c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1e3      	bne.n	80038da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	3314      	adds	r3, #20
 8003918:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	e853 3f00 	ldrex	r3, [r3]
 8003920:	623b      	str	r3, [r7, #32]
   return(result);
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	f023 0301 	bic.w	r3, r3, #1
 8003928:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	3314      	adds	r3, #20
 8003932:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003936:	633a      	str	r2, [r7, #48]	; 0x30
 8003938:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800393c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800393e:	e841 2300 	strex	r3, r2, [r1]
 8003942:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1e3      	bne.n	8003912 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2220      	movs	r2, #32
 800394e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	330c      	adds	r3, #12
 800395e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	e853 3f00 	ldrex	r3, [r3]
 8003966:	60fb      	str	r3, [r7, #12]
   return(result);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0310 	bic.w	r3, r3, #16
 800396e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	330c      	adds	r3, #12
 8003978:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800397c:	61fa      	str	r2, [r7, #28]
 800397e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003980:	69b9      	ldr	r1, [r7, #24]
 8003982:	69fa      	ldr	r2, [r7, #28]
 8003984:	e841 2300 	strex	r3, r2, [r1]
 8003988:	617b      	str	r3, [r7, #20]
   return(result);
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e3      	bne.n	8003958 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003994:	4619      	mov	r1, r3
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f83e 	bl	8003a18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800399c:	e023      	b.n	80039e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800399e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d009      	beq.n	80039be <HAL_UART_IRQHandler+0x4ea>
 80039aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 f8ef 	bl	8003b9a <UART_Transmit_IT>
    return;
 80039bc:	e014      	b.n	80039e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00e      	beq.n	80039e8 <HAL_UART_IRQHandler+0x514>
 80039ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d008      	beq.n	80039e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f92f 	bl	8003c3a <UART_EndTransmit_IT>
    return;
 80039dc:	e004      	b.n	80039e8 <HAL_UART_IRQHandler+0x514>
    return;
 80039de:	bf00      	nop
 80039e0:	e002      	b.n	80039e8 <HAL_UART_IRQHandler+0x514>
      return;
 80039e2:	bf00      	nop
 80039e4:	e000      	b.n	80039e8 <HAL_UART_IRQHandler+0x514>
      return;
 80039e6:	bf00      	nop
  }
}
 80039e8:	37e8      	adds	r7, #232	; 0xe8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop

080039f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	460b      	mov	r3, r1
 8003a22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	88fa      	ldrh	r2, [r7, #6]
 8003a48:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	88fa      	ldrh	r2, [r7, #6]
 8003a4e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2222      	movs	r2, #34	; 0x22
 8003a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d007      	beq.n	8003a7e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68da      	ldr	r2, [r3, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a7c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	695a      	ldr	r2, [r3, #20]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f042 0220 	orr.w	r2, r2, #32
 8003a9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b095      	sub	sp, #84	; 0x54
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	330c      	adds	r3, #12
 8003aba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003abe:	e853 3f00 	ldrex	r3, [r3]
 8003ac2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003aca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	330c      	adds	r3, #12
 8003ad2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ad4:	643a      	str	r2, [r7, #64]	; 0x40
 8003ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003ada:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003adc:	e841 2300 	strex	r3, r2, [r1]
 8003ae0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1e5      	bne.n	8003ab4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	3314      	adds	r3, #20
 8003aee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	3314      	adds	r3, #20
 8003b06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b10:	e841 2300 	strex	r3, r2, [r1]
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1e5      	bne.n	8003ae8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d119      	bne.n	8003b58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	330c      	adds	r3, #12
 8003b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	e853 3f00 	ldrex	r3, [r3]
 8003b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f023 0310 	bic.w	r3, r3, #16
 8003b3a:	647b      	str	r3, [r7, #68]	; 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	330c      	adds	r3, #12
 8003b42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b44:	61ba      	str	r2, [r7, #24]
 8003b46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b48:	6979      	ldr	r1, [r7, #20]
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	e841 2300 	strex	r3, r2, [r1]
 8003b50:	613b      	str	r3, [r7, #16]
   return(result);
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1e5      	bne.n	8003b24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b66:	bf00      	nop
 8003b68:	3754      	adds	r7, #84	; 0x54
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f7ff ff39 	bl	8003a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b92:	bf00      	nop
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b21      	cmp	r3, #33	; 0x21
 8003bac:	d13e      	bne.n	8003c2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb6:	d114      	bne.n	8003be2 <UART_Transmit_IT+0x48>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d110      	bne.n	8003be2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bd4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	1c9a      	adds	r2, r3, #2
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	621a      	str	r2, [r3, #32]
 8003be0:	e008      	b.n	8003bf4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	1c59      	adds	r1, r3, #1
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6211      	str	r1, [r2, #32]
 8003bec:	781a      	ldrb	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	4619      	mov	r1, r3
 8003c02:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10f      	bne.n	8003c28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68da      	ldr	r2, [r3, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68da      	ldr	r2, [r3, #12]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e000      	b.n	8003c2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c2c:	2302      	movs	r3, #2
  }
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b082      	sub	sp, #8
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68da      	ldr	r2, [r3, #12]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7ff fec8 	bl	80039f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b08c      	sub	sp, #48	; 0x30
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b22      	cmp	r3, #34	; 0x22
 8003c7c:	f040 80ab 	bne.w	8003dd6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c88:	d117      	bne.n	8003cba <UART_Receive_IT+0x50>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d113      	bne.n	8003cba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb2:	1c9a      	adds	r2, r3, #2
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	629a      	str	r2, [r3, #40]	; 0x28
 8003cb8:	e026      	b.n	8003d08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ccc:	d007      	beq.n	8003cde <UART_Receive_IT+0x74>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10a      	bne.n	8003cec <UART_Receive_IT+0x82>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e008      	b.n	8003cfe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	4619      	mov	r1, r3
 8003d16:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d15a      	bne.n	8003dd2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0220 	bic.w	r2, r2, #32
 8003d2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0201 	bic.w	r2, r2, #1
 8003d4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d135      	bne.n	8003dc8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	330c      	adds	r3, #12
 8003d68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	e853 3f00 	ldrex	r3, [r3]
 8003d70:	613b      	str	r3, [r7, #16]
   return(result);
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f023 0310 	bic.w	r3, r3, #16
 8003d78:	627b      	str	r3, [r7, #36]	; 0x24
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	330c      	adds	r3, #12
 8003d80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d82:	623a      	str	r2, [r7, #32]
 8003d84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d86:	69f9      	ldr	r1, [r7, #28]
 8003d88:	6a3a      	ldr	r2, [r7, #32]
 8003d8a:	e841 2300 	strex	r3, r2, [r1]
 8003d8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1e5      	bne.n	8003d62 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	2b10      	cmp	r3, #16
 8003da2:	d10a      	bne.n	8003dba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7ff fe29 	bl	8003a18 <HAL_UARTEx_RxEventCallback>
 8003dc6:	e002      	b.n	8003dce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f7fd fad7 	bl	800137c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e002      	b.n	8003dd8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e000      	b.n	8003dd8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003dd6:	2302      	movs	r3, #2
  }
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3730      	adds	r7, #48	; 0x30
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003de4:	b0c0      	sub	sp, #256	; 0x100
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dfc:	68d9      	ldr	r1, [r3, #12]
 8003dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	ea40 0301 	orr.w	r3, r0, r1
 8003e08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e38:	f021 010c 	bic.w	r1, r1, #12
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e46:	430b      	orrs	r3, r1
 8003e48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5a:	6999      	ldr	r1, [r3, #24]
 8003e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	ea40 0301 	orr.w	r3, r0, r1
 8003e66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	4b8f      	ldr	r3, [pc, #572]	; (80040ac <UART_SetConfig+0x2cc>)
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d005      	beq.n	8003e80 <UART_SetConfig+0xa0>
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	4b8d      	ldr	r3, [pc, #564]	; (80040b0 <UART_SetConfig+0x2d0>)
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d104      	bne.n	8003e8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e80:	f7fe faa4 	bl	80023cc <HAL_RCC_GetPCLK2Freq>
 8003e84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e88:	e003      	b.n	8003e92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e8a:	f7fe fa8b 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 8003e8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e96:	69db      	ldr	r3, [r3, #28]
 8003e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e9c:	f040 810c 	bne.w	80040b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ea0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003eaa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003eae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	462b      	mov	r3, r5
 8003eb6:	1891      	adds	r1, r2, r2
 8003eb8:	65b9      	str	r1, [r7, #88]	; 0x58
 8003eba:	415b      	adcs	r3, r3
 8003ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ebe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ec2:	4621      	mov	r1, r4
 8003ec4:	eb12 0801 	adds.w	r8, r2, r1
 8003ec8:	4629      	mov	r1, r5
 8003eca:	eb43 0901 	adc.w	r9, r3, r1
 8003ece:	f04f 0200 	mov.w	r2, #0
 8003ed2:	f04f 0300 	mov.w	r3, #0
 8003ed6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ede:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ee2:	4690      	mov	r8, r2
 8003ee4:	4699      	mov	r9, r3
 8003ee6:	4623      	mov	r3, r4
 8003ee8:	eb18 0303 	adds.w	r3, r8, r3
 8003eec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ef0:	462b      	mov	r3, r5
 8003ef2:	eb49 0303 	adc.w	r3, r9, r3
 8003ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f06:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f0e:	460b      	mov	r3, r1
 8003f10:	18db      	adds	r3, r3, r3
 8003f12:	653b      	str	r3, [r7, #80]	; 0x50
 8003f14:	4613      	mov	r3, r2
 8003f16:	eb42 0303 	adc.w	r3, r2, r3
 8003f1a:	657b      	str	r3, [r7, #84]	; 0x54
 8003f1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f24:	f7fc fed0 	bl	8000cc8 <__aeabi_uldivmod>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4b61      	ldr	r3, [pc, #388]	; (80040b4 <UART_SetConfig+0x2d4>)
 8003f2e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f32:	095b      	lsrs	r3, r3, #5
 8003f34:	011c      	lsls	r4, r3, #4
 8003f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f40:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f48:	4642      	mov	r2, r8
 8003f4a:	464b      	mov	r3, r9
 8003f4c:	1891      	adds	r1, r2, r2
 8003f4e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f50:	415b      	adcs	r3, r3
 8003f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f58:	4641      	mov	r1, r8
 8003f5a:	eb12 0a01 	adds.w	sl, r2, r1
 8003f5e:	4649      	mov	r1, r9
 8003f60:	eb43 0b01 	adc.w	fp, r3, r1
 8003f64:	f04f 0200 	mov.w	r2, #0
 8003f68:	f04f 0300 	mov.w	r3, #0
 8003f6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f78:	4692      	mov	sl, r2
 8003f7a:	469b      	mov	fp, r3
 8003f7c:	4643      	mov	r3, r8
 8003f7e:	eb1a 0303 	adds.w	r3, sl, r3
 8003f82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f86:	464b      	mov	r3, r9
 8003f88:	eb4b 0303 	adc.w	r3, fp, r3
 8003f8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f9c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fa0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	18db      	adds	r3, r3, r3
 8003fa8:	643b      	str	r3, [r7, #64]	; 0x40
 8003faa:	4613      	mov	r3, r2
 8003fac:	eb42 0303 	adc.w	r3, r2, r3
 8003fb0:	647b      	str	r3, [r7, #68]	; 0x44
 8003fb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003fba:	f7fc fe85 	bl	8000cc8 <__aeabi_uldivmod>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	4b3b      	ldr	r3, [pc, #236]	; (80040b4 <UART_SetConfig+0x2d4>)
 8003fc6:	fba3 2301 	umull	r2, r3, r3, r1
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	2264      	movs	r2, #100	; 0x64
 8003fce:	fb02 f303 	mul.w	r3, r2, r3
 8003fd2:	1acb      	subs	r3, r1, r3
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fda:	4b36      	ldr	r3, [pc, #216]	; (80040b4 <UART_SetConfig+0x2d4>)
 8003fdc:	fba3 2302 	umull	r2, r3, r3, r2
 8003fe0:	095b      	lsrs	r3, r3, #5
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fe8:	441c      	add	r4, r3
 8003fea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ff4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003ff8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003ffc:	4642      	mov	r2, r8
 8003ffe:	464b      	mov	r3, r9
 8004000:	1891      	adds	r1, r2, r2
 8004002:	63b9      	str	r1, [r7, #56]	; 0x38
 8004004:	415b      	adcs	r3, r3
 8004006:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004008:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800400c:	4641      	mov	r1, r8
 800400e:	1851      	adds	r1, r2, r1
 8004010:	6339      	str	r1, [r7, #48]	; 0x30
 8004012:	4649      	mov	r1, r9
 8004014:	414b      	adcs	r3, r1
 8004016:	637b      	str	r3, [r7, #52]	; 0x34
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f04f 0300 	mov.w	r3, #0
 8004020:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004024:	4659      	mov	r1, fp
 8004026:	00cb      	lsls	r3, r1, #3
 8004028:	4651      	mov	r1, sl
 800402a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800402e:	4651      	mov	r1, sl
 8004030:	00ca      	lsls	r2, r1, #3
 8004032:	4610      	mov	r0, r2
 8004034:	4619      	mov	r1, r3
 8004036:	4603      	mov	r3, r0
 8004038:	4642      	mov	r2, r8
 800403a:	189b      	adds	r3, r3, r2
 800403c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004040:	464b      	mov	r3, r9
 8004042:	460a      	mov	r2, r1
 8004044:	eb42 0303 	adc.w	r3, r2, r3
 8004048:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800404c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004058:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800405c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004060:	460b      	mov	r3, r1
 8004062:	18db      	adds	r3, r3, r3
 8004064:	62bb      	str	r3, [r7, #40]	; 0x28
 8004066:	4613      	mov	r3, r2
 8004068:	eb42 0303 	adc.w	r3, r2, r3
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800406e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004072:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004076:	f7fc fe27 	bl	8000cc8 <__aeabi_uldivmod>
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <UART_SetConfig+0x2d4>)
 8004080:	fba3 1302 	umull	r1, r3, r3, r2
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	2164      	movs	r1, #100	; 0x64
 8004088:	fb01 f303 	mul.w	r3, r1, r3
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	3332      	adds	r3, #50	; 0x32
 8004092:	4a08      	ldr	r2, [pc, #32]	; (80040b4 <UART_SetConfig+0x2d4>)
 8004094:	fba2 2303 	umull	r2, r3, r2, r3
 8004098:	095b      	lsrs	r3, r3, #5
 800409a:	f003 0207 	and.w	r2, r3, #7
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4422      	add	r2, r4
 80040a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040a8:	e106      	b.n	80042b8 <UART_SetConfig+0x4d8>
 80040aa:	bf00      	nop
 80040ac:	40011000 	.word	0x40011000
 80040b0:	40011400 	.word	0x40011400
 80040b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040bc:	2200      	movs	r2, #0
 80040be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80040ca:	4642      	mov	r2, r8
 80040cc:	464b      	mov	r3, r9
 80040ce:	1891      	adds	r1, r2, r2
 80040d0:	6239      	str	r1, [r7, #32]
 80040d2:	415b      	adcs	r3, r3
 80040d4:	627b      	str	r3, [r7, #36]	; 0x24
 80040d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040da:	4641      	mov	r1, r8
 80040dc:	1854      	adds	r4, r2, r1
 80040de:	4649      	mov	r1, r9
 80040e0:	eb43 0501 	adc.w	r5, r3, r1
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	00eb      	lsls	r3, r5, #3
 80040ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040f2:	00e2      	lsls	r2, r4, #3
 80040f4:	4614      	mov	r4, r2
 80040f6:	461d      	mov	r5, r3
 80040f8:	4643      	mov	r3, r8
 80040fa:	18e3      	adds	r3, r4, r3
 80040fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004100:	464b      	mov	r3, r9
 8004102:	eb45 0303 	adc.w	r3, r5, r3
 8004106:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800410a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004116:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004126:	4629      	mov	r1, r5
 8004128:	008b      	lsls	r3, r1, #2
 800412a:	4621      	mov	r1, r4
 800412c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004130:	4621      	mov	r1, r4
 8004132:	008a      	lsls	r2, r1, #2
 8004134:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004138:	f7fc fdc6 	bl	8000cc8 <__aeabi_uldivmod>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	4b60      	ldr	r3, [pc, #384]	; (80042c4 <UART_SetConfig+0x4e4>)
 8004142:	fba3 2302 	umull	r2, r3, r3, r2
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	011c      	lsls	r4, r3, #4
 800414a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800414e:	2200      	movs	r2, #0
 8004150:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004154:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004158:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800415c:	4642      	mov	r2, r8
 800415e:	464b      	mov	r3, r9
 8004160:	1891      	adds	r1, r2, r2
 8004162:	61b9      	str	r1, [r7, #24]
 8004164:	415b      	adcs	r3, r3
 8004166:	61fb      	str	r3, [r7, #28]
 8004168:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800416c:	4641      	mov	r1, r8
 800416e:	1851      	adds	r1, r2, r1
 8004170:	6139      	str	r1, [r7, #16]
 8004172:	4649      	mov	r1, r9
 8004174:	414b      	adcs	r3, r1
 8004176:	617b      	str	r3, [r7, #20]
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004184:	4659      	mov	r1, fp
 8004186:	00cb      	lsls	r3, r1, #3
 8004188:	4651      	mov	r1, sl
 800418a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800418e:	4651      	mov	r1, sl
 8004190:	00ca      	lsls	r2, r1, #3
 8004192:	4610      	mov	r0, r2
 8004194:	4619      	mov	r1, r3
 8004196:	4603      	mov	r3, r0
 8004198:	4642      	mov	r2, r8
 800419a:	189b      	adds	r3, r3, r2
 800419c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041a0:	464b      	mov	r3, r9
 80041a2:	460a      	mov	r2, r1
 80041a4:	eb42 0303 	adc.w	r3, r2, r3
 80041a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80041b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041b8:	f04f 0200 	mov.w	r2, #0
 80041bc:	f04f 0300 	mov.w	r3, #0
 80041c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041c4:	4649      	mov	r1, r9
 80041c6:	008b      	lsls	r3, r1, #2
 80041c8:	4641      	mov	r1, r8
 80041ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041ce:	4641      	mov	r1, r8
 80041d0:	008a      	lsls	r2, r1, #2
 80041d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80041d6:	f7fc fd77 	bl	8000cc8 <__aeabi_uldivmod>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4611      	mov	r1, r2
 80041e0:	4b38      	ldr	r3, [pc, #224]	; (80042c4 <UART_SetConfig+0x4e4>)
 80041e2:	fba3 2301 	umull	r2, r3, r3, r1
 80041e6:	095b      	lsrs	r3, r3, #5
 80041e8:	2264      	movs	r2, #100	; 0x64
 80041ea:	fb02 f303 	mul.w	r3, r2, r3
 80041ee:	1acb      	subs	r3, r1, r3
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	3332      	adds	r3, #50	; 0x32
 80041f4:	4a33      	ldr	r2, [pc, #204]	; (80042c4 <UART_SetConfig+0x4e4>)
 80041f6:	fba2 2303 	umull	r2, r3, r2, r3
 80041fa:	095b      	lsrs	r3, r3, #5
 80041fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004200:	441c      	add	r4, r3
 8004202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004206:	2200      	movs	r2, #0
 8004208:	673b      	str	r3, [r7, #112]	; 0x70
 800420a:	677a      	str	r2, [r7, #116]	; 0x74
 800420c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004210:	4642      	mov	r2, r8
 8004212:	464b      	mov	r3, r9
 8004214:	1891      	adds	r1, r2, r2
 8004216:	60b9      	str	r1, [r7, #8]
 8004218:	415b      	adcs	r3, r3
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004220:	4641      	mov	r1, r8
 8004222:	1851      	adds	r1, r2, r1
 8004224:	6039      	str	r1, [r7, #0]
 8004226:	4649      	mov	r1, r9
 8004228:	414b      	adcs	r3, r1
 800422a:	607b      	str	r3, [r7, #4]
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004238:	4659      	mov	r1, fp
 800423a:	00cb      	lsls	r3, r1, #3
 800423c:	4651      	mov	r1, sl
 800423e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004242:	4651      	mov	r1, sl
 8004244:	00ca      	lsls	r2, r1, #3
 8004246:	4610      	mov	r0, r2
 8004248:	4619      	mov	r1, r3
 800424a:	4603      	mov	r3, r0
 800424c:	4642      	mov	r2, r8
 800424e:	189b      	adds	r3, r3, r2
 8004250:	66bb      	str	r3, [r7, #104]	; 0x68
 8004252:	464b      	mov	r3, r9
 8004254:	460a      	mov	r2, r1
 8004256:	eb42 0303 	adc.w	r3, r2, r3
 800425a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	663b      	str	r3, [r7, #96]	; 0x60
 8004266:	667a      	str	r2, [r7, #100]	; 0x64
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	f04f 0300 	mov.w	r3, #0
 8004270:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004274:	4649      	mov	r1, r9
 8004276:	008b      	lsls	r3, r1, #2
 8004278:	4641      	mov	r1, r8
 800427a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800427e:	4641      	mov	r1, r8
 8004280:	008a      	lsls	r2, r1, #2
 8004282:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004286:	f7fc fd1f 	bl	8000cc8 <__aeabi_uldivmod>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <UART_SetConfig+0x4e4>)
 8004290:	fba3 1302 	umull	r1, r3, r3, r2
 8004294:	095b      	lsrs	r3, r3, #5
 8004296:	2164      	movs	r1, #100	; 0x64
 8004298:	fb01 f303 	mul.w	r3, r1, r3
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	011b      	lsls	r3, r3, #4
 80042a0:	3332      	adds	r3, #50	; 0x32
 80042a2:	4a08      	ldr	r2, [pc, #32]	; (80042c4 <UART_SetConfig+0x4e4>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	095b      	lsrs	r3, r3, #5
 80042aa:	f003 020f 	and.w	r2, r3, #15
 80042ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4422      	add	r2, r4
 80042b6:	609a      	str	r2, [r3, #8]
}
 80042b8:	bf00      	nop
 80042ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042be:	46bd      	mov	sp, r7
 80042c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042c4:	51eb851f 	.word	0x51eb851f

080042c8 <__NVIC_SetPriority>:
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	6039      	str	r1, [r7, #0]
 80042d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	db0a      	blt.n	80042f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	490c      	ldr	r1, [pc, #48]	; (8004314 <__NVIC_SetPriority+0x4c>)
 80042e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e6:	0112      	lsls	r2, r2, #4
 80042e8:	b2d2      	uxtb	r2, r2
 80042ea:	440b      	add	r3, r1
 80042ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042f0:	e00a      	b.n	8004308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	4908      	ldr	r1, [pc, #32]	; (8004318 <__NVIC_SetPriority+0x50>)
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	3b04      	subs	r3, #4
 8004300:	0112      	lsls	r2, r2, #4
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	440b      	add	r3, r1
 8004306:	761a      	strb	r2, [r3, #24]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr
 8004314:	e000e100 	.word	0xe000e100
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <SysTick_Handler+0x1c>)
 8004322:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004324:	f001 fd28 	bl	8005d78 <xTaskGetSchedulerState>
 8004328:	4603      	mov	r3, r0
 800432a:	2b01      	cmp	r3, #1
 800432c:	d001      	beq.n	8004332 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800432e:	f002 fb13 	bl	8006958 <xPortSysTickHandler>
  }
}
 8004332:	bf00      	nop
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	e000e010 	.word	0xe000e010

0800433c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004340:	2100      	movs	r1, #0
 8004342:	f06f 0004 	mvn.w	r0, #4
 8004346:	f7ff ffbf 	bl	80042c8 <__NVIC_SetPriority>
#endif
}
 800434a:	bf00      	nop
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004356:	f3ef 8305 	mrs	r3, IPSR
 800435a:	603b      	str	r3, [r7, #0]
  return(result);
 800435c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004362:	f06f 0305 	mvn.w	r3, #5
 8004366:	607b      	str	r3, [r7, #4]
 8004368:	e00c      	b.n	8004384 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800436a:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <osKernelInitialize+0x44>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d105      	bne.n	800437e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004372:	4b08      	ldr	r3, [pc, #32]	; (8004394 <osKernelInitialize+0x44>)
 8004374:	2201      	movs	r2, #1
 8004376:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004378:	2300      	movs	r3, #0
 800437a:	607b      	str	r3, [r7, #4]
 800437c:	e002      	b.n	8004384 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800437e:	f04f 33ff 	mov.w	r3, #4294967295
 8004382:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004384:	687b      	ldr	r3, [r7, #4]
}
 8004386:	4618      	mov	r0, r3
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	20000430 	.word	0x20000430

08004398 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800439e:	f3ef 8305 	mrs	r3, IPSR
 80043a2:	603b      	str	r3, [r7, #0]
  return(result);
 80043a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80043aa:	f06f 0305 	mvn.w	r3, #5
 80043ae:	607b      	str	r3, [r7, #4]
 80043b0:	e010      	b.n	80043d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <osKernelStart+0x48>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d109      	bne.n	80043ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043ba:	f7ff ffbf 	bl	800433c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <osKernelStart+0x48>)
 80043c0:	2202      	movs	r2, #2
 80043c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043c4:	f001 f87c 	bl	80054c0 <vTaskStartScheduler>
      stat = osOK;
 80043c8:	2300      	movs	r3, #0
 80043ca:	607b      	str	r3, [r7, #4]
 80043cc:	e002      	b.n	80043d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043d4:	687b      	ldr	r3, [r7, #4]
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	20000430 	.word	0x20000430

080043e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b08e      	sub	sp, #56	; 0x38
 80043e8:	af04      	add	r7, sp, #16
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043f0:	2300      	movs	r3, #0
 80043f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043f4:	f3ef 8305 	mrs	r3, IPSR
 80043f8:	617b      	str	r3, [r7, #20]
  return(result);
 80043fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d17e      	bne.n	80044fe <osThreadNew+0x11a>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d07b      	beq.n	80044fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004406:	2380      	movs	r3, #128	; 0x80
 8004408:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800440a:	2318      	movs	r3, #24
 800440c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800440e:	2300      	movs	r3, #0
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004412:	f04f 33ff 	mov.w	r3, #4294967295
 8004416:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d045      	beq.n	80044aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d002      	beq.n	800442c <osThreadNew+0x48>
        name = attr->name;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d008      	beq.n	8004452 <osThreadNew+0x6e>
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	2b38      	cmp	r3, #56	; 0x38
 8004444:	d805      	bhi.n	8004452 <osThreadNew+0x6e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <osThreadNew+0x72>
        return (NULL);
 8004452:	2300      	movs	r3, #0
 8004454:	e054      	b.n	8004500 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	089b      	lsrs	r3, r3, #2
 8004464:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00e      	beq.n	800448c <osThreadNew+0xa8>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	2ba7      	cmp	r3, #167	; 0xa7
 8004474:	d90a      	bls.n	800448c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800447a:	2b00      	cmp	r3, #0
 800447c:	d006      	beq.n	800448c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <osThreadNew+0xa8>
        mem = 1;
 8004486:	2301      	movs	r3, #1
 8004488:	61bb      	str	r3, [r7, #24]
 800448a:	e010      	b.n	80044ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10c      	bne.n	80044ae <osThreadNew+0xca>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d108      	bne.n	80044ae <osThreadNew+0xca>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d104      	bne.n	80044ae <osThreadNew+0xca>
          mem = 0;
 80044a4:	2300      	movs	r3, #0
 80044a6:	61bb      	str	r3, [r7, #24]
 80044a8:	e001      	b.n	80044ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044aa:	2300      	movs	r3, #0
 80044ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d110      	bne.n	80044d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044bc:	9202      	str	r2, [sp, #8]
 80044be:	9301      	str	r3, [sp, #4]
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	6a3a      	ldr	r2, [r7, #32]
 80044c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 fe0c 	bl	80050e8 <xTaskCreateStatic>
 80044d0:	4603      	mov	r3, r0
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	e013      	b.n	80044fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d110      	bne.n	80044fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	b29a      	uxth	r2, r3
 80044e0:	f107 0310 	add.w	r3, r7, #16
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 fe57 	bl	80051a2 <xTaskCreate>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d001      	beq.n	80044fe <osThreadNew+0x11a>
            hTask = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80044fe:	693b      	ldr	r3, [r7, #16]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3728      	adds	r7, #40	; 0x28
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004510:	f3ef 8305 	mrs	r3, IPSR
 8004514:	60bb      	str	r3, [r7, #8]
  return(result);
 8004516:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <osDelay+0x1c>
    stat = osErrorISR;
 800451c:	f06f 0305 	mvn.w	r3, #5
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	e007      	b.n	8004534 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004524:	2300      	movs	r3, #0
 8004526:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <osDelay+0x2c>
      vTaskDelay(ticks);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 ff92 	bl	8005458 <vTaskDelay>
    }
  }

  return (stat);
 8004534:	68fb      	ldr	r3, [r7, #12]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
	...

08004540 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4a07      	ldr	r2, [pc, #28]	; (800456c <vApplicationGetIdleTaskMemory+0x2c>)
 8004550:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	4a06      	ldr	r2, [pc, #24]	; (8004570 <vApplicationGetIdleTaskMemory+0x30>)
 8004556:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2280      	movs	r2, #128	; 0x80
 800455c:	601a      	str	r2, [r3, #0]
}
 800455e:	bf00      	nop
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	20000434 	.word	0x20000434
 8004570:	200004dc 	.word	0x200004dc

08004574 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	4a07      	ldr	r2, [pc, #28]	; (80045a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004584:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	4a06      	ldr	r2, [pc, #24]	; (80045a4 <vApplicationGetTimerTaskMemory+0x30>)
 800458a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004592:	601a      	str	r2, [r3, #0]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	200006dc 	.word	0x200006dc
 80045a4:	20000784 	.word	0x20000784

080045a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f103 0208 	add.w	r2, r3, #8
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f04f 32ff 	mov.w	r2, #4294967295
 80045c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f103 0208 	add.w	r2, r3, #8
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f103 0208 	add.w	r2, r3, #8
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004602:	b480      	push	{r7}
 8004604:	b085      	sub	sp, #20
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
 800460a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	601a      	str	r2, [r3, #0]
}
 800463e:	bf00      	nop
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800464a:	b480      	push	{r7}
 800464c:	b085      	sub	sp, #20
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d103      	bne.n	800466a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	e00c      	b.n	8004684 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3308      	adds	r3, #8
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	e002      	b.n	8004678 <vListInsert+0x2e>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	429a      	cmp	r2, r3
 8004682:	d2f6      	bcs.n	8004672 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	601a      	str	r2, [r3, #0]
}
 80046b0:	bf00      	nop
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6892      	ldr	r2, [r2, #8]
 80046d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6852      	ldr	r2, [r2, #4]
 80046dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d103      	bne.n	80046f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	1e5a      	subs	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3714      	adds	r7, #20
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10a      	bne.n	800473a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004736:	bf00      	nop
 8004738:	e7fe      	b.n	8004738 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800473a:	f002 f87b 	bl	8006834 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004746:	68f9      	ldr	r1, [r7, #12]
 8004748:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800474a:	fb01 f303 	mul.w	r3, r1, r3
 800474e:	441a      	add	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476a:	3b01      	subs	r3, #1
 800476c:	68f9      	ldr	r1, [r7, #12]
 800476e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004770:	fb01 f303 	mul.w	r3, r1, r3
 8004774:	441a      	add	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	22ff      	movs	r2, #255	; 0xff
 800477e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	22ff      	movs	r2, #255	; 0xff
 8004786:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d114      	bne.n	80047ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01a      	beq.n	80047ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3310      	adds	r3, #16
 800479c:	4618      	mov	r0, r3
 800479e:	f001 f929 	bl	80059f4 <xTaskRemoveFromEventList>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d012      	beq.n	80047ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80047a8:	4b0c      	ldr	r3, [pc, #48]	; (80047dc <xQueueGenericReset+0xcc>)
 80047aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	e009      	b.n	80047ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	3310      	adds	r3, #16
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fef2 	bl	80045a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	3324      	adds	r3, #36	; 0x24
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7ff feed 	bl	80045a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047ce:	f002 f861 	bl	8006894 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047d2:	2301      	movs	r3, #1
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	e000ed04 	.word	0xe000ed04

080047e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b08e      	sub	sp, #56	; 0x38
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10a      	bne.n	800480a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004806:	bf00      	nop
 8004808:	e7fe      	b.n	8004808 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <xQueueGenericCreateStatic+0x52>
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <xQueueGenericCreateStatic+0x56>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <xQueueGenericCreateStatic+0x58>
 8004836:	2300      	movs	r3, #0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10a      	bne.n	8004852 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800483c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004840:	f383 8811 	msr	BASEPRI, r3
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	f3bf 8f4f 	dsb	sy
 800484c:	623b      	str	r3, [r7, #32]
}
 800484e:	bf00      	nop
 8004850:	e7fe      	b.n	8004850 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d102      	bne.n	800485e <xQueueGenericCreateStatic+0x7e>
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <xQueueGenericCreateStatic+0x82>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <xQueueGenericCreateStatic+0x84>
 8004862:	2300      	movs	r3, #0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10a      	bne.n	800487e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	61fb      	str	r3, [r7, #28]
}
 800487a:	bf00      	nop
 800487c:	e7fe      	b.n	800487c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800487e:	2350      	movs	r3, #80	; 0x50
 8004880:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b50      	cmp	r3, #80	; 0x50
 8004886:	d00a      	beq.n	800489e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	61bb      	str	r3, [r7, #24]
}
 800489a:	bf00      	nop
 800489c:	e7fe      	b.n	800489c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800489e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80048a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00d      	beq.n	80048c6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80048b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	4613      	mov	r3, r2
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 f805 	bl	80048d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3730      	adds	r7, #48	; 0x30
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d103      	bne.n	80048ec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	e002      	b.n	80048f2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048fe:	2101      	movs	r1, #1
 8004900:	69b8      	ldr	r0, [r7, #24]
 8004902:	f7ff ff05 	bl	8004710 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	78fa      	ldrb	r2, [r7, #3]
 800490a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800490e:	bf00      	nop
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08e      	sub	sp, #56	; 0x38
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004926:	2300      	movs	r3, #0
 8004928:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800492e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10a      	bne.n	800494a <xQueueGenericSend+0x32>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004946:	bf00      	nop
 8004948:	e7fe      	b.n	8004948 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d103      	bne.n	8004958 <xQueueGenericSend+0x40>
 8004950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <xQueueGenericSend+0x44>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <xQueueGenericSend+0x46>
 800495c:	2300      	movs	r3, #0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <xQueueGenericSend+0x60>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004966:	f383 8811 	msr	BASEPRI, r3
 800496a:	f3bf 8f6f 	isb	sy
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004974:	bf00      	nop
 8004976:	e7fe      	b.n	8004976 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d103      	bne.n	8004986 <xQueueGenericSend+0x6e>
 800497e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <xQueueGenericSend+0x72>
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <xQueueGenericSend+0x74>
 800498a:	2300      	movs	r3, #0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10a      	bne.n	80049a6 <xQueueGenericSend+0x8e>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	623b      	str	r3, [r7, #32]
}
 80049a2:	bf00      	nop
 80049a4:	e7fe      	b.n	80049a4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049a6:	f001 f9e7 	bl	8005d78 <xTaskGetSchedulerState>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d102      	bne.n	80049b6 <xQueueGenericSend+0x9e>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <xQueueGenericSend+0xa2>
 80049b6:	2301      	movs	r3, #1
 80049b8:	e000      	b.n	80049bc <xQueueGenericSend+0xa4>
 80049ba:	2300      	movs	r3, #0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10a      	bne.n	80049d6 <xQueueGenericSend+0xbe>
	__asm volatile
 80049c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c4:	f383 8811 	msr	BASEPRI, r3
 80049c8:	f3bf 8f6f 	isb	sy
 80049cc:	f3bf 8f4f 	dsb	sy
 80049d0:	61fb      	str	r3, [r7, #28]
}
 80049d2:	bf00      	nop
 80049d4:	e7fe      	b.n	80049d4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049d6:	f001 ff2d 	bl	8006834 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d302      	bcc.n	80049ec <xQueueGenericSend+0xd4>
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d129      	bne.n	8004a40 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	68b9      	ldr	r1, [r7, #8]
 80049f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049f2:	f000 fa0b 	bl	8004e0c <prvCopyDataToQueue>
 80049f6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d010      	beq.n	8004a22 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a02:	3324      	adds	r3, #36	; 0x24
 8004a04:	4618      	mov	r0, r3
 8004a06:	f000 fff5 	bl	80059f4 <xTaskRemoveFromEventList>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d013      	beq.n	8004a38 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a10:	4b3f      	ldr	r3, [pc, #252]	; (8004b10 <xQueueGenericSend+0x1f8>)
 8004a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	e00a      	b.n	8004a38 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d007      	beq.n	8004a38 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a28:	4b39      	ldr	r3, [pc, #228]	; (8004b10 <xQueueGenericSend+0x1f8>)
 8004a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a38:	f001 ff2c 	bl	8006894 <vPortExitCritical>
				return pdPASS;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e063      	b.n	8004b08 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d103      	bne.n	8004a4e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a46:	f001 ff25 	bl	8006894 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	e05c      	b.n	8004b08 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a54:	f107 0314 	add.w	r3, r7, #20
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f001 f82f 	bl	8005abc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a62:	f001 ff17 	bl	8006894 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a66:	f000 fd9b 	bl	80055a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a6a:	f001 fee3 	bl	8006834 <vPortEnterCritical>
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a74:	b25b      	sxtb	r3, r3
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d103      	bne.n	8004a84 <xQueueGenericSend+0x16c>
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a8a:	b25b      	sxtb	r3, r3
 8004a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a90:	d103      	bne.n	8004a9a <xQueueGenericSend+0x182>
 8004a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a9a:	f001 fefb 	bl	8006894 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a9e:	1d3a      	adds	r2, r7, #4
 8004aa0:	f107 0314 	add.w	r3, r7, #20
 8004aa4:	4611      	mov	r1, r2
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f001 f81e 	bl	8005ae8 <xTaskCheckForTimeOut>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d124      	bne.n	8004afc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ab4:	f000 faa2 	bl	8004ffc <prvIsQueueFull>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d018      	beq.n	8004af0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac0:	3310      	adds	r3, #16
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	4611      	mov	r1, r2
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 ff44 	bl	8005954 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004acc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ace:	f000 fa2d 	bl	8004f2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ad2:	f000 fd73 	bl	80055bc <xTaskResumeAll>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f47f af7c 	bne.w	80049d6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004ade:	4b0c      	ldr	r3, [pc, #48]	; (8004b10 <xQueueGenericSend+0x1f8>)
 8004ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	e772      	b.n	80049d6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004af0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004af2:	f000 fa1b 	bl	8004f2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004af6:	f000 fd61 	bl	80055bc <xTaskResumeAll>
 8004afa:	e76c      	b.n	80049d6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004afc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004afe:	f000 fa15 	bl	8004f2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b02:	f000 fd5b 	bl	80055bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3738      	adds	r7, #56	; 0x38
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	e000ed04 	.word	0xe000ed04

08004b14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b090      	sub	sp, #64	; 0x40
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10a      	bne.n	8004b42 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b30:	f383 8811 	msr	BASEPRI, r3
 8004b34:	f3bf 8f6f 	isb	sy
 8004b38:	f3bf 8f4f 	dsb	sy
 8004b3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b3e:	bf00      	nop
 8004b40:	e7fe      	b.n	8004b40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d103      	bne.n	8004b50 <xQueueGenericSendFromISR+0x3c>
 8004b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <xQueueGenericSendFromISR+0x40>
 8004b50:	2301      	movs	r3, #1
 8004b52:	e000      	b.n	8004b56 <xQueueGenericSendFromISR+0x42>
 8004b54:	2300      	movs	r3, #0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10a      	bne.n	8004b70 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b6c:	bf00      	nop
 8004b6e:	e7fe      	b.n	8004b6e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d103      	bne.n	8004b7e <xQueueGenericSendFromISR+0x6a>
 8004b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d101      	bne.n	8004b82 <xQueueGenericSendFromISR+0x6e>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e000      	b.n	8004b84 <xQueueGenericSendFromISR+0x70>
 8004b82:	2300      	movs	r3, #0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10a      	bne.n	8004b9e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	623b      	str	r3, [r7, #32]
}
 8004b9a:	bf00      	nop
 8004b9c:	e7fe      	b.n	8004b9c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b9e:	f001 ff2b 	bl	80069f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ba2:	f3ef 8211 	mrs	r2, BASEPRI
 8004ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	61fa      	str	r2, [r7, #28]
 8004bb8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004bba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004bbc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d302      	bcc.n	8004bd0 <xQueueGenericSendFromISR+0xbc>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d12f      	bne.n	8004c30 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004be6:	f000 f911 	bl	8004e0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf2:	d112      	bne.n	8004c1a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d016      	beq.n	8004c2a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfe:	3324      	adds	r3, #36	; 0x24
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fef7 	bl	80059f4 <xTaskRemoveFromEventList>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00e      	beq.n	8004c2a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00b      	beq.n	8004c2a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
 8004c18:	e007      	b.n	8004c2a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c1e:	3301      	adds	r3, #1
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	b25a      	sxtb	r2, r3
 8004c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c2e:	e001      	b.n	8004c34 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c36:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c3e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3740      	adds	r7, #64	; 0x40
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
	...

08004c4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08c      	sub	sp, #48	; 0x30
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10a      	bne.n	8004c7c <xQueueReceive+0x30>
	__asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	623b      	str	r3, [r7, #32]
}
 8004c78:	bf00      	nop
 8004c7a:	e7fe      	b.n	8004c7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d103      	bne.n	8004c8a <xQueueReceive+0x3e>
 8004c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <xQueueReceive+0x42>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <xQueueReceive+0x44>
 8004c8e:	2300      	movs	r3, #0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10a      	bne.n	8004caa <xQueueReceive+0x5e>
	__asm volatile
 8004c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c98:	f383 8811 	msr	BASEPRI, r3
 8004c9c:	f3bf 8f6f 	isb	sy
 8004ca0:	f3bf 8f4f 	dsb	sy
 8004ca4:	61fb      	str	r3, [r7, #28]
}
 8004ca6:	bf00      	nop
 8004ca8:	e7fe      	b.n	8004ca8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004caa:	f001 f865 	bl	8005d78 <xTaskGetSchedulerState>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d102      	bne.n	8004cba <xQueueReceive+0x6e>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <xQueueReceive+0x72>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e000      	b.n	8004cc0 <xQueueReceive+0x74>
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10a      	bne.n	8004cda <xQueueReceive+0x8e>
	__asm volatile
 8004cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
 8004cd4:	61bb      	str	r3, [r7, #24]
}
 8004cd6:	bf00      	nop
 8004cd8:	e7fe      	b.n	8004cd8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cda:	f001 fdab 	bl	8006834 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01f      	beq.n	8004d2a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cee:	f000 f8f7 	bl	8004ee0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	1e5a      	subs	r2, r3, #1
 8004cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00f      	beq.n	8004d22 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d04:	3310      	adds	r3, #16
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 fe74 	bl	80059f4 <xTaskRemoveFromEventList>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d12:	4b3d      	ldr	r3, [pc, #244]	; (8004e08 <xQueueReceive+0x1bc>)
 8004d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d22:	f001 fdb7 	bl	8006894 <vPortExitCritical>
				return pdPASS;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e069      	b.n	8004dfe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d103      	bne.n	8004d38 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d30:	f001 fdb0 	bl	8006894 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d34:	2300      	movs	r3, #0
 8004d36:	e062      	b.n	8004dfe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d106      	bne.n	8004d4c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d3e:	f107 0310 	add.w	r3, r7, #16
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 feba 	bl	8005abc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d4c:	f001 fda2 	bl	8006894 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d50:	f000 fc26 	bl	80055a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d54:	f001 fd6e 	bl	8006834 <vPortEnterCritical>
 8004d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d5e:	b25b      	sxtb	r3, r3
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d103      	bne.n	8004d6e <xQueueReceive+0x122>
 8004d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d74:	b25b      	sxtb	r3, r3
 8004d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7a:	d103      	bne.n	8004d84 <xQueueReceive+0x138>
 8004d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d84:	f001 fd86 	bl	8006894 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d88:	1d3a      	adds	r2, r7, #4
 8004d8a:	f107 0310 	add.w	r3, r7, #16
 8004d8e:	4611      	mov	r1, r2
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 fea9 	bl	8005ae8 <xTaskCheckForTimeOut>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d123      	bne.n	8004de4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d9e:	f000 f917 	bl	8004fd0 <prvIsQueueEmpty>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d017      	beq.n	8004dd8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004daa:	3324      	adds	r3, #36	; 0x24
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	4611      	mov	r1, r2
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fdcf 	bl	8005954 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004db6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004db8:	f000 f8b8 	bl	8004f2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dbc:	f000 fbfe 	bl	80055bc <xTaskResumeAll>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d189      	bne.n	8004cda <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004dc6:	4b10      	ldr	r3, [pc, #64]	; (8004e08 <xQueueReceive+0x1bc>)
 8004dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	e780      	b.n	8004cda <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dda:	f000 f8a7 	bl	8004f2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dde:	f000 fbed 	bl	80055bc <xTaskResumeAll>
 8004de2:	e77a      	b.n	8004cda <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004de4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004de6:	f000 f8a1 	bl	8004f2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dea:	f000 fbe7 	bl	80055bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004df0:	f000 f8ee 	bl	8004fd0 <prvIsQueueEmpty>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f43f af6f 	beq.w	8004cda <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004dfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3730      	adds	r7, #48	; 0x30
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	e000ed04 	.word	0xe000ed04

08004e0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10d      	bne.n	8004e46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d14d      	bne.n	8004ece <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 ffbc 	bl	8005db4 <xTaskPriorityDisinherit>
 8004e3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	609a      	str	r2, [r3, #8]
 8004e44:	e043      	b.n	8004ece <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d119      	bne.n	8004e80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6858      	ldr	r0, [r3, #4]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	461a      	mov	r2, r3
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	f003 f884 	bl	8007f64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	685a      	ldr	r2, [r3, #4]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	441a      	add	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d32b      	bcc.n	8004ece <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	605a      	str	r2, [r3, #4]
 8004e7e:	e026      	b.n	8004ece <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	68d8      	ldr	r0, [r3, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e88:	461a      	mov	r2, r3
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	f003 f86a 	bl	8007f64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	425b      	negs	r3, r3
 8004e9a:	441a      	add	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d207      	bcs.n	8004ebc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb4:	425b      	negs	r3, r3
 8004eb6:	441a      	add	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d105      	bne.n	8004ece <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d002      	beq.n	8004ece <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ed6:	697b      	ldr	r3, [r7, #20]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d018      	beq.n	8004f24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68da      	ldr	r2, [r3, #12]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	441a      	add	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d303      	bcc.n	8004f14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68d9      	ldr	r1, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6838      	ldr	r0, [r7, #0]
 8004f20:	f003 f820 	bl	8007f64 <memcpy>
	}
}
 8004f24:	bf00      	nop
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f34:	f001 fc7e 	bl	8006834 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f40:	e011      	b.n	8004f66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d012      	beq.n	8004f70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	3324      	adds	r3, #36	; 0x24
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 fd50 	bl	80059f4 <xTaskRemoveFromEventList>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f5a:	f000 fe27 	bl	8005bac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f5e:	7bfb      	ldrb	r3, [r7, #15]
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	dce9      	bgt.n	8004f42 <prvUnlockQueue+0x16>
 8004f6e:	e000      	b.n	8004f72 <prvUnlockQueue+0x46>
					break;
 8004f70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	22ff      	movs	r2, #255	; 0xff
 8004f76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004f7a:	f001 fc8b 	bl	8006894 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f7e:	f001 fc59 	bl	8006834 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f8a:	e011      	b.n	8004fb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d012      	beq.n	8004fba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	3310      	adds	r3, #16
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f000 fd2b 	bl	80059f4 <xTaskRemoveFromEventList>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004fa4:	f000 fe02 	bl	8005bac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fa8:	7bbb      	ldrb	r3, [r7, #14]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	dce9      	bgt.n	8004f8c <prvUnlockQueue+0x60>
 8004fb8:	e000      	b.n	8004fbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	22ff      	movs	r2, #255	; 0xff
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fc4:	f001 fc66 	bl	8006894 <vPortExitCritical>
}
 8004fc8:	bf00      	nop
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fd8:	f001 fc2c 	bl	8006834 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d102      	bne.n	8004fea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	e001      	b.n	8004fee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fea:	2300      	movs	r3, #0
 8004fec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fee:	f001 fc51 	bl	8006894 <vPortExitCritical>

	return xReturn;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005004:	f001 fc16 	bl	8006834 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005010:	429a      	cmp	r2, r3
 8005012:	d102      	bne.n	800501a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005014:	2301      	movs	r3, #1
 8005016:	60fb      	str	r3, [r7, #12]
 8005018:	e001      	b.n	800501e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800501e:	f001 fc39 	bl	8006894 <vPortExitCritical>

	return xReturn;
 8005022:	68fb      	ldr	r3, [r7, #12]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005036:	2300      	movs	r3, #0
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	e014      	b.n	8005066 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800503c:	4a0f      	ldr	r2, [pc, #60]	; (800507c <vQueueAddToRegistry+0x50>)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10b      	bne.n	8005060 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005048:	490c      	ldr	r1, [pc, #48]	; (800507c <vQueueAddToRegistry+0x50>)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005052:	4a0a      	ldr	r2, [pc, #40]	; (800507c <vQueueAddToRegistry+0x50>)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	4413      	add	r3, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800505e:	e006      	b.n	800506e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	3301      	adds	r3, #1
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2b07      	cmp	r3, #7
 800506a:	d9e7      	bls.n	800503c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	20000b84 	.word	0x20000b84

08005080 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005090:	f001 fbd0 	bl	8006834 <vPortEnterCritical>
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800509a:	b25b      	sxtb	r3, r3
 800509c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a0:	d103      	bne.n	80050aa <vQueueWaitForMessageRestricted+0x2a>
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050b0:	b25b      	sxtb	r3, r3
 80050b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b6:	d103      	bne.n	80050c0 <vQueueWaitForMessageRestricted+0x40>
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050c0:	f001 fbe8 	bl	8006894 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d106      	bne.n	80050da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	3324      	adds	r3, #36	; 0x24
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 fc61 	bl	800599c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff26 	bl	8004f2c <prvUnlockQueue>
	}
 80050e0:	bf00      	nop
 80050e2:	3718      	adds	r7, #24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08e      	sub	sp, #56	; 0x38
 80050ec:	af04      	add	r7, sp, #16
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10a      	bne.n	8005112 <xTaskCreateStatic+0x2a>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	623b      	str	r3, [r7, #32]
}
 800510e:	bf00      	nop
 8005110:	e7fe      	b.n	8005110 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <xTaskCreateStatic+0x46>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	61fb      	str	r3, [r7, #28]
}
 800512a:	bf00      	nop
 800512c:	e7fe      	b.n	800512c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800512e:	23a8      	movs	r3, #168	; 0xa8
 8005130:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2ba8      	cmp	r3, #168	; 0xa8
 8005136:	d00a      	beq.n	800514e <xTaskCreateStatic+0x66>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	61bb      	str	r3, [r7, #24]
}
 800514a:	bf00      	nop
 800514c:	e7fe      	b.n	800514c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800514e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01e      	beq.n	8005194 <xTaskCreateStatic+0xac>
 8005156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005158:	2b00      	cmp	r3, #0
 800515a:	d01b      	beq.n	8005194 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800515c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005164:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	2202      	movs	r2, #2
 800516a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800516e:	2300      	movs	r3, #0
 8005170:	9303      	str	r3, [sp, #12]
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	9302      	str	r3, [sp, #8]
 8005176:	f107 0314 	add.w	r3, r7, #20
 800517a:	9301      	str	r3, [sp, #4]
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	9300      	str	r3, [sp, #0]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	68b9      	ldr	r1, [r7, #8]
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f000 f850 	bl	800522c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800518c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800518e:	f000 f8f3 	bl	8005378 <prvAddNewTaskToReadyList>
 8005192:	e001      	b.n	8005198 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005194:	2300      	movs	r3, #0
 8005196:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005198:	697b      	ldr	r3, [r7, #20]
	}
 800519a:	4618      	mov	r0, r3
 800519c:	3728      	adds	r7, #40	; 0x28
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b08c      	sub	sp, #48	; 0x30
 80051a6:	af04      	add	r7, sp, #16
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	603b      	str	r3, [r7, #0]
 80051ae:	4613      	mov	r3, r2
 80051b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051b2:	88fb      	ldrh	r3, [r7, #6]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f001 fc5e 	bl	8006a78 <pvPortMalloc>
 80051bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00e      	beq.n	80051e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051c4:	20a8      	movs	r0, #168	; 0xa8
 80051c6:	f001 fc57 	bl	8006a78 <pvPortMalloc>
 80051ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	631a      	str	r2, [r3, #48]	; 0x30
 80051d8:	e005      	b.n	80051e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051da:	6978      	ldr	r0, [r7, #20]
 80051dc:	f001 fd18 	bl	8006c10 <vPortFree>
 80051e0:	e001      	b.n	80051e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d017      	beq.n	800521c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051f4:	88fa      	ldrh	r2, [r7, #6]
 80051f6:	2300      	movs	r3, #0
 80051f8:	9303      	str	r3, [sp, #12]
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	9302      	str	r3, [sp, #8]
 80051fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005200:	9301      	str	r3, [sp, #4]
 8005202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f000 f80e 	bl	800522c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005210:	69f8      	ldr	r0, [r7, #28]
 8005212:	f000 f8b1 	bl	8005378 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005216:	2301      	movs	r3, #1
 8005218:	61bb      	str	r3, [r7, #24]
 800521a:	e002      	b.n	8005222 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800521c:	f04f 33ff 	mov.w	r3, #4294967295
 8005220:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005222:	69bb      	ldr	r3, [r7, #24]
	}
 8005224:	4618      	mov	r0, r3
 8005226:	3720      	adds	r7, #32
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b088      	sub	sp, #32
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800523a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	461a      	mov	r2, r3
 8005244:	21a5      	movs	r1, #165	; 0xa5
 8005246:	f002 fdb8 	bl	8007dba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800524a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005254:	3b01      	subs	r3, #1
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	f023 0307 	bic.w	r3, r3, #7
 8005262:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	f003 0307 	and.w	r3, r3, #7
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <prvInitialiseNewTask+0x58>
	__asm volatile
 800526e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005272:	f383 8811 	msr	BASEPRI, r3
 8005276:	f3bf 8f6f 	isb	sy
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	617b      	str	r3, [r7, #20]
}
 8005280:	bf00      	nop
 8005282:	e7fe      	b.n	8005282 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d01f      	beq.n	80052ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800528a:	2300      	movs	r3, #0
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	e012      	b.n	80052b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	4413      	add	r3, r2
 8005296:	7819      	ldrb	r1, [r3, #0]
 8005298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	4413      	add	r3, r2
 800529e:	3334      	adds	r3, #52	; 0x34
 80052a0:	460a      	mov	r2, r1
 80052a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d006      	beq.n	80052be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	3301      	adds	r3, #1
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b0f      	cmp	r3, #15
 80052ba:	d9e9      	bls.n	8005290 <prvInitialiseNewTask+0x64>
 80052bc:	e000      	b.n	80052c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80052be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052c8:	e003      	b.n	80052d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d4:	2b37      	cmp	r3, #55	; 0x37
 80052d6:	d901      	bls.n	80052dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052d8:	2337      	movs	r3, #55	; 0x37
 80052da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ea:	2200      	movs	r2, #0
 80052ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f0:	3304      	adds	r3, #4
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7ff f978 	bl	80045e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fa:	3318      	adds	r3, #24
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff f973 	bl	80045e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005306:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005316:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531a:	2200      	movs	r2, #0
 800531c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	2200      	movs	r2, #0
 8005324:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532a:	3354      	adds	r3, #84	; 0x54
 800532c:	224c      	movs	r2, #76	; 0x4c
 800532e:	2100      	movs	r1, #0
 8005330:	4618      	mov	r0, r3
 8005332:	f002 fd42 	bl	8007dba <memset>
 8005336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005338:	4a0c      	ldr	r2, [pc, #48]	; (800536c <prvInitialiseNewTask+0x140>)
 800533a:	659a      	str	r2, [r3, #88]	; 0x58
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	4a0c      	ldr	r2, [pc, #48]	; (8005370 <prvInitialiseNewTask+0x144>)
 8005340:	65da      	str	r2, [r3, #92]	; 0x5c
 8005342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005344:	4a0b      	ldr	r2, [pc, #44]	; (8005374 <prvInitialiseNewTask+0x148>)
 8005346:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	68f9      	ldr	r1, [r7, #12]
 800534c:	69b8      	ldr	r0, [r7, #24]
 800534e:	f001 f941 	bl	80065d4 <pxPortInitialiseStack>
 8005352:	4602      	mov	r2, r0
 8005354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005356:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800535e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005362:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005364:	bf00      	nop
 8005366:	3720      	adds	r7, #32
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20004e18 	.word	0x20004e18
 8005370:	20004e80 	.word	0x20004e80
 8005374:	20004ee8 	.word	0x20004ee8

08005378 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005380:	f001 fa58 	bl	8006834 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005384:	4b2d      	ldr	r3, [pc, #180]	; (800543c <prvAddNewTaskToReadyList+0xc4>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	3301      	adds	r3, #1
 800538a:	4a2c      	ldr	r2, [pc, #176]	; (800543c <prvAddNewTaskToReadyList+0xc4>)
 800538c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800538e:	4b2c      	ldr	r3, [pc, #176]	; (8005440 <prvAddNewTaskToReadyList+0xc8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d109      	bne.n	80053aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005396:	4a2a      	ldr	r2, [pc, #168]	; (8005440 <prvAddNewTaskToReadyList+0xc8>)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800539c:	4b27      	ldr	r3, [pc, #156]	; (800543c <prvAddNewTaskToReadyList+0xc4>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d110      	bne.n	80053c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80053a4:	f000 fc26 	bl	8005bf4 <prvInitialiseTaskLists>
 80053a8:	e00d      	b.n	80053c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80053aa:	4b26      	ldr	r3, [pc, #152]	; (8005444 <prvAddNewTaskToReadyList+0xcc>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053b2:	4b23      	ldr	r3, [pc, #140]	; (8005440 <prvAddNewTaskToReadyList+0xc8>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053bc:	429a      	cmp	r2, r3
 80053be:	d802      	bhi.n	80053c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053c0:	4a1f      	ldr	r2, [pc, #124]	; (8005440 <prvAddNewTaskToReadyList+0xc8>)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053c6:	4b20      	ldr	r3, [pc, #128]	; (8005448 <prvAddNewTaskToReadyList+0xd0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	3301      	adds	r3, #1
 80053cc:	4a1e      	ldr	r2, [pc, #120]	; (8005448 <prvAddNewTaskToReadyList+0xd0>)
 80053ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053d0:	4b1d      	ldr	r3, [pc, #116]	; (8005448 <prvAddNewTaskToReadyList+0xd0>)
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053dc:	4b1b      	ldr	r3, [pc, #108]	; (800544c <prvAddNewTaskToReadyList+0xd4>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d903      	bls.n	80053ec <prvAddNewTaskToReadyList+0x74>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e8:	4a18      	ldr	r2, [pc, #96]	; (800544c <prvAddNewTaskToReadyList+0xd4>)
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4a15      	ldr	r2, [pc, #84]	; (8005450 <prvAddNewTaskToReadyList+0xd8>)
 80053fa:	441a      	add	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3304      	adds	r3, #4
 8005400:	4619      	mov	r1, r3
 8005402:	4610      	mov	r0, r2
 8005404:	f7ff f8fd 	bl	8004602 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005408:	f001 fa44 	bl	8006894 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800540c:	4b0d      	ldr	r3, [pc, #52]	; (8005444 <prvAddNewTaskToReadyList+0xcc>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00e      	beq.n	8005432 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005414:	4b0a      	ldr	r3, [pc, #40]	; (8005440 <prvAddNewTaskToReadyList+0xc8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541e:	429a      	cmp	r2, r3
 8005420:	d207      	bcs.n	8005432 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005422:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <prvAddNewTaskToReadyList+0xdc>)
 8005424:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005432:	bf00      	nop
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	20001098 	.word	0x20001098
 8005440:	20000bc4 	.word	0x20000bc4
 8005444:	200010a4 	.word	0x200010a4
 8005448:	200010b4 	.word	0x200010b4
 800544c:	200010a0 	.word	0x200010a0
 8005450:	20000bc8 	.word	0x20000bc8
 8005454:	e000ed04 	.word	0xe000ed04

08005458 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d017      	beq.n	800549a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800546a:	4b13      	ldr	r3, [pc, #76]	; (80054b8 <vTaskDelay+0x60>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <vTaskDelay+0x30>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	60bb      	str	r3, [r7, #8]
}
 8005484:	bf00      	nop
 8005486:	e7fe      	b.n	8005486 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005488:	f000 f88a 	bl	80055a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800548c:	2100      	movs	r1, #0
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fcfe 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005494:	f000 f892 	bl	80055bc <xTaskResumeAll>
 8005498:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d107      	bne.n	80054b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80054a0:	4b06      	ldr	r3, [pc, #24]	; (80054bc <vTaskDelay+0x64>)
 80054a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054b0:	bf00      	nop
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	200010c0 	.word	0x200010c0
 80054bc:	e000ed04 	.word	0xe000ed04

080054c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08a      	sub	sp, #40	; 0x28
 80054c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054c6:	2300      	movs	r3, #0
 80054c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054ca:	2300      	movs	r3, #0
 80054cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054ce:	463a      	mov	r2, r7
 80054d0:	1d39      	adds	r1, r7, #4
 80054d2:	f107 0308 	add.w	r3, r7, #8
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff f832 	bl	8004540 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054dc:	6839      	ldr	r1, [r7, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	9202      	str	r2, [sp, #8]
 80054e4:	9301      	str	r3, [sp, #4]
 80054e6:	2300      	movs	r3, #0
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	2300      	movs	r3, #0
 80054ec:	460a      	mov	r2, r1
 80054ee:	4924      	ldr	r1, [pc, #144]	; (8005580 <vTaskStartScheduler+0xc0>)
 80054f0:	4824      	ldr	r0, [pc, #144]	; (8005584 <vTaskStartScheduler+0xc4>)
 80054f2:	f7ff fdf9 	bl	80050e8 <xTaskCreateStatic>
 80054f6:	4603      	mov	r3, r0
 80054f8:	4a23      	ldr	r2, [pc, #140]	; (8005588 <vTaskStartScheduler+0xc8>)
 80054fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054fc:	4b22      	ldr	r3, [pc, #136]	; (8005588 <vTaskStartScheduler+0xc8>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005504:	2301      	movs	r3, #1
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	e001      	b.n	800550e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d102      	bne.n	800551a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005514:	f000 fd10 	bl	8005f38 <xTimerCreateTimerTask>
 8005518:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d11b      	bne.n	8005558 <vTaskStartScheduler+0x98>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	613b      	str	r3, [r7, #16]
}
 8005532:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005534:	4b15      	ldr	r3, [pc, #84]	; (800558c <vTaskStartScheduler+0xcc>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3354      	adds	r3, #84	; 0x54
 800553a:	4a15      	ldr	r2, [pc, #84]	; (8005590 <vTaskStartScheduler+0xd0>)
 800553c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800553e:	4b15      	ldr	r3, [pc, #84]	; (8005594 <vTaskStartScheduler+0xd4>)
 8005540:	f04f 32ff 	mov.w	r2, #4294967295
 8005544:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005546:	4b14      	ldr	r3, [pc, #80]	; (8005598 <vTaskStartScheduler+0xd8>)
 8005548:	2201      	movs	r2, #1
 800554a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800554c:	4b13      	ldr	r3, [pc, #76]	; (800559c <vTaskStartScheduler+0xdc>)
 800554e:	2200      	movs	r2, #0
 8005550:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005552:	f001 f8cd 	bl	80066f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005556:	e00e      	b.n	8005576 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555e:	d10a      	bne.n	8005576 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	60fb      	str	r3, [r7, #12]
}
 8005572:	bf00      	nop
 8005574:	e7fe      	b.n	8005574 <vTaskStartScheduler+0xb4>
}
 8005576:	bf00      	nop
 8005578:	3718      	adds	r7, #24
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	0800bf6c 	.word	0x0800bf6c
 8005584:	08005bc5 	.word	0x08005bc5
 8005588:	200010bc 	.word	0x200010bc
 800558c:	20000bc4 	.word	0x20000bc4
 8005590:	2000006c 	.word	0x2000006c
 8005594:	200010b8 	.word	0x200010b8
 8005598:	200010a4 	.word	0x200010a4
 800559c:	2000109c 	.word	0x2000109c

080055a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80055a0:	b480      	push	{r7}
 80055a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80055a4:	4b04      	ldr	r3, [pc, #16]	; (80055b8 <vTaskSuspendAll+0x18>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3301      	adds	r3, #1
 80055aa:	4a03      	ldr	r2, [pc, #12]	; (80055b8 <vTaskSuspendAll+0x18>)
 80055ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80055ae:	bf00      	nop
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	200010c0 	.word	0x200010c0

080055bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055c6:	2300      	movs	r3, #0
 80055c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055ca:	4b42      	ldr	r3, [pc, #264]	; (80056d4 <xTaskResumeAll+0x118>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10a      	bne.n	80055e8 <xTaskResumeAll+0x2c>
	__asm volatile
 80055d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	603b      	str	r3, [r7, #0]
}
 80055e4:	bf00      	nop
 80055e6:	e7fe      	b.n	80055e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055e8:	f001 f924 	bl	8006834 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055ec:	4b39      	ldr	r3, [pc, #228]	; (80056d4 <xTaskResumeAll+0x118>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	4a38      	ldr	r2, [pc, #224]	; (80056d4 <xTaskResumeAll+0x118>)
 80055f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055f6:	4b37      	ldr	r3, [pc, #220]	; (80056d4 <xTaskResumeAll+0x118>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d162      	bne.n	80056c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055fe:	4b36      	ldr	r3, [pc, #216]	; (80056d8 <xTaskResumeAll+0x11c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d05e      	beq.n	80056c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005606:	e02f      	b.n	8005668 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005608:	4b34      	ldr	r3, [pc, #208]	; (80056dc <xTaskResumeAll+0x120>)
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	3318      	adds	r3, #24
 8005614:	4618      	mov	r0, r3
 8005616:	f7ff f851 	bl	80046bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3304      	adds	r3, #4
 800561e:	4618      	mov	r0, r3
 8005620:	f7ff f84c 	bl	80046bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005628:	4b2d      	ldr	r3, [pc, #180]	; (80056e0 <xTaskResumeAll+0x124>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d903      	bls.n	8005638 <xTaskResumeAll+0x7c>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005634:	4a2a      	ldr	r2, [pc, #168]	; (80056e0 <xTaskResumeAll+0x124>)
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800563c:	4613      	mov	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4413      	add	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4a27      	ldr	r2, [pc, #156]	; (80056e4 <xTaskResumeAll+0x128>)
 8005646:	441a      	add	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	3304      	adds	r3, #4
 800564c:	4619      	mov	r1, r3
 800564e:	4610      	mov	r0, r2
 8005650:	f7fe ffd7 	bl	8004602 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005658:	4b23      	ldr	r3, [pc, #140]	; (80056e8 <xTaskResumeAll+0x12c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565e:	429a      	cmp	r2, r3
 8005660:	d302      	bcc.n	8005668 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005662:	4b22      	ldr	r3, [pc, #136]	; (80056ec <xTaskResumeAll+0x130>)
 8005664:	2201      	movs	r2, #1
 8005666:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005668:	4b1c      	ldr	r3, [pc, #112]	; (80056dc <xTaskResumeAll+0x120>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1cb      	bne.n	8005608 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005676:	f000 fb5f 	bl	8005d38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800567a:	4b1d      	ldr	r3, [pc, #116]	; (80056f0 <xTaskResumeAll+0x134>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d010      	beq.n	80056a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005686:	f000 f847 	bl	8005718 <xTaskIncrementTick>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005690:	4b16      	ldr	r3, [pc, #88]	; (80056ec <xTaskResumeAll+0x130>)
 8005692:	2201      	movs	r2, #1
 8005694:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	3b01      	subs	r3, #1
 800569a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1f1      	bne.n	8005686 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80056a2:	4b13      	ldr	r3, [pc, #76]	; (80056f0 <xTaskResumeAll+0x134>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80056a8:	4b10      	ldr	r3, [pc, #64]	; (80056ec <xTaskResumeAll+0x130>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80056b0:	2301      	movs	r3, #1
 80056b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80056b4:	4b0f      	ldr	r3, [pc, #60]	; (80056f4 <xTaskResumeAll+0x138>)
 80056b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056c4:	f001 f8e6 	bl	8006894 <vPortExitCritical>

	return xAlreadyYielded;
 80056c8:	68bb      	ldr	r3, [r7, #8]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	200010c0 	.word	0x200010c0
 80056d8:	20001098 	.word	0x20001098
 80056dc:	20001058 	.word	0x20001058
 80056e0:	200010a0 	.word	0x200010a0
 80056e4:	20000bc8 	.word	0x20000bc8
 80056e8:	20000bc4 	.word	0x20000bc4
 80056ec:	200010ac 	.word	0x200010ac
 80056f0:	200010a8 	.word	0x200010a8
 80056f4:	e000ed04 	.word	0xe000ed04

080056f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056fe:	4b05      	ldr	r3, [pc, #20]	; (8005714 <xTaskGetTickCount+0x1c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005704:	687b      	ldr	r3, [r7, #4]
}
 8005706:	4618      	mov	r0, r3
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	2000109c 	.word	0x2000109c

08005718 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800571e:	2300      	movs	r3, #0
 8005720:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005722:	4b4f      	ldr	r3, [pc, #316]	; (8005860 <xTaskIncrementTick+0x148>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 808f 	bne.w	800584a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800572c:	4b4d      	ldr	r3, [pc, #308]	; (8005864 <xTaskIncrementTick+0x14c>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3301      	adds	r3, #1
 8005732:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005734:	4a4b      	ldr	r2, [pc, #300]	; (8005864 <xTaskIncrementTick+0x14c>)
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d120      	bne.n	8005782 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005740:	4b49      	ldr	r3, [pc, #292]	; (8005868 <xTaskIncrementTick+0x150>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <xTaskIncrementTick+0x48>
	__asm volatile
 800574a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574e:	f383 8811 	msr	BASEPRI, r3
 8005752:	f3bf 8f6f 	isb	sy
 8005756:	f3bf 8f4f 	dsb	sy
 800575a:	603b      	str	r3, [r7, #0]
}
 800575c:	bf00      	nop
 800575e:	e7fe      	b.n	800575e <xTaskIncrementTick+0x46>
 8005760:	4b41      	ldr	r3, [pc, #260]	; (8005868 <xTaskIncrementTick+0x150>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	60fb      	str	r3, [r7, #12]
 8005766:	4b41      	ldr	r3, [pc, #260]	; (800586c <xTaskIncrementTick+0x154>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a3f      	ldr	r2, [pc, #252]	; (8005868 <xTaskIncrementTick+0x150>)
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	4a3f      	ldr	r2, [pc, #252]	; (800586c <xTaskIncrementTick+0x154>)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6013      	str	r3, [r2, #0]
 8005774:	4b3e      	ldr	r3, [pc, #248]	; (8005870 <xTaskIncrementTick+0x158>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	4a3d      	ldr	r2, [pc, #244]	; (8005870 <xTaskIncrementTick+0x158>)
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	f000 fadb 	bl	8005d38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005782:	4b3c      	ldr	r3, [pc, #240]	; (8005874 <xTaskIncrementTick+0x15c>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	429a      	cmp	r2, r3
 800578a:	d349      	bcc.n	8005820 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800578c:	4b36      	ldr	r3, [pc, #216]	; (8005868 <xTaskIncrementTick+0x150>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d104      	bne.n	80057a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005796:	4b37      	ldr	r3, [pc, #220]	; (8005874 <xTaskIncrementTick+0x15c>)
 8005798:	f04f 32ff 	mov.w	r2, #4294967295
 800579c:	601a      	str	r2, [r3, #0]
					break;
 800579e:	e03f      	b.n	8005820 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057a0:	4b31      	ldr	r3, [pc, #196]	; (8005868 <xTaskIncrementTick+0x150>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d203      	bcs.n	80057c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057b8:	4a2e      	ldr	r2, [pc, #184]	; (8005874 <xTaskIncrementTick+0x15c>)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80057be:	e02f      	b.n	8005820 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	3304      	adds	r3, #4
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fe ff79 	bl	80046bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d004      	beq.n	80057dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	3318      	adds	r3, #24
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7fe ff70 	bl	80046bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e0:	4b25      	ldr	r3, [pc, #148]	; (8005878 <xTaskIncrementTick+0x160>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d903      	bls.n	80057f0 <xTaskIncrementTick+0xd8>
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ec:	4a22      	ldr	r2, [pc, #136]	; (8005878 <xTaskIncrementTick+0x160>)
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f4:	4613      	mov	r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4a1f      	ldr	r2, [pc, #124]	; (800587c <xTaskIncrementTick+0x164>)
 80057fe:	441a      	add	r2, r3
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	3304      	adds	r3, #4
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f7fe fefb 	bl	8004602 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005810:	4b1b      	ldr	r3, [pc, #108]	; (8005880 <xTaskIncrementTick+0x168>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005816:	429a      	cmp	r2, r3
 8005818:	d3b8      	bcc.n	800578c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800581a:	2301      	movs	r3, #1
 800581c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800581e:	e7b5      	b.n	800578c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005820:	4b17      	ldr	r3, [pc, #92]	; (8005880 <xTaskIncrementTick+0x168>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005826:	4915      	ldr	r1, [pc, #84]	; (800587c <xTaskIncrementTick+0x164>)
 8005828:	4613      	mov	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	440b      	add	r3, r1
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d901      	bls.n	800583c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005838:	2301      	movs	r3, #1
 800583a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800583c:	4b11      	ldr	r3, [pc, #68]	; (8005884 <xTaskIncrementTick+0x16c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d007      	beq.n	8005854 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005844:	2301      	movs	r3, #1
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	e004      	b.n	8005854 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800584a:	4b0f      	ldr	r3, [pc, #60]	; (8005888 <xTaskIncrementTick+0x170>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3301      	adds	r3, #1
 8005850:	4a0d      	ldr	r2, [pc, #52]	; (8005888 <xTaskIncrementTick+0x170>)
 8005852:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005854:	697b      	ldr	r3, [r7, #20]
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	200010c0 	.word	0x200010c0
 8005864:	2000109c 	.word	0x2000109c
 8005868:	20001050 	.word	0x20001050
 800586c:	20001054 	.word	0x20001054
 8005870:	200010b0 	.word	0x200010b0
 8005874:	200010b8 	.word	0x200010b8
 8005878:	200010a0 	.word	0x200010a0
 800587c:	20000bc8 	.word	0x20000bc8
 8005880:	20000bc4 	.word	0x20000bc4
 8005884:	200010ac 	.word	0x200010ac
 8005888:	200010a8 	.word	0x200010a8

0800588c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005892:	4b2a      	ldr	r3, [pc, #168]	; (800593c <vTaskSwitchContext+0xb0>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800589a:	4b29      	ldr	r3, [pc, #164]	; (8005940 <vTaskSwitchContext+0xb4>)
 800589c:	2201      	movs	r2, #1
 800589e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80058a0:	e046      	b.n	8005930 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80058a2:	4b27      	ldr	r3, [pc, #156]	; (8005940 <vTaskSwitchContext+0xb4>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058a8:	4b26      	ldr	r3, [pc, #152]	; (8005944 <vTaskSwitchContext+0xb8>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	e010      	b.n	80058d2 <vTaskSwitchContext+0x46>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10a      	bne.n	80058cc <vTaskSwitchContext+0x40>
	__asm volatile
 80058b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ba:	f383 8811 	msr	BASEPRI, r3
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f3bf 8f4f 	dsb	sy
 80058c6:	607b      	str	r3, [r7, #4]
}
 80058c8:	bf00      	nop
 80058ca:	e7fe      	b.n	80058ca <vTaskSwitchContext+0x3e>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	491d      	ldr	r1, [pc, #116]	; (8005948 <vTaskSwitchContext+0xbc>)
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	440b      	add	r3, r1
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0e4      	beq.n	80058b0 <vTaskSwitchContext+0x24>
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4613      	mov	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4a15      	ldr	r2, [pc, #84]	; (8005948 <vTaskSwitchContext+0xbc>)
 80058f2:	4413      	add	r3, r2
 80058f4:	60bb      	str	r3, [r7, #8]
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	605a      	str	r2, [r3, #4]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	3308      	adds	r3, #8
 8005908:	429a      	cmp	r2, r3
 800590a:	d104      	bne.n	8005916 <vTaskSwitchContext+0x8a>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	605a      	str	r2, [r3, #4]
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	4a0b      	ldr	r2, [pc, #44]	; (800594c <vTaskSwitchContext+0xc0>)
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	4a08      	ldr	r2, [pc, #32]	; (8005944 <vTaskSwitchContext+0xb8>)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005926:	4b09      	ldr	r3, [pc, #36]	; (800594c <vTaskSwitchContext+0xc0>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3354      	adds	r3, #84	; 0x54
 800592c:	4a08      	ldr	r2, [pc, #32]	; (8005950 <vTaskSwitchContext+0xc4>)
 800592e:	6013      	str	r3, [r2, #0]
}
 8005930:	bf00      	nop
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	200010c0 	.word	0x200010c0
 8005940:	200010ac 	.word	0x200010ac
 8005944:	200010a0 	.word	0x200010a0
 8005948:	20000bc8 	.word	0x20000bc8
 800594c:	20000bc4 	.word	0x20000bc4
 8005950:	2000006c 	.word	0x2000006c

08005954 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10a      	bne.n	800597a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005968:	f383 8811 	msr	BASEPRI, r3
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	f3bf 8f4f 	dsb	sy
 8005974:	60fb      	str	r3, [r7, #12]
}
 8005976:	bf00      	nop
 8005978:	e7fe      	b.n	8005978 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800597a:	4b07      	ldr	r3, [pc, #28]	; (8005998 <vTaskPlaceOnEventList+0x44>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3318      	adds	r3, #24
 8005980:	4619      	mov	r1, r3
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7fe fe61 	bl	800464a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005988:	2101      	movs	r1, #1
 800598a:	6838      	ldr	r0, [r7, #0]
 800598c:	f000 fa80 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
}
 8005990:	bf00      	nop
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	20000bc4 	.word	0x20000bc4

0800599c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10a      	bne.n	80059c4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	617b      	str	r3, [r7, #20]
}
 80059c0:	bf00      	nop
 80059c2:	e7fe      	b.n	80059c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059c4:	4b0a      	ldr	r3, [pc, #40]	; (80059f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3318      	adds	r3, #24
 80059ca:	4619      	mov	r1, r3
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f7fe fe18 	bl	8004602 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80059d8:	f04f 33ff 	mov.w	r3, #4294967295
 80059dc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80059de:	6879      	ldr	r1, [r7, #4]
 80059e0:	68b8      	ldr	r0, [r7, #8]
 80059e2:	f000 fa55 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
	}
 80059e6:	bf00      	nop
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20000bc4 	.word	0x20000bc4

080059f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10a      	bne.n	8005a20 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	60fb      	str	r3, [r7, #12]
}
 8005a1c:	bf00      	nop
 8005a1e:	e7fe      	b.n	8005a1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	3318      	adds	r3, #24
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7fe fe49 	bl	80046bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a2a:	4b1e      	ldr	r3, [pc, #120]	; (8005aa4 <xTaskRemoveFromEventList+0xb0>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d11d      	bne.n	8005a6e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	3304      	adds	r3, #4
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fe fe40 	bl	80046bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a40:	4b19      	ldr	r3, [pc, #100]	; (8005aa8 <xTaskRemoveFromEventList+0xb4>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d903      	bls.n	8005a50 <xTaskRemoveFromEventList+0x5c>
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4c:	4a16      	ldr	r2, [pc, #88]	; (8005aa8 <xTaskRemoveFromEventList+0xb4>)
 8005a4e:	6013      	str	r3, [r2, #0]
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a54:	4613      	mov	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4a13      	ldr	r2, [pc, #76]	; (8005aac <xTaskRemoveFromEventList+0xb8>)
 8005a5e:	441a      	add	r2, r3
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	3304      	adds	r3, #4
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f7fe fdcb 	bl	8004602 <vListInsertEnd>
 8005a6c:	e005      	b.n	8005a7a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	3318      	adds	r3, #24
 8005a72:	4619      	mov	r1, r3
 8005a74:	480e      	ldr	r0, [pc, #56]	; (8005ab0 <xTaskRemoveFromEventList+0xbc>)
 8005a76:	f7fe fdc4 	bl	8004602 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	; (8005ab4 <xTaskRemoveFromEventList+0xc0>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d905      	bls.n	8005a94 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a8c:	4b0a      	ldr	r3, [pc, #40]	; (8005ab8 <xTaskRemoveFromEventList+0xc4>)
 8005a8e:	2201      	movs	r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	e001      	b.n	8005a98 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005a94:	2300      	movs	r3, #0
 8005a96:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a98:	697b      	ldr	r3, [r7, #20]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3718      	adds	r7, #24
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	200010c0 	.word	0x200010c0
 8005aa8:	200010a0 	.word	0x200010a0
 8005aac:	20000bc8 	.word	0x20000bc8
 8005ab0:	20001058 	.word	0x20001058
 8005ab4:	20000bc4 	.word	0x20000bc4
 8005ab8:	200010ac 	.word	0x200010ac

08005abc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ac4:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <vTaskInternalSetTimeOutState+0x24>)
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005acc:	4b05      	ldr	r3, [pc, #20]	; (8005ae4 <vTaskInternalSetTimeOutState+0x28>)
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	605a      	str	r2, [r3, #4]
}
 8005ad4:	bf00      	nop
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	200010b0 	.word	0x200010b0
 8005ae4:	2000109c 	.word	0x2000109c

08005ae8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d10a      	bne.n	8005b0e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	613b      	str	r3, [r7, #16]
}
 8005b0a:	bf00      	nop
 8005b0c:	e7fe      	b.n	8005b0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10a      	bne.n	8005b2a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	60fb      	str	r3, [r7, #12]
}
 8005b26:	bf00      	nop
 8005b28:	e7fe      	b.n	8005b28 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005b2a:	f000 fe83 	bl	8006834 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005b2e:	4b1d      	ldr	r3, [pc, #116]	; (8005ba4 <xTaskCheckForTimeOut+0xbc>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d102      	bne.n	8005b4e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61fb      	str	r3, [r7, #28]
 8005b4c:	e023      	b.n	8005b96 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	4b15      	ldr	r3, [pc, #84]	; (8005ba8 <xTaskCheckForTimeOut+0xc0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d007      	beq.n	8005b6a <xTaskCheckForTimeOut+0x82>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d302      	bcc.n	8005b6a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b64:	2301      	movs	r3, #1
 8005b66:	61fb      	str	r3, [r7, #28]
 8005b68:	e015      	b.n	8005b96 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d20b      	bcs.n	8005b8c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	1ad2      	subs	r2, r2, r3
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff ff9b 	bl	8005abc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b86:	2300      	movs	r3, #0
 8005b88:	61fb      	str	r3, [r7, #28]
 8005b8a:	e004      	b.n	8005b96 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b92:	2301      	movs	r3, #1
 8005b94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b96:	f000 fe7d 	bl	8006894 <vPortExitCritical>

	return xReturn;
 8005b9a:	69fb      	ldr	r3, [r7, #28]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3720      	adds	r7, #32
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	2000109c 	.word	0x2000109c
 8005ba8:	200010b0 	.word	0x200010b0

08005bac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005bb0:	4b03      	ldr	r3, [pc, #12]	; (8005bc0 <vTaskMissedYield+0x14>)
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	601a      	str	r2, [r3, #0]
}
 8005bb6:	bf00      	nop
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr
 8005bc0:	200010ac 	.word	0x200010ac

08005bc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005bcc:	f000 f852 	bl	8005c74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005bd0:	4b06      	ldr	r3, [pc, #24]	; (8005bec <prvIdleTask+0x28>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d9f9      	bls.n	8005bcc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <prvIdleTask+0x2c>)
 8005bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005be8:	e7f0      	b.n	8005bcc <prvIdleTask+0x8>
 8005bea:	bf00      	nop
 8005bec:	20000bc8 	.word	0x20000bc8
 8005bf0:	e000ed04 	.word	0xe000ed04

08005bf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	607b      	str	r3, [r7, #4]
 8005bfe:	e00c      	b.n	8005c1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4a12      	ldr	r2, [pc, #72]	; (8005c54 <prvInitialiseTaskLists+0x60>)
 8005c0c:	4413      	add	r3, r2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7fe fcca 	bl	80045a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	3301      	adds	r3, #1
 8005c18:	607b      	str	r3, [r7, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b37      	cmp	r3, #55	; 0x37
 8005c1e:	d9ef      	bls.n	8005c00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c20:	480d      	ldr	r0, [pc, #52]	; (8005c58 <prvInitialiseTaskLists+0x64>)
 8005c22:	f7fe fcc1 	bl	80045a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c26:	480d      	ldr	r0, [pc, #52]	; (8005c5c <prvInitialiseTaskLists+0x68>)
 8005c28:	f7fe fcbe 	bl	80045a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c2c:	480c      	ldr	r0, [pc, #48]	; (8005c60 <prvInitialiseTaskLists+0x6c>)
 8005c2e:	f7fe fcbb 	bl	80045a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c32:	480c      	ldr	r0, [pc, #48]	; (8005c64 <prvInitialiseTaskLists+0x70>)
 8005c34:	f7fe fcb8 	bl	80045a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c38:	480b      	ldr	r0, [pc, #44]	; (8005c68 <prvInitialiseTaskLists+0x74>)
 8005c3a:	f7fe fcb5 	bl	80045a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c3e:	4b0b      	ldr	r3, [pc, #44]	; (8005c6c <prvInitialiseTaskLists+0x78>)
 8005c40:	4a05      	ldr	r2, [pc, #20]	; (8005c58 <prvInitialiseTaskLists+0x64>)
 8005c42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c44:	4b0a      	ldr	r3, [pc, #40]	; (8005c70 <prvInitialiseTaskLists+0x7c>)
 8005c46:	4a05      	ldr	r2, [pc, #20]	; (8005c5c <prvInitialiseTaskLists+0x68>)
 8005c48:	601a      	str	r2, [r3, #0]
}
 8005c4a:	bf00      	nop
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20000bc8 	.word	0x20000bc8
 8005c58:	20001028 	.word	0x20001028
 8005c5c:	2000103c 	.word	0x2000103c
 8005c60:	20001058 	.word	0x20001058
 8005c64:	2000106c 	.word	0x2000106c
 8005c68:	20001084 	.word	0x20001084
 8005c6c:	20001050 	.word	0x20001050
 8005c70:	20001054 	.word	0x20001054

08005c74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c7a:	e019      	b.n	8005cb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c7c:	f000 fdda 	bl	8006834 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c80:	4b10      	ldr	r3, [pc, #64]	; (8005cc4 <prvCheckTasksWaitingTermination+0x50>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	3304      	adds	r3, #4
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7fe fd15 	bl	80046bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c92:	4b0d      	ldr	r3, [pc, #52]	; (8005cc8 <prvCheckTasksWaitingTermination+0x54>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	4a0b      	ldr	r2, [pc, #44]	; (8005cc8 <prvCheckTasksWaitingTermination+0x54>)
 8005c9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c9c:	4b0b      	ldr	r3, [pc, #44]	; (8005ccc <prvCheckTasksWaitingTermination+0x58>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	4a0a      	ldr	r2, [pc, #40]	; (8005ccc <prvCheckTasksWaitingTermination+0x58>)
 8005ca4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005ca6:	f000 fdf5 	bl	8006894 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f810 	bl	8005cd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005cb0:	4b06      	ldr	r3, [pc, #24]	; (8005ccc <prvCheckTasksWaitingTermination+0x58>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e1      	bne.n	8005c7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005cb8:	bf00      	nop
 8005cba:	bf00      	nop
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	2000106c 	.word	0x2000106c
 8005cc8:	20001098 	.word	0x20001098
 8005ccc:	20001080 	.word	0x20001080

08005cd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	3354      	adds	r3, #84	; 0x54
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f002 f889 	bl	8007df4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d108      	bne.n	8005cfe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 ff8d 	bl	8006c10 <vPortFree>
				vPortFree( pxTCB );
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 ff8a 	bl	8006c10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005cfc:	e018      	b.n	8005d30 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d103      	bne.n	8005d10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 ff81 	bl	8006c10 <vPortFree>
	}
 8005d0e:	e00f      	b.n	8005d30 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d00a      	beq.n	8005d30 <prvDeleteTCB+0x60>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	60fb      	str	r3, [r7, #12]
}
 8005d2c:	bf00      	nop
 8005d2e:	e7fe      	b.n	8005d2e <prvDeleteTCB+0x5e>
	}
 8005d30:	bf00      	nop
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d3e:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <prvResetNextTaskUnblockTime+0x38>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d104      	bne.n	8005d52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d48:	4b0a      	ldr	r3, [pc, #40]	; (8005d74 <prvResetNextTaskUnblockTime+0x3c>)
 8005d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d50:	e008      	b.n	8005d64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d52:	4b07      	ldr	r3, [pc, #28]	; (8005d70 <prvResetNextTaskUnblockTime+0x38>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	4a04      	ldr	r2, [pc, #16]	; (8005d74 <prvResetNextTaskUnblockTime+0x3c>)
 8005d62:	6013      	str	r3, [r2, #0]
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	20001050 	.word	0x20001050
 8005d74:	200010b8 	.word	0x200010b8

08005d78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d7e:	4b0b      	ldr	r3, [pc, #44]	; (8005dac <xTaskGetSchedulerState+0x34>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d102      	bne.n	8005d8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d86:	2301      	movs	r3, #1
 8005d88:	607b      	str	r3, [r7, #4]
 8005d8a:	e008      	b.n	8005d9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d8c:	4b08      	ldr	r3, [pc, #32]	; (8005db0 <xTaskGetSchedulerState+0x38>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d102      	bne.n	8005d9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d94:	2302      	movs	r3, #2
 8005d96:	607b      	str	r3, [r7, #4]
 8005d98:	e001      	b.n	8005d9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d9e:	687b      	ldr	r3, [r7, #4]
	}
 8005da0:	4618      	mov	r0, r3
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	200010a4 	.word	0x200010a4
 8005db0:	200010c0 	.word	0x200010c0

08005db4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d056      	beq.n	8005e78 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005dca:	4b2e      	ldr	r3, [pc, #184]	; (8005e84 <xTaskPriorityDisinherit+0xd0>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d00a      	beq.n	8005dea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd8:	f383 8811 	msr	BASEPRI, r3
 8005ddc:	f3bf 8f6f 	isb	sy
 8005de0:	f3bf 8f4f 	dsb	sy
 8005de4:	60fb      	str	r3, [r7, #12]
}
 8005de6:	bf00      	nop
 8005de8:	e7fe      	b.n	8005de8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10a      	bne.n	8005e08 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	60bb      	str	r3, [r7, #8]
}
 8005e04:	bf00      	nop
 8005e06:	e7fe      	b.n	8005e06 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e0c:	1e5a      	subs	r2, r3, #1
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d02c      	beq.n	8005e78 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d128      	bne.n	8005e78 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe fc46 	bl	80046bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e48:	4b0f      	ldr	r3, [pc, #60]	; (8005e88 <xTaskPriorityDisinherit+0xd4>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d903      	bls.n	8005e58 <xTaskPriorityDisinherit+0xa4>
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e54:	4a0c      	ldr	r2, [pc, #48]	; (8005e88 <xTaskPriorityDisinherit+0xd4>)
 8005e56:	6013      	str	r3, [r2, #0]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4a09      	ldr	r2, [pc, #36]	; (8005e8c <xTaskPriorityDisinherit+0xd8>)
 8005e66:	441a      	add	r2, r3
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4610      	mov	r0, r2
 8005e70:	f7fe fbc7 	bl	8004602 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e74:	2301      	movs	r3, #1
 8005e76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e78:	697b      	ldr	r3, [r7, #20]
	}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	20000bc4 	.word	0x20000bc4
 8005e88:	200010a0 	.word	0x200010a0
 8005e8c:	20000bc8 	.word	0x20000bc8

08005e90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e9a:	4b21      	ldr	r3, [pc, #132]	; (8005f20 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea0:	4b20      	ldr	r3, [pc, #128]	; (8005f24 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fe fc08 	bl	80046bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb2:	d10a      	bne.n	8005eca <prvAddCurrentTaskToDelayedList+0x3a>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d007      	beq.n	8005eca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eba:	4b1a      	ldr	r3, [pc, #104]	; (8005f24 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3304      	adds	r3, #4
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	4819      	ldr	r0, [pc, #100]	; (8005f28 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ec4:	f7fe fb9d 	bl	8004602 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ec8:	e026      	b.n	8005f18 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4413      	add	r3, r2
 8005ed0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ed2:	4b14      	ldr	r3, [pc, #80]	; (8005f24 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d209      	bcs.n	8005ef6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ee2:	4b12      	ldr	r3, [pc, #72]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	4b0f      	ldr	r3, [pc, #60]	; (8005f24 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	3304      	adds	r3, #4
 8005eec:	4619      	mov	r1, r3
 8005eee:	4610      	mov	r0, r2
 8005ef0:	f7fe fbab 	bl	800464a <vListInsert>
}
 8005ef4:	e010      	b.n	8005f18 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ef6:	4b0e      	ldr	r3, [pc, #56]	; (8005f30 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	4b0a      	ldr	r3, [pc, #40]	; (8005f24 <prvAddCurrentTaskToDelayedList+0x94>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4619      	mov	r1, r3
 8005f02:	4610      	mov	r0, r2
 8005f04:	f7fe fba1 	bl	800464a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f08:	4b0a      	ldr	r3, [pc, #40]	; (8005f34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d202      	bcs.n	8005f18 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005f12:	4a08      	ldr	r2, [pc, #32]	; (8005f34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	6013      	str	r3, [r2, #0]
}
 8005f18:	bf00      	nop
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	2000109c 	.word	0x2000109c
 8005f24:	20000bc4 	.word	0x20000bc4
 8005f28:	20001084 	.word	0x20001084
 8005f2c:	20001054 	.word	0x20001054
 8005f30:	20001050 	.word	0x20001050
 8005f34:	200010b8 	.word	0x200010b8

08005f38 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08a      	sub	sp, #40	; 0x28
 8005f3c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f42:	f000 fb07 	bl	8006554 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f46:	4b1c      	ldr	r3, [pc, #112]	; (8005fb8 <xTimerCreateTimerTask+0x80>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d021      	beq.n	8005f92 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f52:	2300      	movs	r3, #0
 8005f54:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f56:	1d3a      	adds	r2, r7, #4
 8005f58:	f107 0108 	add.w	r1, r7, #8
 8005f5c:	f107 030c 	add.w	r3, r7, #12
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7fe fb07 	bl	8004574 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	9202      	str	r2, [sp, #8]
 8005f6e:	9301      	str	r3, [sp, #4]
 8005f70:	2302      	movs	r3, #2
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	2300      	movs	r3, #0
 8005f76:	460a      	mov	r2, r1
 8005f78:	4910      	ldr	r1, [pc, #64]	; (8005fbc <xTimerCreateTimerTask+0x84>)
 8005f7a:	4811      	ldr	r0, [pc, #68]	; (8005fc0 <xTimerCreateTimerTask+0x88>)
 8005f7c:	f7ff f8b4 	bl	80050e8 <xTaskCreateStatic>
 8005f80:	4603      	mov	r3, r0
 8005f82:	4a10      	ldr	r2, [pc, #64]	; (8005fc4 <xTimerCreateTimerTask+0x8c>)
 8005f84:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f86:	4b0f      	ldr	r3, [pc, #60]	; (8005fc4 <xTimerCreateTimerTask+0x8c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10a      	bne.n	8005fae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	613b      	str	r3, [r7, #16]
}
 8005faa:	bf00      	nop
 8005fac:	e7fe      	b.n	8005fac <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005fae:	697b      	ldr	r3, [r7, #20]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	200010f4 	.word	0x200010f4
 8005fbc:	0800bf74 	.word	0x0800bf74
 8005fc0:	080060fd 	.word	0x080060fd
 8005fc4:	200010f8 	.word	0x200010f8

08005fc8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b08a      	sub	sp, #40	; 0x28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	623b      	str	r3, [r7, #32]
}
 8005ff2:	bf00      	nop
 8005ff4:	e7fe      	b.n	8005ff4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ff6:	4b1a      	ldr	r3, [pc, #104]	; (8006060 <xTimerGenericCommand+0x98>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d02a      	beq.n	8006054 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	2b05      	cmp	r3, #5
 800600e:	dc18      	bgt.n	8006042 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006010:	f7ff feb2 	bl	8005d78 <xTaskGetSchedulerState>
 8006014:	4603      	mov	r3, r0
 8006016:	2b02      	cmp	r3, #2
 8006018:	d109      	bne.n	800602e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800601a:	4b11      	ldr	r3, [pc, #68]	; (8006060 <xTimerGenericCommand+0x98>)
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	f107 0110 	add.w	r1, r7, #16
 8006022:	2300      	movs	r3, #0
 8006024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006026:	f7fe fc77 	bl	8004918 <xQueueGenericSend>
 800602a:	6278      	str	r0, [r7, #36]	; 0x24
 800602c:	e012      	b.n	8006054 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800602e:	4b0c      	ldr	r3, [pc, #48]	; (8006060 <xTimerGenericCommand+0x98>)
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	f107 0110 	add.w	r1, r7, #16
 8006036:	2300      	movs	r3, #0
 8006038:	2200      	movs	r2, #0
 800603a:	f7fe fc6d 	bl	8004918 <xQueueGenericSend>
 800603e:	6278      	str	r0, [r7, #36]	; 0x24
 8006040:	e008      	b.n	8006054 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006042:	4b07      	ldr	r3, [pc, #28]	; (8006060 <xTimerGenericCommand+0x98>)
 8006044:	6818      	ldr	r0, [r3, #0]
 8006046:	f107 0110 	add.w	r1, r7, #16
 800604a:	2300      	movs	r3, #0
 800604c:	683a      	ldr	r2, [r7, #0]
 800604e:	f7fe fd61 	bl	8004b14 <xQueueGenericSendFromISR>
 8006052:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006056:	4618      	mov	r0, r3
 8006058:	3728      	adds	r7, #40	; 0x28
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	200010f4 	.word	0x200010f4

08006064 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af02      	add	r7, sp, #8
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800606e:	4b22      	ldr	r3, [pc, #136]	; (80060f8 <prvProcessExpiredTimer+0x94>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	3304      	adds	r3, #4
 800607c:	4618      	mov	r0, r3
 800607e:	f7fe fb1d 	bl	80046bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d022      	beq.n	80060d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	699a      	ldr	r2, [r3, #24]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	18d1      	adds	r1, r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	683a      	ldr	r2, [r7, #0]
 800609c:	6978      	ldr	r0, [r7, #20]
 800609e:	f000 f8d1 	bl	8006244 <prvInsertTimerInActiveList>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d01f      	beq.n	80060e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060a8:	2300      	movs	r3, #0
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	2300      	movs	r3, #0
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	2100      	movs	r1, #0
 80060b2:	6978      	ldr	r0, [r7, #20]
 80060b4:	f7ff ff88 	bl	8005fc8 <xTimerGenericCommand>
 80060b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d113      	bne.n	80060e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80060c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	60fb      	str	r3, [r7, #12]
}
 80060d2:	bf00      	nop
 80060d4:	e7fe      	b.n	80060d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060dc:	f023 0301 	bic.w	r3, r3, #1
 80060e0:	b2da      	uxtb	r2, r3
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	6978      	ldr	r0, [r7, #20]
 80060ee:	4798      	blx	r3
}
 80060f0:	bf00      	nop
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	200010ec 	.word	0x200010ec

080060fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006104:	f107 0308 	add.w	r3, r7, #8
 8006108:	4618      	mov	r0, r3
 800610a:	f000 f857 	bl	80061bc <prvGetNextExpireTime>
 800610e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	4619      	mov	r1, r3
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 f803 	bl	8006120 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800611a:	f000 f8d5 	bl	80062c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800611e:	e7f1      	b.n	8006104 <prvTimerTask+0x8>

08006120 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800612a:	f7ff fa39 	bl	80055a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800612e:	f107 0308 	add.w	r3, r7, #8
 8006132:	4618      	mov	r0, r3
 8006134:	f000 f866 	bl	8006204 <prvSampleTimeNow>
 8006138:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d130      	bne.n	80061a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10a      	bne.n	800615c <prvProcessTimerOrBlockTask+0x3c>
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	429a      	cmp	r2, r3
 800614c:	d806      	bhi.n	800615c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800614e:	f7ff fa35 	bl	80055bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006152:	68f9      	ldr	r1, [r7, #12]
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7ff ff85 	bl	8006064 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800615a:	e024      	b.n	80061a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d008      	beq.n	8006174 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006162:	4b13      	ldr	r3, [pc, #76]	; (80061b0 <prvProcessTimerOrBlockTask+0x90>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <prvProcessTimerOrBlockTask+0x50>
 800616c:	2301      	movs	r3, #1
 800616e:	e000      	b.n	8006172 <prvProcessTimerOrBlockTask+0x52>
 8006170:	2300      	movs	r3, #0
 8006172:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006174:	4b0f      	ldr	r3, [pc, #60]	; (80061b4 <prvProcessTimerOrBlockTask+0x94>)
 8006176:	6818      	ldr	r0, [r3, #0]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	683a      	ldr	r2, [r7, #0]
 8006180:	4619      	mov	r1, r3
 8006182:	f7fe ff7d 	bl	8005080 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006186:	f7ff fa19 	bl	80055bc <xTaskResumeAll>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10a      	bne.n	80061a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006190:	4b09      	ldr	r3, [pc, #36]	; (80061b8 <prvProcessTimerOrBlockTask+0x98>)
 8006192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006196:	601a      	str	r2, [r3, #0]
 8006198:	f3bf 8f4f 	dsb	sy
 800619c:	f3bf 8f6f 	isb	sy
}
 80061a0:	e001      	b.n	80061a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80061a2:	f7ff fa0b 	bl	80055bc <xTaskResumeAll>
}
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	200010f0 	.word	0x200010f0
 80061b4:	200010f4 	.word	0x200010f4
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80061c4:	4b0e      	ldr	r3, [pc, #56]	; (8006200 <prvGetNextExpireTime+0x44>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <prvGetNextExpireTime+0x16>
 80061ce:	2201      	movs	r2, #1
 80061d0:	e000      	b.n	80061d4 <prvGetNextExpireTime+0x18>
 80061d2:	2200      	movs	r2, #0
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d105      	bne.n	80061ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061e0:	4b07      	ldr	r3, [pc, #28]	; (8006200 <prvGetNextExpireTime+0x44>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	e001      	b.n	80061f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80061f0:	68fb      	ldr	r3, [r7, #12]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	200010ec 	.word	0x200010ec

08006204 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800620c:	f7ff fa74 	bl	80056f8 <xTaskGetTickCount>
 8006210:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006212:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <prvSampleTimeNow+0x3c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	429a      	cmp	r2, r3
 800621a:	d205      	bcs.n	8006228 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800621c:	f000 f936 	bl	800648c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	e002      	b.n	800622e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800622e:	4a04      	ldr	r2, [pc, #16]	; (8006240 <prvSampleTimeNow+0x3c>)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006234:	68fb      	ldr	r3, [r7, #12]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	200010fc 	.word	0x200010fc

08006244 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	429a      	cmp	r2, r3
 8006268:	d812      	bhi.n	8006290 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	1ad2      	subs	r2, r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	429a      	cmp	r2, r3
 8006276:	d302      	bcc.n	800627e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006278:	2301      	movs	r3, #1
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	e01b      	b.n	80062b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800627e:	4b10      	ldr	r3, [pc, #64]	; (80062c0 <prvInsertTimerInActiveList+0x7c>)
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	3304      	adds	r3, #4
 8006286:	4619      	mov	r1, r3
 8006288:	4610      	mov	r0, r2
 800628a:	f7fe f9de 	bl	800464a <vListInsert>
 800628e:	e012      	b.n	80062b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	429a      	cmp	r2, r3
 8006296:	d206      	bcs.n	80062a6 <prvInsertTimerInActiveList+0x62>
 8006298:	68ba      	ldr	r2, [r7, #8]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	d302      	bcc.n	80062a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80062a0:	2301      	movs	r3, #1
 80062a2:	617b      	str	r3, [r7, #20]
 80062a4:	e007      	b.n	80062b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062a6:	4b07      	ldr	r3, [pc, #28]	; (80062c4 <prvInsertTimerInActiveList+0x80>)
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3304      	adds	r3, #4
 80062ae:	4619      	mov	r1, r3
 80062b0:	4610      	mov	r0, r2
 80062b2:	f7fe f9ca 	bl	800464a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80062b6:	697b      	ldr	r3, [r7, #20]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3718      	adds	r7, #24
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	200010f0 	.word	0x200010f0
 80062c4:	200010ec 	.word	0x200010ec

080062c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08e      	sub	sp, #56	; 0x38
 80062cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062ce:	e0ca      	b.n	8006466 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	da18      	bge.n	8006308 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80062d6:	1d3b      	adds	r3, r7, #4
 80062d8:	3304      	adds	r3, #4
 80062da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80062dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10a      	bne.n	80062f8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	61fb      	str	r3, [r7, #28]
}
 80062f4:	bf00      	nop
 80062f6:	e7fe      	b.n	80062f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80062f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062fe:	6850      	ldr	r0, [r2, #4]
 8006300:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006302:	6892      	ldr	r2, [r2, #8]
 8006304:	4611      	mov	r1, r2
 8006306:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	f2c0 80ab 	blt.w	8006466 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d004      	beq.n	8006326 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	3304      	adds	r3, #4
 8006320:	4618      	mov	r0, r3
 8006322:	f7fe f9cb 	bl	80046bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006326:	463b      	mov	r3, r7
 8006328:	4618      	mov	r0, r3
 800632a:	f7ff ff6b 	bl	8006204 <prvSampleTimeNow>
 800632e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b09      	cmp	r3, #9
 8006334:	f200 8096 	bhi.w	8006464 <prvProcessReceivedCommands+0x19c>
 8006338:	a201      	add	r2, pc, #4	; (adr r2, 8006340 <prvProcessReceivedCommands+0x78>)
 800633a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633e:	bf00      	nop
 8006340:	08006369 	.word	0x08006369
 8006344:	08006369 	.word	0x08006369
 8006348:	08006369 	.word	0x08006369
 800634c:	080063dd 	.word	0x080063dd
 8006350:	080063f1 	.word	0x080063f1
 8006354:	0800643b 	.word	0x0800643b
 8006358:	08006369 	.word	0x08006369
 800635c:	08006369 	.word	0x08006369
 8006360:	080063dd 	.word	0x080063dd
 8006364:	080063f1 	.word	0x080063f1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	b2da      	uxtb	r2, r3
 8006374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006376:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	18d1      	adds	r1, r2, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006386:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006388:	f7ff ff5c 	bl	8006244 <prvInsertTimerInActiveList>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d069      	beq.n	8006466 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006398:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800639a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063a0:	f003 0304 	and.w	r3, r3, #4
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d05e      	beq.n	8006466 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	441a      	add	r2, r3
 80063b0:	2300      	movs	r3, #0
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	2300      	movs	r3, #0
 80063b6:	2100      	movs	r1, #0
 80063b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063ba:	f7ff fe05 	bl	8005fc8 <xTimerGenericCommand>
 80063be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d14f      	bne.n	8006466 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	61bb      	str	r3, [r7, #24]
}
 80063d8:	bf00      	nop
 80063da:	e7fe      	b.n	80063da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063e2:	f023 0301 	bic.w	r3, r3, #1
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80063ee:	e03a      	b.n	8006466 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063f6:	f043 0301 	orr.w	r3, r3, #1
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006402:	68ba      	ldr	r2, [r7, #8]
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10a      	bne.n	8006426 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	617b      	str	r3, [r7, #20]
}
 8006422:	bf00      	nop
 8006424:	e7fe      	b.n	8006424 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	18d1      	adds	r1, r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006432:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006434:	f7ff ff06 	bl	8006244 <prvInsertTimerInActiveList>
					break;
 8006438:	e015      	b.n	8006466 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800643a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d103      	bne.n	8006450 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006448:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800644a:	f000 fbe1 	bl	8006c10 <vPortFree>
 800644e:	e00a      	b.n	8006466 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006452:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006456:	f023 0301 	bic.w	r3, r3, #1
 800645a:	b2da      	uxtb	r2, r3
 800645c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006462:	e000      	b.n	8006466 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006464:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006466:	4b08      	ldr	r3, [pc, #32]	; (8006488 <prvProcessReceivedCommands+0x1c0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	1d39      	adds	r1, r7, #4
 800646c:	2200      	movs	r2, #0
 800646e:	4618      	mov	r0, r3
 8006470:	f7fe fbec 	bl	8004c4c <xQueueReceive>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	f47f af2a 	bne.w	80062d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	3730      	adds	r7, #48	; 0x30
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	200010f4 	.word	0x200010f4

0800648c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b088      	sub	sp, #32
 8006490:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006492:	e048      	b.n	8006526 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006494:	4b2d      	ldr	r3, [pc, #180]	; (800654c <prvSwitchTimerLists+0xc0>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800649e:	4b2b      	ldr	r3, [pc, #172]	; (800654c <prvSwitchTimerLists+0xc0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	3304      	adds	r3, #4
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fe f905 	bl	80046bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a1b      	ldr	r3, [r3, #32]
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064c0:	f003 0304 	and.w	r3, r3, #4
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d02e      	beq.n	8006526 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	4413      	add	r3, r2
 80064d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d90e      	bls.n	80064f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80064e6:	4b19      	ldr	r3, [pc, #100]	; (800654c <prvSwitchTimerLists+0xc0>)
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3304      	adds	r3, #4
 80064ee:	4619      	mov	r1, r3
 80064f0:	4610      	mov	r0, r2
 80064f2:	f7fe f8aa 	bl	800464a <vListInsert>
 80064f6:	e016      	b.n	8006526 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80064f8:	2300      	movs	r3, #0
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	2300      	movs	r3, #0
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	2100      	movs	r1, #0
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff fd60 	bl	8005fc8 <xTimerGenericCommand>
 8006508:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10a      	bne.n	8006526 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	603b      	str	r3, [r7, #0]
}
 8006522:	bf00      	nop
 8006524:	e7fe      	b.n	8006524 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006526:	4b09      	ldr	r3, [pc, #36]	; (800654c <prvSwitchTimerLists+0xc0>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1b1      	bne.n	8006494 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006530:	4b06      	ldr	r3, [pc, #24]	; (800654c <prvSwitchTimerLists+0xc0>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006536:	4b06      	ldr	r3, [pc, #24]	; (8006550 <prvSwitchTimerLists+0xc4>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a04      	ldr	r2, [pc, #16]	; (800654c <prvSwitchTimerLists+0xc0>)
 800653c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800653e:	4a04      	ldr	r2, [pc, #16]	; (8006550 <prvSwitchTimerLists+0xc4>)
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	6013      	str	r3, [r2, #0]
}
 8006544:	bf00      	nop
 8006546:	3718      	adds	r7, #24
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	200010ec 	.word	0x200010ec
 8006550:	200010f0 	.word	0x200010f0

08006554 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800655a:	f000 f96b 	bl	8006834 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800655e:	4b15      	ldr	r3, [pc, #84]	; (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d120      	bne.n	80065a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006566:	4814      	ldr	r0, [pc, #80]	; (80065b8 <prvCheckForValidListAndQueue+0x64>)
 8006568:	f7fe f81e 	bl	80045a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800656c:	4813      	ldr	r0, [pc, #76]	; (80065bc <prvCheckForValidListAndQueue+0x68>)
 800656e:	f7fe f81b 	bl	80045a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006572:	4b13      	ldr	r3, [pc, #76]	; (80065c0 <prvCheckForValidListAndQueue+0x6c>)
 8006574:	4a10      	ldr	r2, [pc, #64]	; (80065b8 <prvCheckForValidListAndQueue+0x64>)
 8006576:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006578:	4b12      	ldr	r3, [pc, #72]	; (80065c4 <prvCheckForValidListAndQueue+0x70>)
 800657a:	4a10      	ldr	r2, [pc, #64]	; (80065bc <prvCheckForValidListAndQueue+0x68>)
 800657c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800657e:	2300      	movs	r3, #0
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	4b11      	ldr	r3, [pc, #68]	; (80065c8 <prvCheckForValidListAndQueue+0x74>)
 8006584:	4a11      	ldr	r2, [pc, #68]	; (80065cc <prvCheckForValidListAndQueue+0x78>)
 8006586:	2110      	movs	r1, #16
 8006588:	200a      	movs	r0, #10
 800658a:	f7fe f929 	bl	80047e0 <xQueueGenericCreateStatic>
 800658e:	4603      	mov	r3, r0
 8006590:	4a08      	ldr	r2, [pc, #32]	; (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006592:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006594:	4b07      	ldr	r3, [pc, #28]	; (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d005      	beq.n	80065a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800659c:	4b05      	ldr	r3, [pc, #20]	; (80065b4 <prvCheckForValidListAndQueue+0x60>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	490b      	ldr	r1, [pc, #44]	; (80065d0 <prvCheckForValidListAndQueue+0x7c>)
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fe fd42 	bl	800502c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065a8:	f000 f974 	bl	8006894 <vPortExitCritical>
}
 80065ac:	bf00      	nop
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	200010f4 	.word	0x200010f4
 80065b8:	200010c4 	.word	0x200010c4
 80065bc:	200010d8 	.word	0x200010d8
 80065c0:	200010ec 	.word	0x200010ec
 80065c4:	200010f0 	.word	0x200010f0
 80065c8:	200011a0 	.word	0x200011a0
 80065cc:	20001100 	.word	0x20001100
 80065d0:	0800bf7c 	.word	0x0800bf7c

080065d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	3b04      	subs	r3, #4
 80065e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80065ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3b04      	subs	r3, #4
 80065f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f023 0201 	bic.w	r2, r3, #1
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3b04      	subs	r3, #4
 8006602:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006604:	4a0c      	ldr	r2, [pc, #48]	; (8006638 <pxPortInitialiseStack+0x64>)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3b14      	subs	r3, #20
 800660e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	3b04      	subs	r3, #4
 800661a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f06f 0202 	mvn.w	r2, #2
 8006622:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	3b20      	subs	r3, #32
 8006628:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800662a:	68fb      	ldr	r3, [r7, #12]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr
 8006638:	0800663d 	.word	0x0800663d

0800663c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006646:	4b12      	ldr	r3, [pc, #72]	; (8006690 <prvTaskExitError+0x54>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d00a      	beq.n	8006666 <prvTaskExitError+0x2a>
	__asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	60fb      	str	r3, [r7, #12]
}
 8006662:	bf00      	nop
 8006664:	e7fe      	b.n	8006664 <prvTaskExitError+0x28>
	__asm volatile
 8006666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666a:	f383 8811 	msr	BASEPRI, r3
 800666e:	f3bf 8f6f 	isb	sy
 8006672:	f3bf 8f4f 	dsb	sy
 8006676:	60bb      	str	r3, [r7, #8]
}
 8006678:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800667a:	bf00      	nop
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0fc      	beq.n	800667c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006682:	bf00      	nop
 8006684:	bf00      	nop
 8006686:	3714      	adds	r7, #20
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	20000010 	.word	0x20000010
	...

080066a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066a0:	4b07      	ldr	r3, [pc, #28]	; (80066c0 <pxCurrentTCBConst2>)
 80066a2:	6819      	ldr	r1, [r3, #0]
 80066a4:	6808      	ldr	r0, [r1, #0]
 80066a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	f380 8809 	msr	PSP, r0
 80066ae:	f3bf 8f6f 	isb	sy
 80066b2:	f04f 0000 	mov.w	r0, #0
 80066b6:	f380 8811 	msr	BASEPRI, r0
 80066ba:	4770      	bx	lr
 80066bc:	f3af 8000 	nop.w

080066c0 <pxCurrentTCBConst2>:
 80066c0:	20000bc4 	.word	0x20000bc4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066c4:	bf00      	nop
 80066c6:	bf00      	nop

080066c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066c8:	4808      	ldr	r0, [pc, #32]	; (80066ec <prvPortStartFirstTask+0x24>)
 80066ca:	6800      	ldr	r0, [r0, #0]
 80066cc:	6800      	ldr	r0, [r0, #0]
 80066ce:	f380 8808 	msr	MSP, r0
 80066d2:	f04f 0000 	mov.w	r0, #0
 80066d6:	f380 8814 	msr	CONTROL, r0
 80066da:	b662      	cpsie	i
 80066dc:	b661      	cpsie	f
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	df00      	svc	0
 80066e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80066ea:	bf00      	nop
 80066ec:	e000ed08 	.word	0xe000ed08

080066f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80066f6:	4b46      	ldr	r3, [pc, #280]	; (8006810 <xPortStartScheduler+0x120>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a46      	ldr	r2, [pc, #280]	; (8006814 <xPortStartScheduler+0x124>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10a      	bne.n	8006716 <xPortStartScheduler+0x26>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	613b      	str	r3, [r7, #16]
}
 8006712:	bf00      	nop
 8006714:	e7fe      	b.n	8006714 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006716:	4b3e      	ldr	r3, [pc, #248]	; (8006810 <xPortStartScheduler+0x120>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a3f      	ldr	r2, [pc, #252]	; (8006818 <xPortStartScheduler+0x128>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d10a      	bne.n	8006736 <xPortStartScheduler+0x46>
	__asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	60fb      	str	r3, [r7, #12]
}
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006736:	4b39      	ldr	r3, [pc, #228]	; (800681c <xPortStartScheduler+0x12c>)
 8006738:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	b2db      	uxtb	r3, r3
 8006740:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	22ff      	movs	r2, #255	; 0xff
 8006746:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	b2db      	uxtb	r3, r3
 800674e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	b2db      	uxtb	r3, r3
 8006754:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006758:	b2da      	uxtb	r2, r3
 800675a:	4b31      	ldr	r3, [pc, #196]	; (8006820 <xPortStartScheduler+0x130>)
 800675c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800675e:	4b31      	ldr	r3, [pc, #196]	; (8006824 <xPortStartScheduler+0x134>)
 8006760:	2207      	movs	r2, #7
 8006762:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006764:	e009      	b.n	800677a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006766:	4b2f      	ldr	r3, [pc, #188]	; (8006824 <xPortStartScheduler+0x134>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3b01      	subs	r3, #1
 800676c:	4a2d      	ldr	r2, [pc, #180]	; (8006824 <xPortStartScheduler+0x134>)
 800676e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	b2db      	uxtb	r3, r3
 8006778:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800677a:	78fb      	ldrb	r3, [r7, #3]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006782:	2b80      	cmp	r3, #128	; 0x80
 8006784:	d0ef      	beq.n	8006766 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006786:	4b27      	ldr	r3, [pc, #156]	; (8006824 <xPortStartScheduler+0x134>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f1c3 0307 	rsb	r3, r3, #7
 800678e:	2b04      	cmp	r3, #4
 8006790:	d00a      	beq.n	80067a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	60bb      	str	r3, [r7, #8]
}
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067a8:	4b1e      	ldr	r3, [pc, #120]	; (8006824 <xPortStartScheduler+0x134>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	4a1d      	ldr	r2, [pc, #116]	; (8006824 <xPortStartScheduler+0x134>)
 80067b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067b2:	4b1c      	ldr	r3, [pc, #112]	; (8006824 <xPortStartScheduler+0x134>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067ba:	4a1a      	ldr	r2, [pc, #104]	; (8006824 <xPortStartScheduler+0x134>)
 80067bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	b2da      	uxtb	r2, r3
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067c6:	4b18      	ldr	r3, [pc, #96]	; (8006828 <xPortStartScheduler+0x138>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a17      	ldr	r2, [pc, #92]	; (8006828 <xPortStartScheduler+0x138>)
 80067cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067d2:	4b15      	ldr	r3, [pc, #84]	; (8006828 <xPortStartScheduler+0x138>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a14      	ldr	r2, [pc, #80]	; (8006828 <xPortStartScheduler+0x138>)
 80067d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80067dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067de:	f000 f8dd 	bl	800699c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80067e2:	4b12      	ldr	r3, [pc, #72]	; (800682c <xPortStartScheduler+0x13c>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80067e8:	f000 f8fc 	bl	80069e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80067ec:	4b10      	ldr	r3, [pc, #64]	; (8006830 <xPortStartScheduler+0x140>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a0f      	ldr	r2, [pc, #60]	; (8006830 <xPortStartScheduler+0x140>)
 80067f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80067f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80067f8:	f7ff ff66 	bl	80066c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80067fc:	f7ff f846 	bl	800588c <vTaskSwitchContext>
	prvTaskExitError();
 8006800:	f7ff ff1c 	bl	800663c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	e000ed00 	.word	0xe000ed00
 8006814:	410fc271 	.word	0x410fc271
 8006818:	410fc270 	.word	0x410fc270
 800681c:	e000e400 	.word	0xe000e400
 8006820:	200011f0 	.word	0x200011f0
 8006824:	200011f4 	.word	0x200011f4
 8006828:	e000ed20 	.word	0xe000ed20
 800682c:	20000010 	.word	0x20000010
 8006830:	e000ef34 	.word	0xe000ef34

08006834 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
	__asm volatile
 800683a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800683e:	f383 8811 	msr	BASEPRI, r3
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	607b      	str	r3, [r7, #4]
}
 800684c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800684e:	4b0f      	ldr	r3, [pc, #60]	; (800688c <vPortEnterCritical+0x58>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	3301      	adds	r3, #1
 8006854:	4a0d      	ldr	r2, [pc, #52]	; (800688c <vPortEnterCritical+0x58>)
 8006856:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006858:	4b0c      	ldr	r3, [pc, #48]	; (800688c <vPortEnterCritical+0x58>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d10f      	bne.n	8006880 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006860:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <vPortEnterCritical+0x5c>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <vPortEnterCritical+0x4c>
	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	603b      	str	r3, [r7, #0]
}
 800687c:	bf00      	nop
 800687e:	e7fe      	b.n	800687e <vPortEnterCritical+0x4a>
	}
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	20000010 	.word	0x20000010
 8006890:	e000ed04 	.word	0xe000ed04

08006894 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800689a:	4b12      	ldr	r3, [pc, #72]	; (80068e4 <vPortExitCritical+0x50>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10a      	bne.n	80068b8 <vPortExitCritical+0x24>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	607b      	str	r3, [r7, #4]
}
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068b8:	4b0a      	ldr	r3, [pc, #40]	; (80068e4 <vPortExitCritical+0x50>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3b01      	subs	r3, #1
 80068be:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <vPortExitCritical+0x50>)
 80068c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068c2:	4b08      	ldr	r3, [pc, #32]	; (80068e4 <vPortExitCritical+0x50>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d105      	bne.n	80068d6 <vPortExitCritical+0x42>
 80068ca:	2300      	movs	r3, #0
 80068cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	f383 8811 	msr	BASEPRI, r3
}
 80068d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20000010 	.word	0x20000010
	...

080068f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80068f0:	f3ef 8009 	mrs	r0, PSP
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	4b15      	ldr	r3, [pc, #84]	; (8006950 <pxCurrentTCBConst>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	f01e 0f10 	tst.w	lr, #16
 8006900:	bf08      	it	eq
 8006902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690a:	6010      	str	r0, [r2, #0]
 800690c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006910:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006914:	f380 8811 	msr	BASEPRI, r0
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f7fe ffb4 	bl	800588c <vTaskSwitchContext>
 8006924:	f04f 0000 	mov.w	r0, #0
 8006928:	f380 8811 	msr	BASEPRI, r0
 800692c:	bc09      	pop	{r0, r3}
 800692e:	6819      	ldr	r1, [r3, #0]
 8006930:	6808      	ldr	r0, [r1, #0]
 8006932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006936:	f01e 0f10 	tst.w	lr, #16
 800693a:	bf08      	it	eq
 800693c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006940:	f380 8809 	msr	PSP, r0
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	f3af 8000 	nop.w

08006950 <pxCurrentTCBConst>:
 8006950:	20000bc4 	.word	0x20000bc4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop

08006958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006972:	f7fe fed1 	bl	8005718 <xTaskIncrementTick>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800697c:	4b06      	ldr	r3, [pc, #24]	; (8006998 <xPortSysTickHandler+0x40>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	2300      	movs	r3, #0
 8006986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	f383 8811 	msr	BASEPRI, r3
}
 800698e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069a0:	4b0b      	ldr	r3, [pc, #44]	; (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069a6:	4b0b      	ldr	r3, [pc, #44]	; (80069d4 <vPortSetupTimerInterrupt+0x38>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069ac:	4b0a      	ldr	r3, [pc, #40]	; (80069d8 <vPortSetupTimerInterrupt+0x3c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a0a      	ldr	r2, [pc, #40]	; (80069dc <vPortSetupTimerInterrupt+0x40>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	099b      	lsrs	r3, r3, #6
 80069b8:	4a09      	ldr	r2, [pc, #36]	; (80069e0 <vPortSetupTimerInterrupt+0x44>)
 80069ba:	3b01      	subs	r3, #1
 80069bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069be:	4b04      	ldr	r3, [pc, #16]	; (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069c0:	2207      	movs	r2, #7
 80069c2:	601a      	str	r2, [r3, #0]
}
 80069c4:	bf00      	nop
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	e000e010 	.word	0xe000e010
 80069d4:	e000e018 	.word	0xe000e018
 80069d8:	20000004 	.word	0x20000004
 80069dc:	10624dd3 	.word	0x10624dd3
 80069e0:	e000e014 	.word	0xe000e014

080069e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80069e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80069f4 <vPortEnableVFP+0x10>
 80069e8:	6801      	ldr	r1, [r0, #0]
 80069ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80069ee:	6001      	str	r1, [r0, #0]
 80069f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80069f2:	bf00      	nop
 80069f4:	e000ed88 	.word	0xe000ed88

080069f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069fe:	f3ef 8305 	mrs	r3, IPSR
 8006a02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	d914      	bls.n	8006a34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a0a:	4a17      	ldr	r2, [pc, #92]	; (8006a68 <vPortValidateInterruptPriority+0x70>)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	4413      	add	r3, r2
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a14:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <vPortValidateInterruptPriority+0x74>)
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	7afa      	ldrb	r2, [r7, #11]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d20a      	bcs.n	8006a34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
 8006a32:	e7fe      	b.n	8006a32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a34:	4b0e      	ldr	r3, [pc, #56]	; (8006a70 <vPortValidateInterruptPriority+0x78>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a3c:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <vPortValidateInterruptPriority+0x7c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d90a      	bls.n	8006a5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	603b      	str	r3, [r7, #0]
}
 8006a56:	bf00      	nop
 8006a58:	e7fe      	b.n	8006a58 <vPortValidateInterruptPriority+0x60>
	}
 8006a5a:	bf00      	nop
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	e000e3f0 	.word	0xe000e3f0
 8006a6c:	200011f0 	.word	0x200011f0
 8006a70:	e000ed0c 	.word	0xe000ed0c
 8006a74:	200011f4 	.word	0x200011f4

08006a78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a84:	f7fe fd8c 	bl	80055a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a88:	4b5b      	ldr	r3, [pc, #364]	; (8006bf8 <pvPortMalloc+0x180>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a90:	f000 f920 	bl	8006cd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a94:	4b59      	ldr	r3, [pc, #356]	; (8006bfc <pvPortMalloc+0x184>)
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f040 8093 	bne.w	8006bc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01d      	beq.n	8006ae4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4413      	add	r3, r2
 8006aae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d014      	beq.n	8006ae4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f023 0307 	bic.w	r3, r3, #7
 8006ac0:	3308      	adds	r3, #8
 8006ac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f003 0307 	and.w	r3, r3, #7
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00a      	beq.n	8006ae4 <pvPortMalloc+0x6c>
	__asm volatile
 8006ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad2:	f383 8811 	msr	BASEPRI, r3
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	f3bf 8f4f 	dsb	sy
 8006ade:	617b      	str	r3, [r7, #20]
}
 8006ae0:	bf00      	nop
 8006ae2:	e7fe      	b.n	8006ae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d06e      	beq.n	8006bc8 <pvPortMalloc+0x150>
 8006aea:	4b45      	ldr	r3, [pc, #276]	; (8006c00 <pvPortMalloc+0x188>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d869      	bhi.n	8006bc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006af4:	4b43      	ldr	r3, [pc, #268]	; (8006c04 <pvPortMalloc+0x18c>)
 8006af6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006af8:	4b42      	ldr	r3, [pc, #264]	; (8006c04 <pvPortMalloc+0x18c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006afe:	e004      	b.n	8006b0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d903      	bls.n	8006b1c <pvPortMalloc+0xa4>
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1f1      	bne.n	8006b00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b1c:	4b36      	ldr	r3, [pc, #216]	; (8006bf8 <pvPortMalloc+0x180>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d050      	beq.n	8006bc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2208      	movs	r2, #8
 8006b2c:	4413      	add	r3, r2
 8006b2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	1ad2      	subs	r2, r2, r3
 8006b40:	2308      	movs	r3, #8
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d91f      	bls.n	8006b88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <pvPortMalloc+0xf8>
	__asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	613b      	str	r3, [r7, #16]
}
 8006b6c:	bf00      	nop
 8006b6e:	e7fe      	b.n	8006b6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	1ad2      	subs	r2, r2, r3
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b82:	69b8      	ldr	r0, [r7, #24]
 8006b84:	f000 f908 	bl	8006d98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b88:	4b1d      	ldr	r3, [pc, #116]	; (8006c00 <pvPortMalloc+0x188>)
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	4a1b      	ldr	r2, [pc, #108]	; (8006c00 <pvPortMalloc+0x188>)
 8006b94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b96:	4b1a      	ldr	r3, [pc, #104]	; (8006c00 <pvPortMalloc+0x188>)
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	4b1b      	ldr	r3, [pc, #108]	; (8006c08 <pvPortMalloc+0x190>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d203      	bcs.n	8006baa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ba2:	4b17      	ldr	r3, [pc, #92]	; (8006c00 <pvPortMalloc+0x188>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a18      	ldr	r2, [pc, #96]	; (8006c08 <pvPortMalloc+0x190>)
 8006ba8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	4b13      	ldr	r3, [pc, #76]	; (8006bfc <pvPortMalloc+0x184>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	2200      	movs	r2, #0
 8006bbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bbe:	4b13      	ldr	r3, [pc, #76]	; (8006c0c <pvPortMalloc+0x194>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	4a11      	ldr	r2, [pc, #68]	; (8006c0c <pvPortMalloc+0x194>)
 8006bc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bc8:	f7fe fcf8 	bl	80055bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	f003 0307 	and.w	r3, r3, #7
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00a      	beq.n	8006bec <pvPortMalloc+0x174>
	__asm volatile
 8006bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bda:	f383 8811 	msr	BASEPRI, r3
 8006bde:	f3bf 8f6f 	isb	sy
 8006be2:	f3bf 8f4f 	dsb	sy
 8006be6:	60fb      	str	r3, [r7, #12]
}
 8006be8:	bf00      	nop
 8006bea:	e7fe      	b.n	8006bea <pvPortMalloc+0x172>
	return pvReturn;
 8006bec:	69fb      	ldr	r3, [r7, #28]
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3728      	adds	r7, #40	; 0x28
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20004e00 	.word	0x20004e00
 8006bfc:	20004e14 	.word	0x20004e14
 8006c00:	20004e04 	.word	0x20004e04
 8006c04:	20004df8 	.word	0x20004df8
 8006c08:	20004e08 	.word	0x20004e08
 8006c0c:	20004e0c 	.word	0x20004e0c

08006c10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d04d      	beq.n	8006cbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c22:	2308      	movs	r3, #8
 8006c24:	425b      	negs	r3, r3
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4413      	add	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	4b24      	ldr	r3, [pc, #144]	; (8006cc8 <vPortFree+0xb8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4013      	ands	r3, r2
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10a      	bne.n	8006c54 <vPortFree+0x44>
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	60fb      	str	r3, [r7, #12]
}
 8006c50:	bf00      	nop
 8006c52:	e7fe      	b.n	8006c52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00a      	beq.n	8006c72 <vPortFree+0x62>
	__asm volatile
 8006c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c60:	f383 8811 	msr	BASEPRI, r3
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	60bb      	str	r3, [r7, #8]
}
 8006c6e:	bf00      	nop
 8006c70:	e7fe      	b.n	8006c70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	4b14      	ldr	r3, [pc, #80]	; (8006cc8 <vPortFree+0xb8>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01e      	beq.n	8006cbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d11a      	bne.n	8006cbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	4b0e      	ldr	r3, [pc, #56]	; (8006cc8 <vPortFree+0xb8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	43db      	mvns	r3, r3
 8006c92:	401a      	ands	r2, r3
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c98:	f7fe fc82 	bl	80055a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	4b0a      	ldr	r3, [pc, #40]	; (8006ccc <vPortFree+0xbc>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4a09      	ldr	r2, [pc, #36]	; (8006ccc <vPortFree+0xbc>)
 8006ca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006caa:	6938      	ldr	r0, [r7, #16]
 8006cac:	f000 f874 	bl	8006d98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006cb0:	4b07      	ldr	r3, [pc, #28]	; (8006cd0 <vPortFree+0xc0>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	4a06      	ldr	r2, [pc, #24]	; (8006cd0 <vPortFree+0xc0>)
 8006cb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cba:	f7fe fc7f 	bl	80055bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cbe:	bf00      	nop
 8006cc0:	3718      	adds	r7, #24
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20004e14 	.word	0x20004e14
 8006ccc:	20004e04 	.word	0x20004e04
 8006cd0:	20004e10 	.word	0x20004e10

08006cd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006cde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ce0:	4b27      	ldr	r3, [pc, #156]	; (8006d80 <prvHeapInit+0xac>)
 8006ce2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00c      	beq.n	8006d08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3307      	adds	r3, #7
 8006cf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 0307 	bic.w	r3, r3, #7
 8006cfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	4a1f      	ldr	r2, [pc, #124]	; (8006d80 <prvHeapInit+0xac>)
 8006d04:	4413      	add	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d0c:	4a1d      	ldr	r2, [pc, #116]	; (8006d84 <prvHeapInit+0xb0>)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d12:	4b1c      	ldr	r3, [pc, #112]	; (8006d84 <prvHeapInit+0xb0>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d20:	2208      	movs	r2, #8
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	1a9b      	subs	r3, r3, r2
 8006d26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f023 0307 	bic.w	r3, r3, #7
 8006d2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	4a15      	ldr	r2, [pc, #84]	; (8006d88 <prvHeapInit+0xb4>)
 8006d34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d36:	4b14      	ldr	r3, [pc, #80]	; (8006d88 <prvHeapInit+0xb4>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d3e:	4b12      	ldr	r3, [pc, #72]	; (8006d88 <prvHeapInit+0xb4>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	1ad2      	subs	r2, r2, r3
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d54:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <prvHeapInit+0xb4>)
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	4a0a      	ldr	r2, [pc, #40]	; (8006d8c <prvHeapInit+0xb8>)
 8006d62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	4a09      	ldr	r2, [pc, #36]	; (8006d90 <prvHeapInit+0xbc>)
 8006d6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d6c:	4b09      	ldr	r3, [pc, #36]	; (8006d94 <prvHeapInit+0xc0>)
 8006d6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d72:	601a      	str	r2, [r3, #0]
}
 8006d74:	bf00      	nop
 8006d76:	3714      	adds	r7, #20
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr
 8006d80:	200011f8 	.word	0x200011f8
 8006d84:	20004df8 	.word	0x20004df8
 8006d88:	20004e00 	.word	0x20004e00
 8006d8c:	20004e08 	.word	0x20004e08
 8006d90:	20004e04 	.word	0x20004e04
 8006d94:	20004e14 	.word	0x20004e14

08006d98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006da0:	4b28      	ldr	r3, [pc, #160]	; (8006e44 <prvInsertBlockIntoFreeList+0xac>)
 8006da2:	60fb      	str	r3, [r7, #12]
 8006da4:	e002      	b.n	8006dac <prvInsertBlockIntoFreeList+0x14>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d8f7      	bhi.n	8006da6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d108      	bne.n	8006dda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	441a      	add	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	441a      	add	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d118      	bne.n	8006e20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	4b15      	ldr	r3, [pc, #84]	; (8006e48 <prvInsertBlockIntoFreeList+0xb0>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d00d      	beq.n	8006e16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	441a      	add	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	e008      	b.n	8006e28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e16:	4b0c      	ldr	r3, [pc, #48]	; (8006e48 <prvInsertBlockIntoFreeList+0xb0>)
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	e003      	b.n	8006e28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d002      	beq.n	8006e36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e36:	bf00      	nop
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	20004df8 	.word	0x20004df8
 8006e48:	20004e00 	.word	0x20004e00

08006e4c <__cvt>:
 8006e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e50:	ec55 4b10 	vmov	r4, r5, d0
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	460e      	mov	r6, r1
 8006e58:	4619      	mov	r1, r3
 8006e5a:	462b      	mov	r3, r5
 8006e5c:	bfbb      	ittet	lt
 8006e5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e62:	461d      	movlt	r5, r3
 8006e64:	2300      	movge	r3, #0
 8006e66:	232d      	movlt	r3, #45	; 0x2d
 8006e68:	700b      	strb	r3, [r1, #0]
 8006e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e70:	4691      	mov	r9, r2
 8006e72:	f023 0820 	bic.w	r8, r3, #32
 8006e76:	bfbc      	itt	lt
 8006e78:	4622      	movlt	r2, r4
 8006e7a:	4614      	movlt	r4, r2
 8006e7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e80:	d005      	beq.n	8006e8e <__cvt+0x42>
 8006e82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e86:	d100      	bne.n	8006e8a <__cvt+0x3e>
 8006e88:	3601      	adds	r6, #1
 8006e8a:	2102      	movs	r1, #2
 8006e8c:	e000      	b.n	8006e90 <__cvt+0x44>
 8006e8e:	2103      	movs	r1, #3
 8006e90:	ab03      	add	r3, sp, #12
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	ab02      	add	r3, sp, #8
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	ec45 4b10 	vmov	d0, r4, r5
 8006e9c:	4653      	mov	r3, sl
 8006e9e:	4632      	mov	r2, r6
 8006ea0:	f001 f8fe 	bl	80080a0 <_dtoa_r>
 8006ea4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ea8:	4607      	mov	r7, r0
 8006eaa:	d102      	bne.n	8006eb2 <__cvt+0x66>
 8006eac:	f019 0f01 	tst.w	r9, #1
 8006eb0:	d022      	beq.n	8006ef8 <__cvt+0xac>
 8006eb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006eb6:	eb07 0906 	add.w	r9, r7, r6
 8006eba:	d110      	bne.n	8006ede <__cvt+0x92>
 8006ebc:	783b      	ldrb	r3, [r7, #0]
 8006ebe:	2b30      	cmp	r3, #48	; 0x30
 8006ec0:	d10a      	bne.n	8006ed8 <__cvt+0x8c>
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7f9 fe1d 	bl	8000b08 <__aeabi_dcmpeq>
 8006ece:	b918      	cbnz	r0, 8006ed8 <__cvt+0x8c>
 8006ed0:	f1c6 0601 	rsb	r6, r6, #1
 8006ed4:	f8ca 6000 	str.w	r6, [sl]
 8006ed8:	f8da 3000 	ldr.w	r3, [sl]
 8006edc:	4499      	add	r9, r3
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	4629      	mov	r1, r5
 8006ee6:	f7f9 fe0f 	bl	8000b08 <__aeabi_dcmpeq>
 8006eea:	b108      	cbz	r0, 8006ef0 <__cvt+0xa4>
 8006eec:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ef0:	2230      	movs	r2, #48	; 0x30
 8006ef2:	9b03      	ldr	r3, [sp, #12]
 8006ef4:	454b      	cmp	r3, r9
 8006ef6:	d307      	bcc.n	8006f08 <__cvt+0xbc>
 8006ef8:	9b03      	ldr	r3, [sp, #12]
 8006efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006efc:	1bdb      	subs	r3, r3, r7
 8006efe:	4638      	mov	r0, r7
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	b004      	add	sp, #16
 8006f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f08:	1c59      	adds	r1, r3, #1
 8006f0a:	9103      	str	r1, [sp, #12]
 8006f0c:	701a      	strb	r2, [r3, #0]
 8006f0e:	e7f0      	b.n	8006ef2 <__cvt+0xa6>

08006f10 <__exponent>:
 8006f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f12:	4603      	mov	r3, r0
 8006f14:	2900      	cmp	r1, #0
 8006f16:	bfb8      	it	lt
 8006f18:	4249      	neglt	r1, r1
 8006f1a:	f803 2b02 	strb.w	r2, [r3], #2
 8006f1e:	bfb4      	ite	lt
 8006f20:	222d      	movlt	r2, #45	; 0x2d
 8006f22:	222b      	movge	r2, #43	; 0x2b
 8006f24:	2909      	cmp	r1, #9
 8006f26:	7042      	strb	r2, [r0, #1]
 8006f28:	dd2a      	ble.n	8006f80 <__exponent+0x70>
 8006f2a:	f10d 0207 	add.w	r2, sp, #7
 8006f2e:	4617      	mov	r7, r2
 8006f30:	260a      	movs	r6, #10
 8006f32:	4694      	mov	ip, r2
 8006f34:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f38:	fb06 1415 	mls	r4, r6, r5, r1
 8006f3c:	3430      	adds	r4, #48	; 0x30
 8006f3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006f42:	460c      	mov	r4, r1
 8006f44:	2c63      	cmp	r4, #99	; 0x63
 8006f46:	f102 32ff 	add.w	r2, r2, #4294967295
 8006f4a:	4629      	mov	r1, r5
 8006f4c:	dcf1      	bgt.n	8006f32 <__exponent+0x22>
 8006f4e:	3130      	adds	r1, #48	; 0x30
 8006f50:	f1ac 0402 	sub.w	r4, ip, #2
 8006f54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006f58:	1c41      	adds	r1, r0, #1
 8006f5a:	4622      	mov	r2, r4
 8006f5c:	42ba      	cmp	r2, r7
 8006f5e:	d30a      	bcc.n	8006f76 <__exponent+0x66>
 8006f60:	f10d 0209 	add.w	r2, sp, #9
 8006f64:	eba2 020c 	sub.w	r2, r2, ip
 8006f68:	42bc      	cmp	r4, r7
 8006f6a:	bf88      	it	hi
 8006f6c:	2200      	movhi	r2, #0
 8006f6e:	4413      	add	r3, r2
 8006f70:	1a18      	subs	r0, r3, r0
 8006f72:	b003      	add	sp, #12
 8006f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006f7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006f7e:	e7ed      	b.n	8006f5c <__exponent+0x4c>
 8006f80:	2330      	movs	r3, #48	; 0x30
 8006f82:	3130      	adds	r1, #48	; 0x30
 8006f84:	7083      	strb	r3, [r0, #2]
 8006f86:	70c1      	strb	r1, [r0, #3]
 8006f88:	1d03      	adds	r3, r0, #4
 8006f8a:	e7f1      	b.n	8006f70 <__exponent+0x60>

08006f8c <_printf_float>:
 8006f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f90:	ed2d 8b02 	vpush	{d8}
 8006f94:	b08d      	sub	sp, #52	; 0x34
 8006f96:	460c      	mov	r4, r1
 8006f98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f9c:	4616      	mov	r6, r2
 8006f9e:	461f      	mov	r7, r3
 8006fa0:	4605      	mov	r5, r0
 8006fa2:	f000 ff13 	bl	8007dcc <_localeconv_r>
 8006fa6:	f8d0 a000 	ldr.w	sl, [r0]
 8006faa:	4650      	mov	r0, sl
 8006fac:	f7f9 f980 	bl	80002b0 <strlen>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	9305      	str	r3, [sp, #20]
 8006fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8006fbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006fc0:	3307      	adds	r3, #7
 8006fc2:	f023 0307 	bic.w	r3, r3, #7
 8006fc6:	f103 0208 	add.w	r2, r3, #8
 8006fca:	f8c8 2000 	str.w	r2, [r8]
 8006fce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fd6:	9307      	str	r3, [sp, #28]
 8006fd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fdc:	ee08 0a10 	vmov	s16, r0
 8006fe0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006fe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fe8:	4b9e      	ldr	r3, [pc, #632]	; (8007264 <_printf_float+0x2d8>)
 8006fea:	f04f 32ff 	mov.w	r2, #4294967295
 8006fee:	f7f9 fdbd 	bl	8000b6c <__aeabi_dcmpun>
 8006ff2:	bb88      	cbnz	r0, 8007058 <_printf_float+0xcc>
 8006ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ff8:	4b9a      	ldr	r3, [pc, #616]	; (8007264 <_printf_float+0x2d8>)
 8006ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8006ffe:	f7f9 fd97 	bl	8000b30 <__aeabi_dcmple>
 8007002:	bb48      	cbnz	r0, 8007058 <_printf_float+0xcc>
 8007004:	2200      	movs	r2, #0
 8007006:	2300      	movs	r3, #0
 8007008:	4640      	mov	r0, r8
 800700a:	4649      	mov	r1, r9
 800700c:	f7f9 fd86 	bl	8000b1c <__aeabi_dcmplt>
 8007010:	b110      	cbz	r0, 8007018 <_printf_float+0x8c>
 8007012:	232d      	movs	r3, #45	; 0x2d
 8007014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007018:	4a93      	ldr	r2, [pc, #588]	; (8007268 <_printf_float+0x2dc>)
 800701a:	4b94      	ldr	r3, [pc, #592]	; (800726c <_printf_float+0x2e0>)
 800701c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007020:	bf94      	ite	ls
 8007022:	4690      	movls	r8, r2
 8007024:	4698      	movhi	r8, r3
 8007026:	2303      	movs	r3, #3
 8007028:	6123      	str	r3, [r4, #16]
 800702a:	9b05      	ldr	r3, [sp, #20]
 800702c:	f023 0304 	bic.w	r3, r3, #4
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	f04f 0900 	mov.w	r9, #0
 8007036:	9700      	str	r7, [sp, #0]
 8007038:	4633      	mov	r3, r6
 800703a:	aa0b      	add	r2, sp, #44	; 0x2c
 800703c:	4621      	mov	r1, r4
 800703e:	4628      	mov	r0, r5
 8007040:	f000 f9da 	bl	80073f8 <_printf_common>
 8007044:	3001      	adds	r0, #1
 8007046:	f040 8090 	bne.w	800716a <_printf_float+0x1de>
 800704a:	f04f 30ff 	mov.w	r0, #4294967295
 800704e:	b00d      	add	sp, #52	; 0x34
 8007050:	ecbd 8b02 	vpop	{d8}
 8007054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007058:	4642      	mov	r2, r8
 800705a:	464b      	mov	r3, r9
 800705c:	4640      	mov	r0, r8
 800705e:	4649      	mov	r1, r9
 8007060:	f7f9 fd84 	bl	8000b6c <__aeabi_dcmpun>
 8007064:	b140      	cbz	r0, 8007078 <_printf_float+0xec>
 8007066:	464b      	mov	r3, r9
 8007068:	2b00      	cmp	r3, #0
 800706a:	bfbc      	itt	lt
 800706c:	232d      	movlt	r3, #45	; 0x2d
 800706e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007072:	4a7f      	ldr	r2, [pc, #508]	; (8007270 <_printf_float+0x2e4>)
 8007074:	4b7f      	ldr	r3, [pc, #508]	; (8007274 <_printf_float+0x2e8>)
 8007076:	e7d1      	b.n	800701c <_printf_float+0x90>
 8007078:	6863      	ldr	r3, [r4, #4]
 800707a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800707e:	9206      	str	r2, [sp, #24]
 8007080:	1c5a      	adds	r2, r3, #1
 8007082:	d13f      	bne.n	8007104 <_printf_float+0x178>
 8007084:	2306      	movs	r3, #6
 8007086:	6063      	str	r3, [r4, #4]
 8007088:	9b05      	ldr	r3, [sp, #20]
 800708a:	6861      	ldr	r1, [r4, #4]
 800708c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007090:	2300      	movs	r3, #0
 8007092:	9303      	str	r3, [sp, #12]
 8007094:	ab0a      	add	r3, sp, #40	; 0x28
 8007096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800709a:	ab09      	add	r3, sp, #36	; 0x24
 800709c:	ec49 8b10 	vmov	d0, r8, r9
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	6022      	str	r2, [r4, #0]
 80070a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070a8:	4628      	mov	r0, r5
 80070aa:	f7ff fecf 	bl	8006e4c <__cvt>
 80070ae:	9b06      	ldr	r3, [sp, #24]
 80070b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070b2:	2b47      	cmp	r3, #71	; 0x47
 80070b4:	4680      	mov	r8, r0
 80070b6:	d108      	bne.n	80070ca <_printf_float+0x13e>
 80070b8:	1cc8      	adds	r0, r1, #3
 80070ba:	db02      	blt.n	80070c2 <_printf_float+0x136>
 80070bc:	6863      	ldr	r3, [r4, #4]
 80070be:	4299      	cmp	r1, r3
 80070c0:	dd41      	ble.n	8007146 <_printf_float+0x1ba>
 80070c2:	f1ab 0302 	sub.w	r3, fp, #2
 80070c6:	fa5f fb83 	uxtb.w	fp, r3
 80070ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070ce:	d820      	bhi.n	8007112 <_printf_float+0x186>
 80070d0:	3901      	subs	r1, #1
 80070d2:	465a      	mov	r2, fp
 80070d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070d8:	9109      	str	r1, [sp, #36]	; 0x24
 80070da:	f7ff ff19 	bl	8006f10 <__exponent>
 80070de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070e0:	1813      	adds	r3, r2, r0
 80070e2:	2a01      	cmp	r2, #1
 80070e4:	4681      	mov	r9, r0
 80070e6:	6123      	str	r3, [r4, #16]
 80070e8:	dc02      	bgt.n	80070f0 <_printf_float+0x164>
 80070ea:	6822      	ldr	r2, [r4, #0]
 80070ec:	07d2      	lsls	r2, r2, #31
 80070ee:	d501      	bpl.n	80070f4 <_printf_float+0x168>
 80070f0:	3301      	adds	r3, #1
 80070f2:	6123      	str	r3, [r4, #16]
 80070f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d09c      	beq.n	8007036 <_printf_float+0xaa>
 80070fc:	232d      	movs	r3, #45	; 0x2d
 80070fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007102:	e798      	b.n	8007036 <_printf_float+0xaa>
 8007104:	9a06      	ldr	r2, [sp, #24]
 8007106:	2a47      	cmp	r2, #71	; 0x47
 8007108:	d1be      	bne.n	8007088 <_printf_float+0xfc>
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1bc      	bne.n	8007088 <_printf_float+0xfc>
 800710e:	2301      	movs	r3, #1
 8007110:	e7b9      	b.n	8007086 <_printf_float+0xfa>
 8007112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007116:	d118      	bne.n	800714a <_printf_float+0x1be>
 8007118:	2900      	cmp	r1, #0
 800711a:	6863      	ldr	r3, [r4, #4]
 800711c:	dd0b      	ble.n	8007136 <_printf_float+0x1aa>
 800711e:	6121      	str	r1, [r4, #16]
 8007120:	b913      	cbnz	r3, 8007128 <_printf_float+0x19c>
 8007122:	6822      	ldr	r2, [r4, #0]
 8007124:	07d0      	lsls	r0, r2, #31
 8007126:	d502      	bpl.n	800712e <_printf_float+0x1a2>
 8007128:	3301      	adds	r3, #1
 800712a:	440b      	add	r3, r1
 800712c:	6123      	str	r3, [r4, #16]
 800712e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007130:	f04f 0900 	mov.w	r9, #0
 8007134:	e7de      	b.n	80070f4 <_printf_float+0x168>
 8007136:	b913      	cbnz	r3, 800713e <_printf_float+0x1b2>
 8007138:	6822      	ldr	r2, [r4, #0]
 800713a:	07d2      	lsls	r2, r2, #31
 800713c:	d501      	bpl.n	8007142 <_printf_float+0x1b6>
 800713e:	3302      	adds	r3, #2
 8007140:	e7f4      	b.n	800712c <_printf_float+0x1a0>
 8007142:	2301      	movs	r3, #1
 8007144:	e7f2      	b.n	800712c <_printf_float+0x1a0>
 8007146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800714a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800714c:	4299      	cmp	r1, r3
 800714e:	db05      	blt.n	800715c <_printf_float+0x1d0>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	6121      	str	r1, [r4, #16]
 8007154:	07d8      	lsls	r0, r3, #31
 8007156:	d5ea      	bpl.n	800712e <_printf_float+0x1a2>
 8007158:	1c4b      	adds	r3, r1, #1
 800715a:	e7e7      	b.n	800712c <_printf_float+0x1a0>
 800715c:	2900      	cmp	r1, #0
 800715e:	bfd4      	ite	le
 8007160:	f1c1 0202 	rsble	r2, r1, #2
 8007164:	2201      	movgt	r2, #1
 8007166:	4413      	add	r3, r2
 8007168:	e7e0      	b.n	800712c <_printf_float+0x1a0>
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	055a      	lsls	r2, r3, #21
 800716e:	d407      	bmi.n	8007180 <_printf_float+0x1f4>
 8007170:	6923      	ldr	r3, [r4, #16]
 8007172:	4642      	mov	r2, r8
 8007174:	4631      	mov	r1, r6
 8007176:	4628      	mov	r0, r5
 8007178:	47b8      	blx	r7
 800717a:	3001      	adds	r0, #1
 800717c:	d12c      	bne.n	80071d8 <_printf_float+0x24c>
 800717e:	e764      	b.n	800704a <_printf_float+0xbe>
 8007180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007184:	f240 80e0 	bls.w	8007348 <_printf_float+0x3bc>
 8007188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800718c:	2200      	movs	r2, #0
 800718e:	2300      	movs	r3, #0
 8007190:	f7f9 fcba 	bl	8000b08 <__aeabi_dcmpeq>
 8007194:	2800      	cmp	r0, #0
 8007196:	d034      	beq.n	8007202 <_printf_float+0x276>
 8007198:	4a37      	ldr	r2, [pc, #220]	; (8007278 <_printf_float+0x2ec>)
 800719a:	2301      	movs	r3, #1
 800719c:	4631      	mov	r1, r6
 800719e:	4628      	mov	r0, r5
 80071a0:	47b8      	blx	r7
 80071a2:	3001      	adds	r0, #1
 80071a4:	f43f af51 	beq.w	800704a <_printf_float+0xbe>
 80071a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071ac:	429a      	cmp	r2, r3
 80071ae:	db02      	blt.n	80071b6 <_printf_float+0x22a>
 80071b0:	6823      	ldr	r3, [r4, #0]
 80071b2:	07d8      	lsls	r0, r3, #31
 80071b4:	d510      	bpl.n	80071d8 <_printf_float+0x24c>
 80071b6:	ee18 3a10 	vmov	r3, s16
 80071ba:	4652      	mov	r2, sl
 80071bc:	4631      	mov	r1, r6
 80071be:	4628      	mov	r0, r5
 80071c0:	47b8      	blx	r7
 80071c2:	3001      	adds	r0, #1
 80071c4:	f43f af41 	beq.w	800704a <_printf_float+0xbe>
 80071c8:	f04f 0800 	mov.w	r8, #0
 80071cc:	f104 091a 	add.w	r9, r4, #26
 80071d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d2:	3b01      	subs	r3, #1
 80071d4:	4543      	cmp	r3, r8
 80071d6:	dc09      	bgt.n	80071ec <_printf_float+0x260>
 80071d8:	6823      	ldr	r3, [r4, #0]
 80071da:	079b      	lsls	r3, r3, #30
 80071dc:	f100 8107 	bmi.w	80073ee <_printf_float+0x462>
 80071e0:	68e0      	ldr	r0, [r4, #12]
 80071e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071e4:	4298      	cmp	r0, r3
 80071e6:	bfb8      	it	lt
 80071e8:	4618      	movlt	r0, r3
 80071ea:	e730      	b.n	800704e <_printf_float+0xc2>
 80071ec:	2301      	movs	r3, #1
 80071ee:	464a      	mov	r2, r9
 80071f0:	4631      	mov	r1, r6
 80071f2:	4628      	mov	r0, r5
 80071f4:	47b8      	blx	r7
 80071f6:	3001      	adds	r0, #1
 80071f8:	f43f af27 	beq.w	800704a <_printf_float+0xbe>
 80071fc:	f108 0801 	add.w	r8, r8, #1
 8007200:	e7e6      	b.n	80071d0 <_printf_float+0x244>
 8007202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007204:	2b00      	cmp	r3, #0
 8007206:	dc39      	bgt.n	800727c <_printf_float+0x2f0>
 8007208:	4a1b      	ldr	r2, [pc, #108]	; (8007278 <_printf_float+0x2ec>)
 800720a:	2301      	movs	r3, #1
 800720c:	4631      	mov	r1, r6
 800720e:	4628      	mov	r0, r5
 8007210:	47b8      	blx	r7
 8007212:	3001      	adds	r0, #1
 8007214:	f43f af19 	beq.w	800704a <_printf_float+0xbe>
 8007218:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800721c:	4313      	orrs	r3, r2
 800721e:	d102      	bne.n	8007226 <_printf_float+0x29a>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	07d9      	lsls	r1, r3, #31
 8007224:	d5d8      	bpl.n	80071d8 <_printf_float+0x24c>
 8007226:	ee18 3a10 	vmov	r3, s16
 800722a:	4652      	mov	r2, sl
 800722c:	4631      	mov	r1, r6
 800722e:	4628      	mov	r0, r5
 8007230:	47b8      	blx	r7
 8007232:	3001      	adds	r0, #1
 8007234:	f43f af09 	beq.w	800704a <_printf_float+0xbe>
 8007238:	f04f 0900 	mov.w	r9, #0
 800723c:	f104 0a1a 	add.w	sl, r4, #26
 8007240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007242:	425b      	negs	r3, r3
 8007244:	454b      	cmp	r3, r9
 8007246:	dc01      	bgt.n	800724c <_printf_float+0x2c0>
 8007248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800724a:	e792      	b.n	8007172 <_printf_float+0x1e6>
 800724c:	2301      	movs	r3, #1
 800724e:	4652      	mov	r2, sl
 8007250:	4631      	mov	r1, r6
 8007252:	4628      	mov	r0, r5
 8007254:	47b8      	blx	r7
 8007256:	3001      	adds	r0, #1
 8007258:	f43f aef7 	beq.w	800704a <_printf_float+0xbe>
 800725c:	f109 0901 	add.w	r9, r9, #1
 8007260:	e7ee      	b.n	8007240 <_printf_float+0x2b4>
 8007262:	bf00      	nop
 8007264:	7fefffff 	.word	0x7fefffff
 8007268:	0800c014 	.word	0x0800c014
 800726c:	0800c018 	.word	0x0800c018
 8007270:	0800c01c 	.word	0x0800c01c
 8007274:	0800c020 	.word	0x0800c020
 8007278:	0800c3b0 	.word	0x0800c3b0
 800727c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800727e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007280:	429a      	cmp	r2, r3
 8007282:	bfa8      	it	ge
 8007284:	461a      	movge	r2, r3
 8007286:	2a00      	cmp	r2, #0
 8007288:	4691      	mov	r9, r2
 800728a:	dc37      	bgt.n	80072fc <_printf_float+0x370>
 800728c:	f04f 0b00 	mov.w	fp, #0
 8007290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007294:	f104 021a 	add.w	r2, r4, #26
 8007298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800729a:	9305      	str	r3, [sp, #20]
 800729c:	eba3 0309 	sub.w	r3, r3, r9
 80072a0:	455b      	cmp	r3, fp
 80072a2:	dc33      	bgt.n	800730c <_printf_float+0x380>
 80072a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072a8:	429a      	cmp	r2, r3
 80072aa:	db3b      	blt.n	8007324 <_printf_float+0x398>
 80072ac:	6823      	ldr	r3, [r4, #0]
 80072ae:	07da      	lsls	r2, r3, #31
 80072b0:	d438      	bmi.n	8007324 <_printf_float+0x398>
 80072b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80072b6:	eba2 0903 	sub.w	r9, r2, r3
 80072ba:	9b05      	ldr	r3, [sp, #20]
 80072bc:	1ad2      	subs	r2, r2, r3
 80072be:	4591      	cmp	r9, r2
 80072c0:	bfa8      	it	ge
 80072c2:	4691      	movge	r9, r2
 80072c4:	f1b9 0f00 	cmp.w	r9, #0
 80072c8:	dc35      	bgt.n	8007336 <_printf_float+0x3aa>
 80072ca:	f04f 0800 	mov.w	r8, #0
 80072ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072d2:	f104 0a1a 	add.w	sl, r4, #26
 80072d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072da:	1a9b      	subs	r3, r3, r2
 80072dc:	eba3 0309 	sub.w	r3, r3, r9
 80072e0:	4543      	cmp	r3, r8
 80072e2:	f77f af79 	ble.w	80071d8 <_printf_float+0x24c>
 80072e6:	2301      	movs	r3, #1
 80072e8:	4652      	mov	r2, sl
 80072ea:	4631      	mov	r1, r6
 80072ec:	4628      	mov	r0, r5
 80072ee:	47b8      	blx	r7
 80072f0:	3001      	adds	r0, #1
 80072f2:	f43f aeaa 	beq.w	800704a <_printf_float+0xbe>
 80072f6:	f108 0801 	add.w	r8, r8, #1
 80072fa:	e7ec      	b.n	80072d6 <_printf_float+0x34a>
 80072fc:	4613      	mov	r3, r2
 80072fe:	4631      	mov	r1, r6
 8007300:	4642      	mov	r2, r8
 8007302:	4628      	mov	r0, r5
 8007304:	47b8      	blx	r7
 8007306:	3001      	adds	r0, #1
 8007308:	d1c0      	bne.n	800728c <_printf_float+0x300>
 800730a:	e69e      	b.n	800704a <_printf_float+0xbe>
 800730c:	2301      	movs	r3, #1
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	9205      	str	r2, [sp, #20]
 8007314:	47b8      	blx	r7
 8007316:	3001      	adds	r0, #1
 8007318:	f43f ae97 	beq.w	800704a <_printf_float+0xbe>
 800731c:	9a05      	ldr	r2, [sp, #20]
 800731e:	f10b 0b01 	add.w	fp, fp, #1
 8007322:	e7b9      	b.n	8007298 <_printf_float+0x30c>
 8007324:	ee18 3a10 	vmov	r3, s16
 8007328:	4652      	mov	r2, sl
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	d1be      	bne.n	80072b2 <_printf_float+0x326>
 8007334:	e689      	b.n	800704a <_printf_float+0xbe>
 8007336:	9a05      	ldr	r2, [sp, #20]
 8007338:	464b      	mov	r3, r9
 800733a:	4442      	add	r2, r8
 800733c:	4631      	mov	r1, r6
 800733e:	4628      	mov	r0, r5
 8007340:	47b8      	blx	r7
 8007342:	3001      	adds	r0, #1
 8007344:	d1c1      	bne.n	80072ca <_printf_float+0x33e>
 8007346:	e680      	b.n	800704a <_printf_float+0xbe>
 8007348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800734a:	2a01      	cmp	r2, #1
 800734c:	dc01      	bgt.n	8007352 <_printf_float+0x3c6>
 800734e:	07db      	lsls	r3, r3, #31
 8007350:	d53a      	bpl.n	80073c8 <_printf_float+0x43c>
 8007352:	2301      	movs	r3, #1
 8007354:	4642      	mov	r2, r8
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	f43f ae74 	beq.w	800704a <_printf_float+0xbe>
 8007362:	ee18 3a10 	vmov	r3, s16
 8007366:	4652      	mov	r2, sl
 8007368:	4631      	mov	r1, r6
 800736a:	4628      	mov	r0, r5
 800736c:	47b8      	blx	r7
 800736e:	3001      	adds	r0, #1
 8007370:	f43f ae6b 	beq.w	800704a <_printf_float+0xbe>
 8007374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007378:	2200      	movs	r2, #0
 800737a:	2300      	movs	r3, #0
 800737c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007380:	f7f9 fbc2 	bl	8000b08 <__aeabi_dcmpeq>
 8007384:	b9d8      	cbnz	r0, 80073be <_printf_float+0x432>
 8007386:	f10a 33ff 	add.w	r3, sl, #4294967295
 800738a:	f108 0201 	add.w	r2, r8, #1
 800738e:	4631      	mov	r1, r6
 8007390:	4628      	mov	r0, r5
 8007392:	47b8      	blx	r7
 8007394:	3001      	adds	r0, #1
 8007396:	d10e      	bne.n	80073b6 <_printf_float+0x42a>
 8007398:	e657      	b.n	800704a <_printf_float+0xbe>
 800739a:	2301      	movs	r3, #1
 800739c:	4652      	mov	r2, sl
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f ae50 	beq.w	800704a <_printf_float+0xbe>
 80073aa:	f108 0801 	add.w	r8, r8, #1
 80073ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b0:	3b01      	subs	r3, #1
 80073b2:	4543      	cmp	r3, r8
 80073b4:	dcf1      	bgt.n	800739a <_printf_float+0x40e>
 80073b6:	464b      	mov	r3, r9
 80073b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073bc:	e6da      	b.n	8007174 <_printf_float+0x1e8>
 80073be:	f04f 0800 	mov.w	r8, #0
 80073c2:	f104 0a1a 	add.w	sl, r4, #26
 80073c6:	e7f2      	b.n	80073ae <_printf_float+0x422>
 80073c8:	2301      	movs	r3, #1
 80073ca:	4642      	mov	r2, r8
 80073cc:	e7df      	b.n	800738e <_printf_float+0x402>
 80073ce:	2301      	movs	r3, #1
 80073d0:	464a      	mov	r2, r9
 80073d2:	4631      	mov	r1, r6
 80073d4:	4628      	mov	r0, r5
 80073d6:	47b8      	blx	r7
 80073d8:	3001      	adds	r0, #1
 80073da:	f43f ae36 	beq.w	800704a <_printf_float+0xbe>
 80073de:	f108 0801 	add.w	r8, r8, #1
 80073e2:	68e3      	ldr	r3, [r4, #12]
 80073e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073e6:	1a5b      	subs	r3, r3, r1
 80073e8:	4543      	cmp	r3, r8
 80073ea:	dcf0      	bgt.n	80073ce <_printf_float+0x442>
 80073ec:	e6f8      	b.n	80071e0 <_printf_float+0x254>
 80073ee:	f04f 0800 	mov.w	r8, #0
 80073f2:	f104 0919 	add.w	r9, r4, #25
 80073f6:	e7f4      	b.n	80073e2 <_printf_float+0x456>

080073f8 <_printf_common>:
 80073f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073fc:	4616      	mov	r6, r2
 80073fe:	4699      	mov	r9, r3
 8007400:	688a      	ldr	r2, [r1, #8]
 8007402:	690b      	ldr	r3, [r1, #16]
 8007404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007408:	4293      	cmp	r3, r2
 800740a:	bfb8      	it	lt
 800740c:	4613      	movlt	r3, r2
 800740e:	6033      	str	r3, [r6, #0]
 8007410:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007414:	4607      	mov	r7, r0
 8007416:	460c      	mov	r4, r1
 8007418:	b10a      	cbz	r2, 800741e <_printf_common+0x26>
 800741a:	3301      	adds	r3, #1
 800741c:	6033      	str	r3, [r6, #0]
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	0699      	lsls	r1, r3, #26
 8007422:	bf42      	ittt	mi
 8007424:	6833      	ldrmi	r3, [r6, #0]
 8007426:	3302      	addmi	r3, #2
 8007428:	6033      	strmi	r3, [r6, #0]
 800742a:	6825      	ldr	r5, [r4, #0]
 800742c:	f015 0506 	ands.w	r5, r5, #6
 8007430:	d106      	bne.n	8007440 <_printf_common+0x48>
 8007432:	f104 0a19 	add.w	sl, r4, #25
 8007436:	68e3      	ldr	r3, [r4, #12]
 8007438:	6832      	ldr	r2, [r6, #0]
 800743a:	1a9b      	subs	r3, r3, r2
 800743c:	42ab      	cmp	r3, r5
 800743e:	dc26      	bgt.n	800748e <_printf_common+0x96>
 8007440:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007444:	1e13      	subs	r3, r2, #0
 8007446:	6822      	ldr	r2, [r4, #0]
 8007448:	bf18      	it	ne
 800744a:	2301      	movne	r3, #1
 800744c:	0692      	lsls	r2, r2, #26
 800744e:	d42b      	bmi.n	80074a8 <_printf_common+0xb0>
 8007450:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007454:	4649      	mov	r1, r9
 8007456:	4638      	mov	r0, r7
 8007458:	47c0      	blx	r8
 800745a:	3001      	adds	r0, #1
 800745c:	d01e      	beq.n	800749c <_printf_common+0xa4>
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	6922      	ldr	r2, [r4, #16]
 8007462:	f003 0306 	and.w	r3, r3, #6
 8007466:	2b04      	cmp	r3, #4
 8007468:	bf02      	ittt	eq
 800746a:	68e5      	ldreq	r5, [r4, #12]
 800746c:	6833      	ldreq	r3, [r6, #0]
 800746e:	1aed      	subeq	r5, r5, r3
 8007470:	68a3      	ldr	r3, [r4, #8]
 8007472:	bf0c      	ite	eq
 8007474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007478:	2500      	movne	r5, #0
 800747a:	4293      	cmp	r3, r2
 800747c:	bfc4      	itt	gt
 800747e:	1a9b      	subgt	r3, r3, r2
 8007480:	18ed      	addgt	r5, r5, r3
 8007482:	2600      	movs	r6, #0
 8007484:	341a      	adds	r4, #26
 8007486:	42b5      	cmp	r5, r6
 8007488:	d11a      	bne.n	80074c0 <_printf_common+0xc8>
 800748a:	2000      	movs	r0, #0
 800748c:	e008      	b.n	80074a0 <_printf_common+0xa8>
 800748e:	2301      	movs	r3, #1
 8007490:	4652      	mov	r2, sl
 8007492:	4649      	mov	r1, r9
 8007494:	4638      	mov	r0, r7
 8007496:	47c0      	blx	r8
 8007498:	3001      	adds	r0, #1
 800749a:	d103      	bne.n	80074a4 <_printf_common+0xac>
 800749c:	f04f 30ff 	mov.w	r0, #4294967295
 80074a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a4:	3501      	adds	r5, #1
 80074a6:	e7c6      	b.n	8007436 <_printf_common+0x3e>
 80074a8:	18e1      	adds	r1, r4, r3
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	2030      	movs	r0, #48	; 0x30
 80074ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074b2:	4422      	add	r2, r4
 80074b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074bc:	3302      	adds	r3, #2
 80074be:	e7c7      	b.n	8007450 <_printf_common+0x58>
 80074c0:	2301      	movs	r3, #1
 80074c2:	4622      	mov	r2, r4
 80074c4:	4649      	mov	r1, r9
 80074c6:	4638      	mov	r0, r7
 80074c8:	47c0      	blx	r8
 80074ca:	3001      	adds	r0, #1
 80074cc:	d0e6      	beq.n	800749c <_printf_common+0xa4>
 80074ce:	3601      	adds	r6, #1
 80074d0:	e7d9      	b.n	8007486 <_printf_common+0x8e>
	...

080074d4 <_printf_i>:
 80074d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074d8:	7e0f      	ldrb	r7, [r1, #24]
 80074da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074dc:	2f78      	cmp	r7, #120	; 0x78
 80074de:	4691      	mov	r9, r2
 80074e0:	4680      	mov	r8, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	469a      	mov	sl, r3
 80074e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074ea:	d807      	bhi.n	80074fc <_printf_i+0x28>
 80074ec:	2f62      	cmp	r7, #98	; 0x62
 80074ee:	d80a      	bhi.n	8007506 <_printf_i+0x32>
 80074f0:	2f00      	cmp	r7, #0
 80074f2:	f000 80d4 	beq.w	800769e <_printf_i+0x1ca>
 80074f6:	2f58      	cmp	r7, #88	; 0x58
 80074f8:	f000 80c0 	beq.w	800767c <_printf_i+0x1a8>
 80074fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007500:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007504:	e03a      	b.n	800757c <_printf_i+0xa8>
 8007506:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800750a:	2b15      	cmp	r3, #21
 800750c:	d8f6      	bhi.n	80074fc <_printf_i+0x28>
 800750e:	a101      	add	r1, pc, #4	; (adr r1, 8007514 <_printf_i+0x40>)
 8007510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007514:	0800756d 	.word	0x0800756d
 8007518:	08007581 	.word	0x08007581
 800751c:	080074fd 	.word	0x080074fd
 8007520:	080074fd 	.word	0x080074fd
 8007524:	080074fd 	.word	0x080074fd
 8007528:	080074fd 	.word	0x080074fd
 800752c:	08007581 	.word	0x08007581
 8007530:	080074fd 	.word	0x080074fd
 8007534:	080074fd 	.word	0x080074fd
 8007538:	080074fd 	.word	0x080074fd
 800753c:	080074fd 	.word	0x080074fd
 8007540:	08007685 	.word	0x08007685
 8007544:	080075ad 	.word	0x080075ad
 8007548:	0800763f 	.word	0x0800763f
 800754c:	080074fd 	.word	0x080074fd
 8007550:	080074fd 	.word	0x080074fd
 8007554:	080076a7 	.word	0x080076a7
 8007558:	080074fd 	.word	0x080074fd
 800755c:	080075ad 	.word	0x080075ad
 8007560:	080074fd 	.word	0x080074fd
 8007564:	080074fd 	.word	0x080074fd
 8007568:	08007647 	.word	0x08007647
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	1d1a      	adds	r2, r3, #4
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	602a      	str	r2, [r5, #0]
 8007574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800757c:	2301      	movs	r3, #1
 800757e:	e09f      	b.n	80076c0 <_printf_i+0x1ec>
 8007580:	6820      	ldr	r0, [r4, #0]
 8007582:	682b      	ldr	r3, [r5, #0]
 8007584:	0607      	lsls	r7, r0, #24
 8007586:	f103 0104 	add.w	r1, r3, #4
 800758a:	6029      	str	r1, [r5, #0]
 800758c:	d501      	bpl.n	8007592 <_printf_i+0xbe>
 800758e:	681e      	ldr	r6, [r3, #0]
 8007590:	e003      	b.n	800759a <_printf_i+0xc6>
 8007592:	0646      	lsls	r6, r0, #25
 8007594:	d5fb      	bpl.n	800758e <_printf_i+0xba>
 8007596:	f9b3 6000 	ldrsh.w	r6, [r3]
 800759a:	2e00      	cmp	r6, #0
 800759c:	da03      	bge.n	80075a6 <_printf_i+0xd2>
 800759e:	232d      	movs	r3, #45	; 0x2d
 80075a0:	4276      	negs	r6, r6
 80075a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075a6:	485a      	ldr	r0, [pc, #360]	; (8007710 <_printf_i+0x23c>)
 80075a8:	230a      	movs	r3, #10
 80075aa:	e012      	b.n	80075d2 <_printf_i+0xfe>
 80075ac:	682b      	ldr	r3, [r5, #0]
 80075ae:	6820      	ldr	r0, [r4, #0]
 80075b0:	1d19      	adds	r1, r3, #4
 80075b2:	6029      	str	r1, [r5, #0]
 80075b4:	0605      	lsls	r5, r0, #24
 80075b6:	d501      	bpl.n	80075bc <_printf_i+0xe8>
 80075b8:	681e      	ldr	r6, [r3, #0]
 80075ba:	e002      	b.n	80075c2 <_printf_i+0xee>
 80075bc:	0641      	lsls	r1, r0, #25
 80075be:	d5fb      	bpl.n	80075b8 <_printf_i+0xe4>
 80075c0:	881e      	ldrh	r6, [r3, #0]
 80075c2:	4853      	ldr	r0, [pc, #332]	; (8007710 <_printf_i+0x23c>)
 80075c4:	2f6f      	cmp	r7, #111	; 0x6f
 80075c6:	bf0c      	ite	eq
 80075c8:	2308      	moveq	r3, #8
 80075ca:	230a      	movne	r3, #10
 80075cc:	2100      	movs	r1, #0
 80075ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075d2:	6865      	ldr	r5, [r4, #4]
 80075d4:	60a5      	str	r5, [r4, #8]
 80075d6:	2d00      	cmp	r5, #0
 80075d8:	bfa2      	ittt	ge
 80075da:	6821      	ldrge	r1, [r4, #0]
 80075dc:	f021 0104 	bicge.w	r1, r1, #4
 80075e0:	6021      	strge	r1, [r4, #0]
 80075e2:	b90e      	cbnz	r6, 80075e8 <_printf_i+0x114>
 80075e4:	2d00      	cmp	r5, #0
 80075e6:	d04b      	beq.n	8007680 <_printf_i+0x1ac>
 80075e8:	4615      	mov	r5, r2
 80075ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80075ee:	fb03 6711 	mls	r7, r3, r1, r6
 80075f2:	5dc7      	ldrb	r7, [r0, r7]
 80075f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80075f8:	4637      	mov	r7, r6
 80075fa:	42bb      	cmp	r3, r7
 80075fc:	460e      	mov	r6, r1
 80075fe:	d9f4      	bls.n	80075ea <_printf_i+0x116>
 8007600:	2b08      	cmp	r3, #8
 8007602:	d10b      	bne.n	800761c <_printf_i+0x148>
 8007604:	6823      	ldr	r3, [r4, #0]
 8007606:	07de      	lsls	r6, r3, #31
 8007608:	d508      	bpl.n	800761c <_printf_i+0x148>
 800760a:	6923      	ldr	r3, [r4, #16]
 800760c:	6861      	ldr	r1, [r4, #4]
 800760e:	4299      	cmp	r1, r3
 8007610:	bfde      	ittt	le
 8007612:	2330      	movle	r3, #48	; 0x30
 8007614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007618:	f105 35ff 	addle.w	r5, r5, #4294967295
 800761c:	1b52      	subs	r2, r2, r5
 800761e:	6122      	str	r2, [r4, #16]
 8007620:	f8cd a000 	str.w	sl, [sp]
 8007624:	464b      	mov	r3, r9
 8007626:	aa03      	add	r2, sp, #12
 8007628:	4621      	mov	r1, r4
 800762a:	4640      	mov	r0, r8
 800762c:	f7ff fee4 	bl	80073f8 <_printf_common>
 8007630:	3001      	adds	r0, #1
 8007632:	d14a      	bne.n	80076ca <_printf_i+0x1f6>
 8007634:	f04f 30ff 	mov.w	r0, #4294967295
 8007638:	b004      	add	sp, #16
 800763a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763e:	6823      	ldr	r3, [r4, #0]
 8007640:	f043 0320 	orr.w	r3, r3, #32
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	4833      	ldr	r0, [pc, #204]	; (8007714 <_printf_i+0x240>)
 8007648:	2778      	movs	r7, #120	; 0x78
 800764a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	6829      	ldr	r1, [r5, #0]
 8007652:	061f      	lsls	r7, r3, #24
 8007654:	f851 6b04 	ldr.w	r6, [r1], #4
 8007658:	d402      	bmi.n	8007660 <_printf_i+0x18c>
 800765a:	065f      	lsls	r7, r3, #25
 800765c:	bf48      	it	mi
 800765e:	b2b6      	uxthmi	r6, r6
 8007660:	07df      	lsls	r7, r3, #31
 8007662:	bf48      	it	mi
 8007664:	f043 0320 	orrmi.w	r3, r3, #32
 8007668:	6029      	str	r1, [r5, #0]
 800766a:	bf48      	it	mi
 800766c:	6023      	strmi	r3, [r4, #0]
 800766e:	b91e      	cbnz	r6, 8007678 <_printf_i+0x1a4>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	f023 0320 	bic.w	r3, r3, #32
 8007676:	6023      	str	r3, [r4, #0]
 8007678:	2310      	movs	r3, #16
 800767a:	e7a7      	b.n	80075cc <_printf_i+0xf8>
 800767c:	4824      	ldr	r0, [pc, #144]	; (8007710 <_printf_i+0x23c>)
 800767e:	e7e4      	b.n	800764a <_printf_i+0x176>
 8007680:	4615      	mov	r5, r2
 8007682:	e7bd      	b.n	8007600 <_printf_i+0x12c>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	6826      	ldr	r6, [r4, #0]
 8007688:	6961      	ldr	r1, [r4, #20]
 800768a:	1d18      	adds	r0, r3, #4
 800768c:	6028      	str	r0, [r5, #0]
 800768e:	0635      	lsls	r5, r6, #24
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	d501      	bpl.n	8007698 <_printf_i+0x1c4>
 8007694:	6019      	str	r1, [r3, #0]
 8007696:	e002      	b.n	800769e <_printf_i+0x1ca>
 8007698:	0670      	lsls	r0, r6, #25
 800769a:	d5fb      	bpl.n	8007694 <_printf_i+0x1c0>
 800769c:	8019      	strh	r1, [r3, #0]
 800769e:	2300      	movs	r3, #0
 80076a0:	6123      	str	r3, [r4, #16]
 80076a2:	4615      	mov	r5, r2
 80076a4:	e7bc      	b.n	8007620 <_printf_i+0x14c>
 80076a6:	682b      	ldr	r3, [r5, #0]
 80076a8:	1d1a      	adds	r2, r3, #4
 80076aa:	602a      	str	r2, [r5, #0]
 80076ac:	681d      	ldr	r5, [r3, #0]
 80076ae:	6862      	ldr	r2, [r4, #4]
 80076b0:	2100      	movs	r1, #0
 80076b2:	4628      	mov	r0, r5
 80076b4:	f7f8 fdac 	bl	8000210 <memchr>
 80076b8:	b108      	cbz	r0, 80076be <_printf_i+0x1ea>
 80076ba:	1b40      	subs	r0, r0, r5
 80076bc:	6060      	str	r0, [r4, #4]
 80076be:	6863      	ldr	r3, [r4, #4]
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	2300      	movs	r3, #0
 80076c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076c8:	e7aa      	b.n	8007620 <_printf_i+0x14c>
 80076ca:	6923      	ldr	r3, [r4, #16]
 80076cc:	462a      	mov	r2, r5
 80076ce:	4649      	mov	r1, r9
 80076d0:	4640      	mov	r0, r8
 80076d2:	47d0      	blx	sl
 80076d4:	3001      	adds	r0, #1
 80076d6:	d0ad      	beq.n	8007634 <_printf_i+0x160>
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	079b      	lsls	r3, r3, #30
 80076dc:	d413      	bmi.n	8007706 <_printf_i+0x232>
 80076de:	68e0      	ldr	r0, [r4, #12]
 80076e0:	9b03      	ldr	r3, [sp, #12]
 80076e2:	4298      	cmp	r0, r3
 80076e4:	bfb8      	it	lt
 80076e6:	4618      	movlt	r0, r3
 80076e8:	e7a6      	b.n	8007638 <_printf_i+0x164>
 80076ea:	2301      	movs	r3, #1
 80076ec:	4632      	mov	r2, r6
 80076ee:	4649      	mov	r1, r9
 80076f0:	4640      	mov	r0, r8
 80076f2:	47d0      	blx	sl
 80076f4:	3001      	adds	r0, #1
 80076f6:	d09d      	beq.n	8007634 <_printf_i+0x160>
 80076f8:	3501      	adds	r5, #1
 80076fa:	68e3      	ldr	r3, [r4, #12]
 80076fc:	9903      	ldr	r1, [sp, #12]
 80076fe:	1a5b      	subs	r3, r3, r1
 8007700:	42ab      	cmp	r3, r5
 8007702:	dcf2      	bgt.n	80076ea <_printf_i+0x216>
 8007704:	e7eb      	b.n	80076de <_printf_i+0x20a>
 8007706:	2500      	movs	r5, #0
 8007708:	f104 0619 	add.w	r6, r4, #25
 800770c:	e7f5      	b.n	80076fa <_printf_i+0x226>
 800770e:	bf00      	nop
 8007710:	0800c024 	.word	0x0800c024
 8007714:	0800c035 	.word	0x0800c035

08007718 <_scanf_float>:
 8007718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	b087      	sub	sp, #28
 800771e:	4617      	mov	r7, r2
 8007720:	9303      	str	r3, [sp, #12]
 8007722:	688b      	ldr	r3, [r1, #8]
 8007724:	1e5a      	subs	r2, r3, #1
 8007726:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800772a:	bf83      	ittte	hi
 800772c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007730:	195b      	addhi	r3, r3, r5
 8007732:	9302      	strhi	r3, [sp, #8]
 8007734:	2300      	movls	r3, #0
 8007736:	bf86      	itte	hi
 8007738:	f240 135d 	movwhi	r3, #349	; 0x15d
 800773c:	608b      	strhi	r3, [r1, #8]
 800773e:	9302      	strls	r3, [sp, #8]
 8007740:	680b      	ldr	r3, [r1, #0]
 8007742:	468b      	mov	fp, r1
 8007744:	2500      	movs	r5, #0
 8007746:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800774a:	f84b 3b1c 	str.w	r3, [fp], #28
 800774e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007752:	4680      	mov	r8, r0
 8007754:	460c      	mov	r4, r1
 8007756:	465e      	mov	r6, fp
 8007758:	46aa      	mov	sl, r5
 800775a:	46a9      	mov	r9, r5
 800775c:	9501      	str	r5, [sp, #4]
 800775e:	68a2      	ldr	r2, [r4, #8]
 8007760:	b152      	cbz	r2, 8007778 <_scanf_float+0x60>
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	2b4e      	cmp	r3, #78	; 0x4e
 8007768:	d864      	bhi.n	8007834 <_scanf_float+0x11c>
 800776a:	2b40      	cmp	r3, #64	; 0x40
 800776c:	d83c      	bhi.n	80077e8 <_scanf_float+0xd0>
 800776e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007772:	b2c8      	uxtb	r0, r1
 8007774:	280e      	cmp	r0, #14
 8007776:	d93a      	bls.n	80077ee <_scanf_float+0xd6>
 8007778:	f1b9 0f00 	cmp.w	r9, #0
 800777c:	d003      	beq.n	8007786 <_scanf_float+0x6e>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007784:	6023      	str	r3, [r4, #0]
 8007786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800778a:	f1ba 0f01 	cmp.w	sl, #1
 800778e:	f200 8113 	bhi.w	80079b8 <_scanf_float+0x2a0>
 8007792:	455e      	cmp	r6, fp
 8007794:	f200 8105 	bhi.w	80079a2 <_scanf_float+0x28a>
 8007798:	2501      	movs	r5, #1
 800779a:	4628      	mov	r0, r5
 800779c:	b007      	add	sp, #28
 800779e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80077a6:	2a0d      	cmp	r2, #13
 80077a8:	d8e6      	bhi.n	8007778 <_scanf_float+0x60>
 80077aa:	a101      	add	r1, pc, #4	; (adr r1, 80077b0 <_scanf_float+0x98>)
 80077ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80077b0:	080078ef 	.word	0x080078ef
 80077b4:	08007779 	.word	0x08007779
 80077b8:	08007779 	.word	0x08007779
 80077bc:	08007779 	.word	0x08007779
 80077c0:	0800794f 	.word	0x0800794f
 80077c4:	08007927 	.word	0x08007927
 80077c8:	08007779 	.word	0x08007779
 80077cc:	08007779 	.word	0x08007779
 80077d0:	080078fd 	.word	0x080078fd
 80077d4:	08007779 	.word	0x08007779
 80077d8:	08007779 	.word	0x08007779
 80077dc:	08007779 	.word	0x08007779
 80077e0:	08007779 	.word	0x08007779
 80077e4:	080078b5 	.word	0x080078b5
 80077e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80077ec:	e7db      	b.n	80077a6 <_scanf_float+0x8e>
 80077ee:	290e      	cmp	r1, #14
 80077f0:	d8c2      	bhi.n	8007778 <_scanf_float+0x60>
 80077f2:	a001      	add	r0, pc, #4	; (adr r0, 80077f8 <_scanf_float+0xe0>)
 80077f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80077f8:	080078a7 	.word	0x080078a7
 80077fc:	08007779 	.word	0x08007779
 8007800:	080078a7 	.word	0x080078a7
 8007804:	0800793b 	.word	0x0800793b
 8007808:	08007779 	.word	0x08007779
 800780c:	08007855 	.word	0x08007855
 8007810:	08007891 	.word	0x08007891
 8007814:	08007891 	.word	0x08007891
 8007818:	08007891 	.word	0x08007891
 800781c:	08007891 	.word	0x08007891
 8007820:	08007891 	.word	0x08007891
 8007824:	08007891 	.word	0x08007891
 8007828:	08007891 	.word	0x08007891
 800782c:	08007891 	.word	0x08007891
 8007830:	08007891 	.word	0x08007891
 8007834:	2b6e      	cmp	r3, #110	; 0x6e
 8007836:	d809      	bhi.n	800784c <_scanf_float+0x134>
 8007838:	2b60      	cmp	r3, #96	; 0x60
 800783a:	d8b2      	bhi.n	80077a2 <_scanf_float+0x8a>
 800783c:	2b54      	cmp	r3, #84	; 0x54
 800783e:	d077      	beq.n	8007930 <_scanf_float+0x218>
 8007840:	2b59      	cmp	r3, #89	; 0x59
 8007842:	d199      	bne.n	8007778 <_scanf_float+0x60>
 8007844:	2d07      	cmp	r5, #7
 8007846:	d197      	bne.n	8007778 <_scanf_float+0x60>
 8007848:	2508      	movs	r5, #8
 800784a:	e029      	b.n	80078a0 <_scanf_float+0x188>
 800784c:	2b74      	cmp	r3, #116	; 0x74
 800784e:	d06f      	beq.n	8007930 <_scanf_float+0x218>
 8007850:	2b79      	cmp	r3, #121	; 0x79
 8007852:	e7f6      	b.n	8007842 <_scanf_float+0x12a>
 8007854:	6821      	ldr	r1, [r4, #0]
 8007856:	05c8      	lsls	r0, r1, #23
 8007858:	d51a      	bpl.n	8007890 <_scanf_float+0x178>
 800785a:	9b02      	ldr	r3, [sp, #8]
 800785c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007860:	6021      	str	r1, [r4, #0]
 8007862:	f109 0901 	add.w	r9, r9, #1
 8007866:	b11b      	cbz	r3, 8007870 <_scanf_float+0x158>
 8007868:	3b01      	subs	r3, #1
 800786a:	3201      	adds	r2, #1
 800786c:	9302      	str	r3, [sp, #8]
 800786e:	60a2      	str	r2, [r4, #8]
 8007870:	68a3      	ldr	r3, [r4, #8]
 8007872:	3b01      	subs	r3, #1
 8007874:	60a3      	str	r3, [r4, #8]
 8007876:	6923      	ldr	r3, [r4, #16]
 8007878:	3301      	adds	r3, #1
 800787a:	6123      	str	r3, [r4, #16]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3b01      	subs	r3, #1
 8007880:	2b00      	cmp	r3, #0
 8007882:	607b      	str	r3, [r7, #4]
 8007884:	f340 8084 	ble.w	8007990 <_scanf_float+0x278>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	3301      	adds	r3, #1
 800788c:	603b      	str	r3, [r7, #0]
 800788e:	e766      	b.n	800775e <_scanf_float+0x46>
 8007890:	eb1a 0f05 	cmn.w	sl, r5
 8007894:	f47f af70 	bne.w	8007778 <_scanf_float+0x60>
 8007898:	6822      	ldr	r2, [r4, #0]
 800789a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800789e:	6022      	str	r2, [r4, #0]
 80078a0:	f806 3b01 	strb.w	r3, [r6], #1
 80078a4:	e7e4      	b.n	8007870 <_scanf_float+0x158>
 80078a6:	6822      	ldr	r2, [r4, #0]
 80078a8:	0610      	lsls	r0, r2, #24
 80078aa:	f57f af65 	bpl.w	8007778 <_scanf_float+0x60>
 80078ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078b2:	e7f4      	b.n	800789e <_scanf_float+0x186>
 80078b4:	f1ba 0f00 	cmp.w	sl, #0
 80078b8:	d10e      	bne.n	80078d8 <_scanf_float+0x1c0>
 80078ba:	f1b9 0f00 	cmp.w	r9, #0
 80078be:	d10e      	bne.n	80078de <_scanf_float+0x1c6>
 80078c0:	6822      	ldr	r2, [r4, #0]
 80078c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80078c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80078ca:	d108      	bne.n	80078de <_scanf_float+0x1c6>
 80078cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80078d0:	6022      	str	r2, [r4, #0]
 80078d2:	f04f 0a01 	mov.w	sl, #1
 80078d6:	e7e3      	b.n	80078a0 <_scanf_float+0x188>
 80078d8:	f1ba 0f02 	cmp.w	sl, #2
 80078dc:	d055      	beq.n	800798a <_scanf_float+0x272>
 80078de:	2d01      	cmp	r5, #1
 80078e0:	d002      	beq.n	80078e8 <_scanf_float+0x1d0>
 80078e2:	2d04      	cmp	r5, #4
 80078e4:	f47f af48 	bne.w	8007778 <_scanf_float+0x60>
 80078e8:	3501      	adds	r5, #1
 80078ea:	b2ed      	uxtb	r5, r5
 80078ec:	e7d8      	b.n	80078a0 <_scanf_float+0x188>
 80078ee:	f1ba 0f01 	cmp.w	sl, #1
 80078f2:	f47f af41 	bne.w	8007778 <_scanf_float+0x60>
 80078f6:	f04f 0a02 	mov.w	sl, #2
 80078fa:	e7d1      	b.n	80078a0 <_scanf_float+0x188>
 80078fc:	b97d      	cbnz	r5, 800791e <_scanf_float+0x206>
 80078fe:	f1b9 0f00 	cmp.w	r9, #0
 8007902:	f47f af3c 	bne.w	800777e <_scanf_float+0x66>
 8007906:	6822      	ldr	r2, [r4, #0]
 8007908:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800790c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007910:	f47f af39 	bne.w	8007786 <_scanf_float+0x6e>
 8007914:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007918:	6022      	str	r2, [r4, #0]
 800791a:	2501      	movs	r5, #1
 800791c:	e7c0      	b.n	80078a0 <_scanf_float+0x188>
 800791e:	2d03      	cmp	r5, #3
 8007920:	d0e2      	beq.n	80078e8 <_scanf_float+0x1d0>
 8007922:	2d05      	cmp	r5, #5
 8007924:	e7de      	b.n	80078e4 <_scanf_float+0x1cc>
 8007926:	2d02      	cmp	r5, #2
 8007928:	f47f af26 	bne.w	8007778 <_scanf_float+0x60>
 800792c:	2503      	movs	r5, #3
 800792e:	e7b7      	b.n	80078a0 <_scanf_float+0x188>
 8007930:	2d06      	cmp	r5, #6
 8007932:	f47f af21 	bne.w	8007778 <_scanf_float+0x60>
 8007936:	2507      	movs	r5, #7
 8007938:	e7b2      	b.n	80078a0 <_scanf_float+0x188>
 800793a:	6822      	ldr	r2, [r4, #0]
 800793c:	0591      	lsls	r1, r2, #22
 800793e:	f57f af1b 	bpl.w	8007778 <_scanf_float+0x60>
 8007942:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007946:	6022      	str	r2, [r4, #0]
 8007948:	f8cd 9004 	str.w	r9, [sp, #4]
 800794c:	e7a8      	b.n	80078a0 <_scanf_float+0x188>
 800794e:	6822      	ldr	r2, [r4, #0]
 8007950:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007954:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007958:	d006      	beq.n	8007968 <_scanf_float+0x250>
 800795a:	0550      	lsls	r0, r2, #21
 800795c:	f57f af0c 	bpl.w	8007778 <_scanf_float+0x60>
 8007960:	f1b9 0f00 	cmp.w	r9, #0
 8007964:	f43f af0f 	beq.w	8007786 <_scanf_float+0x6e>
 8007968:	0591      	lsls	r1, r2, #22
 800796a:	bf58      	it	pl
 800796c:	9901      	ldrpl	r1, [sp, #4]
 800796e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007972:	bf58      	it	pl
 8007974:	eba9 0101 	subpl.w	r1, r9, r1
 8007978:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800797c:	bf58      	it	pl
 800797e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007982:	6022      	str	r2, [r4, #0]
 8007984:	f04f 0900 	mov.w	r9, #0
 8007988:	e78a      	b.n	80078a0 <_scanf_float+0x188>
 800798a:	f04f 0a03 	mov.w	sl, #3
 800798e:	e787      	b.n	80078a0 <_scanf_float+0x188>
 8007990:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007994:	4639      	mov	r1, r7
 8007996:	4640      	mov	r0, r8
 8007998:	4798      	blx	r3
 800799a:	2800      	cmp	r0, #0
 800799c:	f43f aedf 	beq.w	800775e <_scanf_float+0x46>
 80079a0:	e6ea      	b.n	8007778 <_scanf_float+0x60>
 80079a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079aa:	463a      	mov	r2, r7
 80079ac:	4640      	mov	r0, r8
 80079ae:	4798      	blx	r3
 80079b0:	6923      	ldr	r3, [r4, #16]
 80079b2:	3b01      	subs	r3, #1
 80079b4:	6123      	str	r3, [r4, #16]
 80079b6:	e6ec      	b.n	8007792 <_scanf_float+0x7a>
 80079b8:	1e6b      	subs	r3, r5, #1
 80079ba:	2b06      	cmp	r3, #6
 80079bc:	d825      	bhi.n	8007a0a <_scanf_float+0x2f2>
 80079be:	2d02      	cmp	r5, #2
 80079c0:	d836      	bhi.n	8007a30 <_scanf_float+0x318>
 80079c2:	455e      	cmp	r6, fp
 80079c4:	f67f aee8 	bls.w	8007798 <_scanf_float+0x80>
 80079c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079d0:	463a      	mov	r2, r7
 80079d2:	4640      	mov	r0, r8
 80079d4:	4798      	blx	r3
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	3b01      	subs	r3, #1
 80079da:	6123      	str	r3, [r4, #16]
 80079dc:	e7f1      	b.n	80079c2 <_scanf_float+0x2aa>
 80079de:	9802      	ldr	r0, [sp, #8]
 80079e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80079e8:	9002      	str	r0, [sp, #8]
 80079ea:	463a      	mov	r2, r7
 80079ec:	4640      	mov	r0, r8
 80079ee:	4798      	blx	r3
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	6123      	str	r3, [r4, #16]
 80079f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079fa:	fa5f fa8a 	uxtb.w	sl, sl
 80079fe:	f1ba 0f02 	cmp.w	sl, #2
 8007a02:	d1ec      	bne.n	80079de <_scanf_float+0x2c6>
 8007a04:	3d03      	subs	r5, #3
 8007a06:	b2ed      	uxtb	r5, r5
 8007a08:	1b76      	subs	r6, r6, r5
 8007a0a:	6823      	ldr	r3, [r4, #0]
 8007a0c:	05da      	lsls	r2, r3, #23
 8007a0e:	d52f      	bpl.n	8007a70 <_scanf_float+0x358>
 8007a10:	055b      	lsls	r3, r3, #21
 8007a12:	d510      	bpl.n	8007a36 <_scanf_float+0x31e>
 8007a14:	455e      	cmp	r6, fp
 8007a16:	f67f aebf 	bls.w	8007798 <_scanf_float+0x80>
 8007a1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a22:	463a      	mov	r2, r7
 8007a24:	4640      	mov	r0, r8
 8007a26:	4798      	blx	r3
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	6123      	str	r3, [r4, #16]
 8007a2e:	e7f1      	b.n	8007a14 <_scanf_float+0x2fc>
 8007a30:	46aa      	mov	sl, r5
 8007a32:	9602      	str	r6, [sp, #8]
 8007a34:	e7df      	b.n	80079f6 <_scanf_float+0x2de>
 8007a36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007a3a:	6923      	ldr	r3, [r4, #16]
 8007a3c:	2965      	cmp	r1, #101	; 0x65
 8007a3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a42:	f106 35ff 	add.w	r5, r6, #4294967295
 8007a46:	6123      	str	r3, [r4, #16]
 8007a48:	d00c      	beq.n	8007a64 <_scanf_float+0x34c>
 8007a4a:	2945      	cmp	r1, #69	; 0x45
 8007a4c:	d00a      	beq.n	8007a64 <_scanf_float+0x34c>
 8007a4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a52:	463a      	mov	r2, r7
 8007a54:	4640      	mov	r0, r8
 8007a56:	4798      	blx	r3
 8007a58:	6923      	ldr	r3, [r4, #16]
 8007a5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	1eb5      	subs	r5, r6, #2
 8007a62:	6123      	str	r3, [r4, #16]
 8007a64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a68:	463a      	mov	r2, r7
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	4798      	blx	r3
 8007a6e:	462e      	mov	r6, r5
 8007a70:	6825      	ldr	r5, [r4, #0]
 8007a72:	f015 0510 	ands.w	r5, r5, #16
 8007a76:	d158      	bne.n	8007b2a <_scanf_float+0x412>
 8007a78:	7035      	strb	r5, [r6, #0]
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a84:	d11c      	bne.n	8007ac0 <_scanf_float+0x3a8>
 8007a86:	9b01      	ldr	r3, [sp, #4]
 8007a88:	454b      	cmp	r3, r9
 8007a8a:	eba3 0209 	sub.w	r2, r3, r9
 8007a8e:	d124      	bne.n	8007ada <_scanf_float+0x3c2>
 8007a90:	2200      	movs	r2, #0
 8007a92:	4659      	mov	r1, fp
 8007a94:	4640      	mov	r0, r8
 8007a96:	f002 fcaf 	bl	800a3f8 <_strtod_r>
 8007a9a:	9b03      	ldr	r3, [sp, #12]
 8007a9c:	6821      	ldr	r1, [r4, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f011 0f02 	tst.w	r1, #2
 8007aa4:	ec57 6b10 	vmov	r6, r7, d0
 8007aa8:	f103 0204 	add.w	r2, r3, #4
 8007aac:	d020      	beq.n	8007af0 <_scanf_float+0x3d8>
 8007aae:	9903      	ldr	r1, [sp, #12]
 8007ab0:	600a      	str	r2, [r1, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	e9c3 6700 	strd	r6, r7, [r3]
 8007ab8:	68e3      	ldr	r3, [r4, #12]
 8007aba:	3301      	adds	r3, #1
 8007abc:	60e3      	str	r3, [r4, #12]
 8007abe:	e66c      	b.n	800779a <_scanf_float+0x82>
 8007ac0:	9b04      	ldr	r3, [sp, #16]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0e4      	beq.n	8007a90 <_scanf_float+0x378>
 8007ac6:	9905      	ldr	r1, [sp, #20]
 8007ac8:	230a      	movs	r3, #10
 8007aca:	462a      	mov	r2, r5
 8007acc:	3101      	adds	r1, #1
 8007ace:	4640      	mov	r0, r8
 8007ad0:	f002 fd1a 	bl	800a508 <_strtol_r>
 8007ad4:	9b04      	ldr	r3, [sp, #16]
 8007ad6:	9e05      	ldr	r6, [sp, #20]
 8007ad8:	1ac2      	subs	r2, r0, r3
 8007ada:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007ade:	429e      	cmp	r6, r3
 8007ae0:	bf28      	it	cs
 8007ae2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007ae6:	4912      	ldr	r1, [pc, #72]	; (8007b30 <_scanf_float+0x418>)
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f000 f8d5 	bl	8007c98 <siprintf>
 8007aee:	e7cf      	b.n	8007a90 <_scanf_float+0x378>
 8007af0:	f011 0f04 	tst.w	r1, #4
 8007af4:	9903      	ldr	r1, [sp, #12]
 8007af6:	600a      	str	r2, [r1, #0]
 8007af8:	d1db      	bne.n	8007ab2 <_scanf_float+0x39a>
 8007afa:	f8d3 8000 	ldr.w	r8, [r3]
 8007afe:	ee10 2a10 	vmov	r2, s0
 8007b02:	ee10 0a10 	vmov	r0, s0
 8007b06:	463b      	mov	r3, r7
 8007b08:	4639      	mov	r1, r7
 8007b0a:	f7f9 f82f 	bl	8000b6c <__aeabi_dcmpun>
 8007b0e:	b128      	cbz	r0, 8007b1c <_scanf_float+0x404>
 8007b10:	4808      	ldr	r0, [pc, #32]	; (8007b34 <_scanf_float+0x41c>)
 8007b12:	f000 fa35 	bl	8007f80 <nanf>
 8007b16:	ed88 0a00 	vstr	s0, [r8]
 8007b1a:	e7cd      	b.n	8007ab8 <_scanf_float+0x3a0>
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	4639      	mov	r1, r7
 8007b20:	f7f9 f882 	bl	8000c28 <__aeabi_d2f>
 8007b24:	f8c8 0000 	str.w	r0, [r8]
 8007b28:	e7c6      	b.n	8007ab8 <_scanf_float+0x3a0>
 8007b2a:	2500      	movs	r5, #0
 8007b2c:	e635      	b.n	800779a <_scanf_float+0x82>
 8007b2e:	bf00      	nop
 8007b30:	0800c046 	.word	0x0800c046
 8007b34:	0800c3f8 	.word	0x0800c3f8

08007b38 <std>:
 8007b38:	2300      	movs	r3, #0
 8007b3a:	b510      	push	{r4, lr}
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b46:	6083      	str	r3, [r0, #8]
 8007b48:	8181      	strh	r1, [r0, #12]
 8007b4a:	6643      	str	r3, [r0, #100]	; 0x64
 8007b4c:	81c2      	strh	r2, [r0, #14]
 8007b4e:	6183      	str	r3, [r0, #24]
 8007b50:	4619      	mov	r1, r3
 8007b52:	2208      	movs	r2, #8
 8007b54:	305c      	adds	r0, #92	; 0x5c
 8007b56:	f000 f930 	bl	8007dba <memset>
 8007b5a:	4b05      	ldr	r3, [pc, #20]	; (8007b70 <std+0x38>)
 8007b5c:	6263      	str	r3, [r4, #36]	; 0x24
 8007b5e:	4b05      	ldr	r3, [pc, #20]	; (8007b74 <std+0x3c>)
 8007b60:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b62:	4b05      	ldr	r3, [pc, #20]	; (8007b78 <std+0x40>)
 8007b64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b66:	4b05      	ldr	r3, [pc, #20]	; (8007b7c <std+0x44>)
 8007b68:	6224      	str	r4, [r4, #32]
 8007b6a:	6323      	str	r3, [r4, #48]	; 0x30
 8007b6c:	bd10      	pop	{r4, pc}
 8007b6e:	bf00      	nop
 8007b70:	08007d31 	.word	0x08007d31
 8007b74:	08007d57 	.word	0x08007d57
 8007b78:	08007d8f 	.word	0x08007d8f
 8007b7c:	08007db3 	.word	0x08007db3

08007b80 <stdio_exit_handler>:
 8007b80:	4a02      	ldr	r2, [pc, #8]	; (8007b8c <stdio_exit_handler+0xc>)
 8007b82:	4903      	ldr	r1, [pc, #12]	; (8007b90 <stdio_exit_handler+0x10>)
 8007b84:	4803      	ldr	r0, [pc, #12]	; (8007b94 <stdio_exit_handler+0x14>)
 8007b86:	f000 b869 	b.w	8007c5c <_fwalk_sglue>
 8007b8a:	bf00      	nop
 8007b8c:	20000014 	.word	0x20000014
 8007b90:	0800af09 	.word	0x0800af09
 8007b94:	20000020 	.word	0x20000020

08007b98 <cleanup_stdio>:
 8007b98:	6841      	ldr	r1, [r0, #4]
 8007b9a:	4b0c      	ldr	r3, [pc, #48]	; (8007bcc <cleanup_stdio+0x34>)
 8007b9c:	4299      	cmp	r1, r3
 8007b9e:	b510      	push	{r4, lr}
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	d001      	beq.n	8007ba8 <cleanup_stdio+0x10>
 8007ba4:	f003 f9b0 	bl	800af08 <_fflush_r>
 8007ba8:	68a1      	ldr	r1, [r4, #8]
 8007baa:	4b09      	ldr	r3, [pc, #36]	; (8007bd0 <cleanup_stdio+0x38>)
 8007bac:	4299      	cmp	r1, r3
 8007bae:	d002      	beq.n	8007bb6 <cleanup_stdio+0x1e>
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f003 f9a9 	bl	800af08 <_fflush_r>
 8007bb6:	68e1      	ldr	r1, [r4, #12]
 8007bb8:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <cleanup_stdio+0x3c>)
 8007bba:	4299      	cmp	r1, r3
 8007bbc:	d004      	beq.n	8007bc8 <cleanup_stdio+0x30>
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc4:	f003 b9a0 	b.w	800af08 <_fflush_r>
 8007bc8:	bd10      	pop	{r4, pc}
 8007bca:	bf00      	nop
 8007bcc:	20004e18 	.word	0x20004e18
 8007bd0:	20004e80 	.word	0x20004e80
 8007bd4:	20004ee8 	.word	0x20004ee8

08007bd8 <global_stdio_init.part.0>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	4b0b      	ldr	r3, [pc, #44]	; (8007c08 <global_stdio_init.part.0+0x30>)
 8007bdc:	4c0b      	ldr	r4, [pc, #44]	; (8007c0c <global_stdio_init.part.0+0x34>)
 8007bde:	4a0c      	ldr	r2, [pc, #48]	; (8007c10 <global_stdio_init.part.0+0x38>)
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	4620      	mov	r0, r4
 8007be4:	2200      	movs	r2, #0
 8007be6:	2104      	movs	r1, #4
 8007be8:	f7ff ffa6 	bl	8007b38 <std>
 8007bec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	2109      	movs	r1, #9
 8007bf4:	f7ff ffa0 	bl	8007b38 <std>
 8007bf8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007bfc:	2202      	movs	r2, #2
 8007bfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c02:	2112      	movs	r1, #18
 8007c04:	f7ff bf98 	b.w	8007b38 <std>
 8007c08:	20004f50 	.word	0x20004f50
 8007c0c:	20004e18 	.word	0x20004e18
 8007c10:	08007b81 	.word	0x08007b81

08007c14 <__sfp_lock_acquire>:
 8007c14:	4801      	ldr	r0, [pc, #4]	; (8007c1c <__sfp_lock_acquire+0x8>)
 8007c16:	f000 b9a3 	b.w	8007f60 <__retarget_lock_acquire_recursive>
 8007c1a:	bf00      	nop
 8007c1c:	20004f59 	.word	0x20004f59

08007c20 <__sfp_lock_release>:
 8007c20:	4801      	ldr	r0, [pc, #4]	; (8007c28 <__sfp_lock_release+0x8>)
 8007c22:	f000 b99e 	b.w	8007f62 <__retarget_lock_release_recursive>
 8007c26:	bf00      	nop
 8007c28:	20004f59 	.word	0x20004f59

08007c2c <__sinit>:
 8007c2c:	b510      	push	{r4, lr}
 8007c2e:	4604      	mov	r4, r0
 8007c30:	f7ff fff0 	bl	8007c14 <__sfp_lock_acquire>
 8007c34:	6a23      	ldr	r3, [r4, #32]
 8007c36:	b11b      	cbz	r3, 8007c40 <__sinit+0x14>
 8007c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c3c:	f7ff bff0 	b.w	8007c20 <__sfp_lock_release>
 8007c40:	4b04      	ldr	r3, [pc, #16]	; (8007c54 <__sinit+0x28>)
 8007c42:	6223      	str	r3, [r4, #32]
 8007c44:	4b04      	ldr	r3, [pc, #16]	; (8007c58 <__sinit+0x2c>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1f5      	bne.n	8007c38 <__sinit+0xc>
 8007c4c:	f7ff ffc4 	bl	8007bd8 <global_stdio_init.part.0>
 8007c50:	e7f2      	b.n	8007c38 <__sinit+0xc>
 8007c52:	bf00      	nop
 8007c54:	08007b99 	.word	0x08007b99
 8007c58:	20004f50 	.word	0x20004f50

08007c5c <_fwalk_sglue>:
 8007c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c60:	4607      	mov	r7, r0
 8007c62:	4688      	mov	r8, r1
 8007c64:	4614      	mov	r4, r2
 8007c66:	2600      	movs	r6, #0
 8007c68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c6c:	f1b9 0901 	subs.w	r9, r9, #1
 8007c70:	d505      	bpl.n	8007c7e <_fwalk_sglue+0x22>
 8007c72:	6824      	ldr	r4, [r4, #0]
 8007c74:	2c00      	cmp	r4, #0
 8007c76:	d1f7      	bne.n	8007c68 <_fwalk_sglue+0xc>
 8007c78:	4630      	mov	r0, r6
 8007c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c7e:	89ab      	ldrh	r3, [r5, #12]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d907      	bls.n	8007c94 <_fwalk_sglue+0x38>
 8007c84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	d003      	beq.n	8007c94 <_fwalk_sglue+0x38>
 8007c8c:	4629      	mov	r1, r5
 8007c8e:	4638      	mov	r0, r7
 8007c90:	47c0      	blx	r8
 8007c92:	4306      	orrs	r6, r0
 8007c94:	3568      	adds	r5, #104	; 0x68
 8007c96:	e7e9      	b.n	8007c6c <_fwalk_sglue+0x10>

08007c98 <siprintf>:
 8007c98:	b40e      	push	{r1, r2, r3}
 8007c9a:	b500      	push	{lr}
 8007c9c:	b09c      	sub	sp, #112	; 0x70
 8007c9e:	ab1d      	add	r3, sp, #116	; 0x74
 8007ca0:	9002      	str	r0, [sp, #8]
 8007ca2:	9006      	str	r0, [sp, #24]
 8007ca4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ca8:	4809      	ldr	r0, [pc, #36]	; (8007cd0 <siprintf+0x38>)
 8007caa:	9107      	str	r1, [sp, #28]
 8007cac:	9104      	str	r1, [sp, #16]
 8007cae:	4909      	ldr	r1, [pc, #36]	; (8007cd4 <siprintf+0x3c>)
 8007cb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb4:	9105      	str	r1, [sp, #20]
 8007cb6:	6800      	ldr	r0, [r0, #0]
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	a902      	add	r1, sp, #8
 8007cbc:	f002 fc80 	bl	800a5c0 <_svfiprintf_r>
 8007cc0:	9b02      	ldr	r3, [sp, #8]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	701a      	strb	r2, [r3, #0]
 8007cc6:	b01c      	add	sp, #112	; 0x70
 8007cc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ccc:	b003      	add	sp, #12
 8007cce:	4770      	bx	lr
 8007cd0:	2000006c 	.word	0x2000006c
 8007cd4:	ffff0208 	.word	0xffff0208

08007cd8 <siscanf>:
 8007cd8:	b40e      	push	{r1, r2, r3}
 8007cda:	b510      	push	{r4, lr}
 8007cdc:	b09f      	sub	sp, #124	; 0x7c
 8007cde:	ac21      	add	r4, sp, #132	; 0x84
 8007ce0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007ce4:	f854 2b04 	ldr.w	r2, [r4], #4
 8007ce8:	9201      	str	r2, [sp, #4]
 8007cea:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007cee:	9004      	str	r0, [sp, #16]
 8007cf0:	9008      	str	r0, [sp, #32]
 8007cf2:	f7f8 fadd 	bl	80002b0 <strlen>
 8007cf6:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <siscanf+0x50>)
 8007cf8:	9005      	str	r0, [sp, #20]
 8007cfa:	9009      	str	r0, [sp, #36]	; 0x24
 8007cfc:	930d      	str	r3, [sp, #52]	; 0x34
 8007cfe:	480b      	ldr	r0, [pc, #44]	; (8007d2c <siscanf+0x54>)
 8007d00:	9a01      	ldr	r2, [sp, #4]
 8007d02:	6800      	ldr	r0, [r0, #0]
 8007d04:	9403      	str	r4, [sp, #12]
 8007d06:	2300      	movs	r3, #0
 8007d08:	9311      	str	r3, [sp, #68]	; 0x44
 8007d0a:	9316      	str	r3, [sp, #88]	; 0x58
 8007d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007d10:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007d14:	a904      	add	r1, sp, #16
 8007d16:	4623      	mov	r3, r4
 8007d18:	f002 fdaa 	bl	800a870 <__ssvfiscanf_r>
 8007d1c:	b01f      	add	sp, #124	; 0x7c
 8007d1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d22:	b003      	add	sp, #12
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	08007d53 	.word	0x08007d53
 8007d2c:	2000006c 	.word	0x2000006c

08007d30 <__sread>:
 8007d30:	b510      	push	{r4, lr}
 8007d32:	460c      	mov	r4, r1
 8007d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d38:	f000 f8c4 	bl	8007ec4 <_read_r>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	bfab      	itete	ge
 8007d40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d42:	89a3      	ldrhlt	r3, [r4, #12]
 8007d44:	181b      	addge	r3, r3, r0
 8007d46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d4a:	bfac      	ite	ge
 8007d4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d4e:	81a3      	strhlt	r3, [r4, #12]
 8007d50:	bd10      	pop	{r4, pc}

08007d52 <__seofread>:
 8007d52:	2000      	movs	r0, #0
 8007d54:	4770      	bx	lr

08007d56 <__swrite>:
 8007d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d5a:	461f      	mov	r7, r3
 8007d5c:	898b      	ldrh	r3, [r1, #12]
 8007d5e:	05db      	lsls	r3, r3, #23
 8007d60:	4605      	mov	r5, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	4616      	mov	r6, r2
 8007d66:	d505      	bpl.n	8007d74 <__swrite+0x1e>
 8007d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f000 f896 	bl	8007ea0 <_lseek_r>
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d7e:	81a3      	strh	r3, [r4, #12]
 8007d80:	4632      	mov	r2, r6
 8007d82:	463b      	mov	r3, r7
 8007d84:	4628      	mov	r0, r5
 8007d86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d8a:	f000 b8ad 	b.w	8007ee8 <_write_r>

08007d8e <__sseek>:
 8007d8e:	b510      	push	{r4, lr}
 8007d90:	460c      	mov	r4, r1
 8007d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d96:	f000 f883 	bl	8007ea0 <_lseek_r>
 8007d9a:	1c43      	adds	r3, r0, #1
 8007d9c:	89a3      	ldrh	r3, [r4, #12]
 8007d9e:	bf15      	itete	ne
 8007da0:	6560      	strne	r0, [r4, #84]	; 0x54
 8007da2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007da6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007daa:	81a3      	strheq	r3, [r4, #12]
 8007dac:	bf18      	it	ne
 8007dae:	81a3      	strhne	r3, [r4, #12]
 8007db0:	bd10      	pop	{r4, pc}

08007db2 <__sclose>:
 8007db2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007db6:	f000 b80d 	b.w	8007dd4 <_close_r>

08007dba <memset>:
 8007dba:	4402      	add	r2, r0
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d100      	bne.n	8007dc4 <memset+0xa>
 8007dc2:	4770      	bx	lr
 8007dc4:	f803 1b01 	strb.w	r1, [r3], #1
 8007dc8:	e7f9      	b.n	8007dbe <memset+0x4>
	...

08007dcc <_localeconv_r>:
 8007dcc:	4800      	ldr	r0, [pc, #0]	; (8007dd0 <_localeconv_r+0x4>)
 8007dce:	4770      	bx	lr
 8007dd0:	20000160 	.word	0x20000160

08007dd4 <_close_r>:
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	4d06      	ldr	r5, [pc, #24]	; (8007df0 <_close_r+0x1c>)
 8007dd8:	2300      	movs	r3, #0
 8007dda:	4604      	mov	r4, r0
 8007ddc:	4608      	mov	r0, r1
 8007dde:	602b      	str	r3, [r5, #0]
 8007de0:	f7f9 fcd7 	bl	8001792 <_close>
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	d102      	bne.n	8007dee <_close_r+0x1a>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	b103      	cbz	r3, 8007dee <_close_r+0x1a>
 8007dec:	6023      	str	r3, [r4, #0]
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	20004f54 	.word	0x20004f54

08007df4 <_reclaim_reent>:
 8007df4:	4b29      	ldr	r3, [pc, #164]	; (8007e9c <_reclaim_reent+0xa8>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4283      	cmp	r3, r0
 8007dfa:	b570      	push	{r4, r5, r6, lr}
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	d04b      	beq.n	8007e98 <_reclaim_reent+0xa4>
 8007e00:	69c3      	ldr	r3, [r0, #28]
 8007e02:	b143      	cbz	r3, 8007e16 <_reclaim_reent+0x22>
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d144      	bne.n	8007e94 <_reclaim_reent+0xa0>
 8007e0a:	69e3      	ldr	r3, [r4, #28]
 8007e0c:	6819      	ldr	r1, [r3, #0]
 8007e0e:	b111      	cbz	r1, 8007e16 <_reclaim_reent+0x22>
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 ff37 	bl	8008c84 <_free_r>
 8007e16:	6961      	ldr	r1, [r4, #20]
 8007e18:	b111      	cbz	r1, 8007e20 <_reclaim_reent+0x2c>
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f000 ff32 	bl	8008c84 <_free_r>
 8007e20:	69e1      	ldr	r1, [r4, #28]
 8007e22:	b111      	cbz	r1, 8007e2a <_reclaim_reent+0x36>
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 ff2d 	bl	8008c84 <_free_r>
 8007e2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007e2c:	b111      	cbz	r1, 8007e34 <_reclaim_reent+0x40>
 8007e2e:	4620      	mov	r0, r4
 8007e30:	f000 ff28 	bl	8008c84 <_free_r>
 8007e34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e36:	b111      	cbz	r1, 8007e3e <_reclaim_reent+0x4a>
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f000 ff23 	bl	8008c84 <_free_r>
 8007e3e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007e40:	b111      	cbz	r1, 8007e48 <_reclaim_reent+0x54>
 8007e42:	4620      	mov	r0, r4
 8007e44:	f000 ff1e 	bl	8008c84 <_free_r>
 8007e48:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007e4a:	b111      	cbz	r1, 8007e52 <_reclaim_reent+0x5e>
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	f000 ff19 	bl	8008c84 <_free_r>
 8007e52:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007e54:	b111      	cbz	r1, 8007e5c <_reclaim_reent+0x68>
 8007e56:	4620      	mov	r0, r4
 8007e58:	f000 ff14 	bl	8008c84 <_free_r>
 8007e5c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007e5e:	b111      	cbz	r1, 8007e66 <_reclaim_reent+0x72>
 8007e60:	4620      	mov	r0, r4
 8007e62:	f000 ff0f 	bl	8008c84 <_free_r>
 8007e66:	6a23      	ldr	r3, [r4, #32]
 8007e68:	b1b3      	cbz	r3, 8007e98 <_reclaim_reent+0xa4>
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007e70:	4718      	bx	r3
 8007e72:	5949      	ldr	r1, [r1, r5]
 8007e74:	b941      	cbnz	r1, 8007e88 <_reclaim_reent+0x94>
 8007e76:	3504      	adds	r5, #4
 8007e78:	69e3      	ldr	r3, [r4, #28]
 8007e7a:	2d80      	cmp	r5, #128	; 0x80
 8007e7c:	68d9      	ldr	r1, [r3, #12]
 8007e7e:	d1f8      	bne.n	8007e72 <_reclaim_reent+0x7e>
 8007e80:	4620      	mov	r0, r4
 8007e82:	f000 feff 	bl	8008c84 <_free_r>
 8007e86:	e7c0      	b.n	8007e0a <_reclaim_reent+0x16>
 8007e88:	680e      	ldr	r6, [r1, #0]
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 fefa 	bl	8008c84 <_free_r>
 8007e90:	4631      	mov	r1, r6
 8007e92:	e7ef      	b.n	8007e74 <_reclaim_reent+0x80>
 8007e94:	2500      	movs	r5, #0
 8007e96:	e7ef      	b.n	8007e78 <_reclaim_reent+0x84>
 8007e98:	bd70      	pop	{r4, r5, r6, pc}
 8007e9a:	bf00      	nop
 8007e9c:	2000006c 	.word	0x2000006c

08007ea0 <_lseek_r>:
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4d07      	ldr	r5, [pc, #28]	; (8007ec0 <_lseek_r+0x20>)
 8007ea4:	4604      	mov	r4, r0
 8007ea6:	4608      	mov	r0, r1
 8007ea8:	4611      	mov	r1, r2
 8007eaa:	2200      	movs	r2, #0
 8007eac:	602a      	str	r2, [r5, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f7f9 fc96 	bl	80017e0 <_lseek>
 8007eb4:	1c43      	adds	r3, r0, #1
 8007eb6:	d102      	bne.n	8007ebe <_lseek_r+0x1e>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	b103      	cbz	r3, 8007ebe <_lseek_r+0x1e>
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	20004f54 	.word	0x20004f54

08007ec4 <_read_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	4d07      	ldr	r5, [pc, #28]	; (8007ee4 <_read_r+0x20>)
 8007ec8:	4604      	mov	r4, r0
 8007eca:	4608      	mov	r0, r1
 8007ecc:	4611      	mov	r1, r2
 8007ece:	2200      	movs	r2, #0
 8007ed0:	602a      	str	r2, [r5, #0]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	f7f9 fc24 	bl	8001720 <_read>
 8007ed8:	1c43      	adds	r3, r0, #1
 8007eda:	d102      	bne.n	8007ee2 <_read_r+0x1e>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	b103      	cbz	r3, 8007ee2 <_read_r+0x1e>
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	20004f54 	.word	0x20004f54

08007ee8 <_write_r>:
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	4d07      	ldr	r5, [pc, #28]	; (8007f08 <_write_r+0x20>)
 8007eec:	4604      	mov	r4, r0
 8007eee:	4608      	mov	r0, r1
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	602a      	str	r2, [r5, #0]
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f7f9 fc2f 	bl	800175a <_write>
 8007efc:	1c43      	adds	r3, r0, #1
 8007efe:	d102      	bne.n	8007f06 <_write_r+0x1e>
 8007f00:	682b      	ldr	r3, [r5, #0]
 8007f02:	b103      	cbz	r3, 8007f06 <_write_r+0x1e>
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	bd38      	pop	{r3, r4, r5, pc}
 8007f08:	20004f54 	.word	0x20004f54

08007f0c <__errno>:
 8007f0c:	4b01      	ldr	r3, [pc, #4]	; (8007f14 <__errno+0x8>)
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	2000006c 	.word	0x2000006c

08007f18 <__libc_init_array>:
 8007f18:	b570      	push	{r4, r5, r6, lr}
 8007f1a:	4d0d      	ldr	r5, [pc, #52]	; (8007f50 <__libc_init_array+0x38>)
 8007f1c:	4c0d      	ldr	r4, [pc, #52]	; (8007f54 <__libc_init_array+0x3c>)
 8007f1e:	1b64      	subs	r4, r4, r5
 8007f20:	10a4      	asrs	r4, r4, #2
 8007f22:	2600      	movs	r6, #0
 8007f24:	42a6      	cmp	r6, r4
 8007f26:	d109      	bne.n	8007f3c <__libc_init_array+0x24>
 8007f28:	4d0b      	ldr	r5, [pc, #44]	; (8007f58 <__libc_init_array+0x40>)
 8007f2a:	4c0c      	ldr	r4, [pc, #48]	; (8007f5c <__libc_init_array+0x44>)
 8007f2c:	f003 ffdc 	bl	800bee8 <_init>
 8007f30:	1b64      	subs	r4, r4, r5
 8007f32:	10a4      	asrs	r4, r4, #2
 8007f34:	2600      	movs	r6, #0
 8007f36:	42a6      	cmp	r6, r4
 8007f38:	d105      	bne.n	8007f46 <__libc_init_array+0x2e>
 8007f3a:	bd70      	pop	{r4, r5, r6, pc}
 8007f3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f40:	4798      	blx	r3
 8007f42:	3601      	adds	r6, #1
 8007f44:	e7ee      	b.n	8007f24 <__libc_init_array+0xc>
 8007f46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f4a:	4798      	blx	r3
 8007f4c:	3601      	adds	r6, #1
 8007f4e:	e7f2      	b.n	8007f36 <__libc_init_array+0x1e>
 8007f50:	0800c464 	.word	0x0800c464
 8007f54:	0800c464 	.word	0x0800c464
 8007f58:	0800c464 	.word	0x0800c464
 8007f5c:	0800c468 	.word	0x0800c468

08007f60 <__retarget_lock_acquire_recursive>:
 8007f60:	4770      	bx	lr

08007f62 <__retarget_lock_release_recursive>:
 8007f62:	4770      	bx	lr

08007f64 <memcpy>:
 8007f64:	440a      	add	r2, r1
 8007f66:	4291      	cmp	r1, r2
 8007f68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f6c:	d100      	bne.n	8007f70 <memcpy+0xc>
 8007f6e:	4770      	bx	lr
 8007f70:	b510      	push	{r4, lr}
 8007f72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f7a:	4291      	cmp	r1, r2
 8007f7c:	d1f9      	bne.n	8007f72 <memcpy+0xe>
 8007f7e:	bd10      	pop	{r4, pc}

08007f80 <nanf>:
 8007f80:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007f88 <nanf+0x8>
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	7fc00000 	.word	0x7fc00000

08007f8c <quorem>:
 8007f8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f90:	6903      	ldr	r3, [r0, #16]
 8007f92:	690c      	ldr	r4, [r1, #16]
 8007f94:	42a3      	cmp	r3, r4
 8007f96:	4607      	mov	r7, r0
 8007f98:	db7e      	blt.n	8008098 <quorem+0x10c>
 8007f9a:	3c01      	subs	r4, #1
 8007f9c:	f101 0814 	add.w	r8, r1, #20
 8007fa0:	f100 0514 	add.w	r5, r0, #20
 8007fa4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fa8:	9301      	str	r3, [sp, #4]
 8007faa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fbe:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fc2:	d331      	bcc.n	8008028 <quorem+0x9c>
 8007fc4:	f04f 0e00 	mov.w	lr, #0
 8007fc8:	4640      	mov	r0, r8
 8007fca:	46ac      	mov	ip, r5
 8007fcc:	46f2      	mov	sl, lr
 8007fce:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fd2:	b293      	uxth	r3, r2
 8007fd4:	fb06 e303 	mla	r3, r6, r3, lr
 8007fd8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007fdc:	0c1a      	lsrs	r2, r3, #16
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	ebaa 0303 	sub.w	r3, sl, r3
 8007fe4:	f8dc a000 	ldr.w	sl, [ip]
 8007fe8:	fa13 f38a 	uxtah	r3, r3, sl
 8007fec:	fb06 220e 	mla	r2, r6, lr, r2
 8007ff0:	9300      	str	r3, [sp, #0]
 8007ff2:	9b00      	ldr	r3, [sp, #0]
 8007ff4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ff8:	b292      	uxth	r2, r2
 8007ffa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ffe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008002:	f8bd 3000 	ldrh.w	r3, [sp]
 8008006:	4581      	cmp	r9, r0
 8008008:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800800c:	f84c 3b04 	str.w	r3, [ip], #4
 8008010:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008014:	d2db      	bcs.n	8007fce <quorem+0x42>
 8008016:	f855 300b 	ldr.w	r3, [r5, fp]
 800801a:	b92b      	cbnz	r3, 8008028 <quorem+0x9c>
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	3b04      	subs	r3, #4
 8008020:	429d      	cmp	r5, r3
 8008022:	461a      	mov	r2, r3
 8008024:	d32c      	bcc.n	8008080 <quorem+0xf4>
 8008026:	613c      	str	r4, [r7, #16]
 8008028:	4638      	mov	r0, r7
 800802a:	f001 f9f1 	bl	8009410 <__mcmp>
 800802e:	2800      	cmp	r0, #0
 8008030:	db22      	blt.n	8008078 <quorem+0xec>
 8008032:	3601      	adds	r6, #1
 8008034:	4629      	mov	r1, r5
 8008036:	2000      	movs	r0, #0
 8008038:	f858 2b04 	ldr.w	r2, [r8], #4
 800803c:	f8d1 c000 	ldr.w	ip, [r1]
 8008040:	b293      	uxth	r3, r2
 8008042:	1ac3      	subs	r3, r0, r3
 8008044:	0c12      	lsrs	r2, r2, #16
 8008046:	fa13 f38c 	uxtah	r3, r3, ip
 800804a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800804e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008052:	b29b      	uxth	r3, r3
 8008054:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008058:	45c1      	cmp	r9, r8
 800805a:	f841 3b04 	str.w	r3, [r1], #4
 800805e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008062:	d2e9      	bcs.n	8008038 <quorem+0xac>
 8008064:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008068:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800806c:	b922      	cbnz	r2, 8008078 <quorem+0xec>
 800806e:	3b04      	subs	r3, #4
 8008070:	429d      	cmp	r5, r3
 8008072:	461a      	mov	r2, r3
 8008074:	d30a      	bcc.n	800808c <quorem+0x100>
 8008076:	613c      	str	r4, [r7, #16]
 8008078:	4630      	mov	r0, r6
 800807a:	b003      	add	sp, #12
 800807c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008080:	6812      	ldr	r2, [r2, #0]
 8008082:	3b04      	subs	r3, #4
 8008084:	2a00      	cmp	r2, #0
 8008086:	d1ce      	bne.n	8008026 <quorem+0x9a>
 8008088:	3c01      	subs	r4, #1
 800808a:	e7c9      	b.n	8008020 <quorem+0x94>
 800808c:	6812      	ldr	r2, [r2, #0]
 800808e:	3b04      	subs	r3, #4
 8008090:	2a00      	cmp	r2, #0
 8008092:	d1f0      	bne.n	8008076 <quorem+0xea>
 8008094:	3c01      	subs	r4, #1
 8008096:	e7eb      	b.n	8008070 <quorem+0xe4>
 8008098:	2000      	movs	r0, #0
 800809a:	e7ee      	b.n	800807a <quorem+0xee>
 800809c:	0000      	movs	r0, r0
	...

080080a0 <_dtoa_r>:
 80080a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a4:	ed2d 8b04 	vpush	{d8-d9}
 80080a8:	69c5      	ldr	r5, [r0, #28]
 80080aa:	b093      	sub	sp, #76	; 0x4c
 80080ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80080b0:	ec57 6b10 	vmov	r6, r7, d0
 80080b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80080b8:	9107      	str	r1, [sp, #28]
 80080ba:	4604      	mov	r4, r0
 80080bc:	920a      	str	r2, [sp, #40]	; 0x28
 80080be:	930d      	str	r3, [sp, #52]	; 0x34
 80080c0:	b975      	cbnz	r5, 80080e0 <_dtoa_r+0x40>
 80080c2:	2010      	movs	r0, #16
 80080c4:	f000 fe2a 	bl	8008d1c <malloc>
 80080c8:	4602      	mov	r2, r0
 80080ca:	61e0      	str	r0, [r4, #28]
 80080cc:	b920      	cbnz	r0, 80080d8 <_dtoa_r+0x38>
 80080ce:	4bae      	ldr	r3, [pc, #696]	; (8008388 <_dtoa_r+0x2e8>)
 80080d0:	21ef      	movs	r1, #239	; 0xef
 80080d2:	48ae      	ldr	r0, [pc, #696]	; (800838c <_dtoa_r+0x2ec>)
 80080d4:	f002 fff8 	bl	800b0c8 <__assert_func>
 80080d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80080dc:	6005      	str	r5, [r0, #0]
 80080de:	60c5      	str	r5, [r0, #12]
 80080e0:	69e3      	ldr	r3, [r4, #28]
 80080e2:	6819      	ldr	r1, [r3, #0]
 80080e4:	b151      	cbz	r1, 80080fc <_dtoa_r+0x5c>
 80080e6:	685a      	ldr	r2, [r3, #4]
 80080e8:	604a      	str	r2, [r1, #4]
 80080ea:	2301      	movs	r3, #1
 80080ec:	4093      	lsls	r3, r2
 80080ee:	608b      	str	r3, [r1, #8]
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 ff07 	bl	8008f04 <_Bfree>
 80080f6:	69e3      	ldr	r3, [r4, #28]
 80080f8:	2200      	movs	r2, #0
 80080fa:	601a      	str	r2, [r3, #0]
 80080fc:	1e3b      	subs	r3, r7, #0
 80080fe:	bfbb      	ittet	lt
 8008100:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008104:	9303      	strlt	r3, [sp, #12]
 8008106:	2300      	movge	r3, #0
 8008108:	2201      	movlt	r2, #1
 800810a:	bfac      	ite	ge
 800810c:	f8c8 3000 	strge.w	r3, [r8]
 8008110:	f8c8 2000 	strlt.w	r2, [r8]
 8008114:	4b9e      	ldr	r3, [pc, #632]	; (8008390 <_dtoa_r+0x2f0>)
 8008116:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800811a:	ea33 0308 	bics.w	r3, r3, r8
 800811e:	d11b      	bne.n	8008158 <_dtoa_r+0xb8>
 8008120:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008122:	f242 730f 	movw	r3, #9999	; 0x270f
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800812c:	4333      	orrs	r3, r6
 800812e:	f000 8593 	beq.w	8008c58 <_dtoa_r+0xbb8>
 8008132:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008134:	b963      	cbnz	r3, 8008150 <_dtoa_r+0xb0>
 8008136:	4b97      	ldr	r3, [pc, #604]	; (8008394 <_dtoa_r+0x2f4>)
 8008138:	e027      	b.n	800818a <_dtoa_r+0xea>
 800813a:	4b97      	ldr	r3, [pc, #604]	; (8008398 <_dtoa_r+0x2f8>)
 800813c:	9300      	str	r3, [sp, #0]
 800813e:	3308      	adds	r3, #8
 8008140:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008142:	6013      	str	r3, [r2, #0]
 8008144:	9800      	ldr	r0, [sp, #0]
 8008146:	b013      	add	sp, #76	; 0x4c
 8008148:	ecbd 8b04 	vpop	{d8-d9}
 800814c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008150:	4b90      	ldr	r3, [pc, #576]	; (8008394 <_dtoa_r+0x2f4>)
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	3303      	adds	r3, #3
 8008156:	e7f3      	b.n	8008140 <_dtoa_r+0xa0>
 8008158:	ed9d 7b02 	vldr	d7, [sp, #8]
 800815c:	2200      	movs	r2, #0
 800815e:	ec51 0b17 	vmov	r0, r1, d7
 8008162:	eeb0 8a47 	vmov.f32	s16, s14
 8008166:	eef0 8a67 	vmov.f32	s17, s15
 800816a:	2300      	movs	r3, #0
 800816c:	f7f8 fccc 	bl	8000b08 <__aeabi_dcmpeq>
 8008170:	4681      	mov	r9, r0
 8008172:	b160      	cbz	r0, 800818e <_dtoa_r+0xee>
 8008174:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008176:	2301      	movs	r3, #1
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 8568 	beq.w	8008c52 <_dtoa_r+0xbb2>
 8008182:	4b86      	ldr	r3, [pc, #536]	; (800839c <_dtoa_r+0x2fc>)
 8008184:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	3b01      	subs	r3, #1
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	e7da      	b.n	8008144 <_dtoa_r+0xa4>
 800818e:	aa10      	add	r2, sp, #64	; 0x40
 8008190:	a911      	add	r1, sp, #68	; 0x44
 8008192:	4620      	mov	r0, r4
 8008194:	eeb0 0a48 	vmov.f32	s0, s16
 8008198:	eef0 0a68 	vmov.f32	s1, s17
 800819c:	f001 fa4e 	bl	800963c <__d2b>
 80081a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80081a4:	4682      	mov	sl, r0
 80081a6:	2d00      	cmp	r5, #0
 80081a8:	d07f      	beq.n	80082aa <_dtoa_r+0x20a>
 80081aa:	ee18 3a90 	vmov	r3, s17
 80081ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80081b6:	ec51 0b18 	vmov	r0, r1, d8
 80081ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80081be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80081c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80081c6:	4619      	mov	r1, r3
 80081c8:	2200      	movs	r2, #0
 80081ca:	4b75      	ldr	r3, [pc, #468]	; (80083a0 <_dtoa_r+0x300>)
 80081cc:	f7f8 f87c 	bl	80002c8 <__aeabi_dsub>
 80081d0:	a367      	add	r3, pc, #412	; (adr r3, 8008370 <_dtoa_r+0x2d0>)
 80081d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d6:	f7f8 fa2f 	bl	8000638 <__aeabi_dmul>
 80081da:	a367      	add	r3, pc, #412	; (adr r3, 8008378 <_dtoa_r+0x2d8>)
 80081dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e0:	f7f8 f874 	bl	80002cc <__adddf3>
 80081e4:	4606      	mov	r6, r0
 80081e6:	4628      	mov	r0, r5
 80081e8:	460f      	mov	r7, r1
 80081ea:	f7f8 f9bb 	bl	8000564 <__aeabi_i2d>
 80081ee:	a364      	add	r3, pc, #400	; (adr r3, 8008380 <_dtoa_r+0x2e0>)
 80081f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f4:	f7f8 fa20 	bl	8000638 <__aeabi_dmul>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4630      	mov	r0, r6
 80081fe:	4639      	mov	r1, r7
 8008200:	f7f8 f864 	bl	80002cc <__adddf3>
 8008204:	4606      	mov	r6, r0
 8008206:	460f      	mov	r7, r1
 8008208:	f7f8 fcc6 	bl	8000b98 <__aeabi_d2iz>
 800820c:	2200      	movs	r2, #0
 800820e:	4683      	mov	fp, r0
 8008210:	2300      	movs	r3, #0
 8008212:	4630      	mov	r0, r6
 8008214:	4639      	mov	r1, r7
 8008216:	f7f8 fc81 	bl	8000b1c <__aeabi_dcmplt>
 800821a:	b148      	cbz	r0, 8008230 <_dtoa_r+0x190>
 800821c:	4658      	mov	r0, fp
 800821e:	f7f8 f9a1 	bl	8000564 <__aeabi_i2d>
 8008222:	4632      	mov	r2, r6
 8008224:	463b      	mov	r3, r7
 8008226:	f7f8 fc6f 	bl	8000b08 <__aeabi_dcmpeq>
 800822a:	b908      	cbnz	r0, 8008230 <_dtoa_r+0x190>
 800822c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008230:	f1bb 0f16 	cmp.w	fp, #22
 8008234:	d857      	bhi.n	80082e6 <_dtoa_r+0x246>
 8008236:	4b5b      	ldr	r3, [pc, #364]	; (80083a4 <_dtoa_r+0x304>)
 8008238:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800823c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008240:	ec51 0b18 	vmov	r0, r1, d8
 8008244:	f7f8 fc6a 	bl	8000b1c <__aeabi_dcmplt>
 8008248:	2800      	cmp	r0, #0
 800824a:	d04e      	beq.n	80082ea <_dtoa_r+0x24a>
 800824c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008250:	2300      	movs	r3, #0
 8008252:	930c      	str	r3, [sp, #48]	; 0x30
 8008254:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008256:	1b5b      	subs	r3, r3, r5
 8008258:	1e5a      	subs	r2, r3, #1
 800825a:	bf45      	ittet	mi
 800825c:	f1c3 0301 	rsbmi	r3, r3, #1
 8008260:	9305      	strmi	r3, [sp, #20]
 8008262:	2300      	movpl	r3, #0
 8008264:	2300      	movmi	r3, #0
 8008266:	9206      	str	r2, [sp, #24]
 8008268:	bf54      	ite	pl
 800826a:	9305      	strpl	r3, [sp, #20]
 800826c:	9306      	strmi	r3, [sp, #24]
 800826e:	f1bb 0f00 	cmp.w	fp, #0
 8008272:	db3c      	blt.n	80082ee <_dtoa_r+0x24e>
 8008274:	9b06      	ldr	r3, [sp, #24]
 8008276:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800827a:	445b      	add	r3, fp
 800827c:	9306      	str	r3, [sp, #24]
 800827e:	2300      	movs	r3, #0
 8008280:	9308      	str	r3, [sp, #32]
 8008282:	9b07      	ldr	r3, [sp, #28]
 8008284:	2b09      	cmp	r3, #9
 8008286:	d868      	bhi.n	800835a <_dtoa_r+0x2ba>
 8008288:	2b05      	cmp	r3, #5
 800828a:	bfc4      	itt	gt
 800828c:	3b04      	subgt	r3, #4
 800828e:	9307      	strgt	r3, [sp, #28]
 8008290:	9b07      	ldr	r3, [sp, #28]
 8008292:	f1a3 0302 	sub.w	r3, r3, #2
 8008296:	bfcc      	ite	gt
 8008298:	2500      	movgt	r5, #0
 800829a:	2501      	movle	r5, #1
 800829c:	2b03      	cmp	r3, #3
 800829e:	f200 8085 	bhi.w	80083ac <_dtoa_r+0x30c>
 80082a2:	e8df f003 	tbb	[pc, r3]
 80082a6:	3b2e      	.short	0x3b2e
 80082a8:	5839      	.short	0x5839
 80082aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80082ae:	441d      	add	r5, r3
 80082b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80082b4:	2b20      	cmp	r3, #32
 80082b6:	bfc1      	itttt	gt
 80082b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80082c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80082c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80082c8:	bfd6      	itet	le
 80082ca:	f1c3 0320 	rsble	r3, r3, #32
 80082ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80082d2:	fa06 f003 	lslle.w	r0, r6, r3
 80082d6:	f7f8 f935 	bl	8000544 <__aeabi_ui2d>
 80082da:	2201      	movs	r2, #1
 80082dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80082e0:	3d01      	subs	r5, #1
 80082e2:	920e      	str	r2, [sp, #56]	; 0x38
 80082e4:	e76f      	b.n	80081c6 <_dtoa_r+0x126>
 80082e6:	2301      	movs	r3, #1
 80082e8:	e7b3      	b.n	8008252 <_dtoa_r+0x1b2>
 80082ea:	900c      	str	r0, [sp, #48]	; 0x30
 80082ec:	e7b2      	b.n	8008254 <_dtoa_r+0x1b4>
 80082ee:	9b05      	ldr	r3, [sp, #20]
 80082f0:	eba3 030b 	sub.w	r3, r3, fp
 80082f4:	9305      	str	r3, [sp, #20]
 80082f6:	f1cb 0300 	rsb	r3, fp, #0
 80082fa:	9308      	str	r3, [sp, #32]
 80082fc:	2300      	movs	r3, #0
 80082fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8008300:	e7bf      	b.n	8008282 <_dtoa_r+0x1e2>
 8008302:	2300      	movs	r3, #0
 8008304:	9309      	str	r3, [sp, #36]	; 0x24
 8008306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008308:	2b00      	cmp	r3, #0
 800830a:	dc52      	bgt.n	80083b2 <_dtoa_r+0x312>
 800830c:	2301      	movs	r3, #1
 800830e:	9301      	str	r3, [sp, #4]
 8008310:	9304      	str	r3, [sp, #16]
 8008312:	461a      	mov	r2, r3
 8008314:	920a      	str	r2, [sp, #40]	; 0x28
 8008316:	e00b      	b.n	8008330 <_dtoa_r+0x290>
 8008318:	2301      	movs	r3, #1
 800831a:	e7f3      	b.n	8008304 <_dtoa_r+0x264>
 800831c:	2300      	movs	r3, #0
 800831e:	9309      	str	r3, [sp, #36]	; 0x24
 8008320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008322:	445b      	add	r3, fp
 8008324:	9301      	str	r3, [sp, #4]
 8008326:	3301      	adds	r3, #1
 8008328:	2b01      	cmp	r3, #1
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	bfb8      	it	lt
 800832e:	2301      	movlt	r3, #1
 8008330:	69e0      	ldr	r0, [r4, #28]
 8008332:	2100      	movs	r1, #0
 8008334:	2204      	movs	r2, #4
 8008336:	f102 0614 	add.w	r6, r2, #20
 800833a:	429e      	cmp	r6, r3
 800833c:	d93d      	bls.n	80083ba <_dtoa_r+0x31a>
 800833e:	6041      	str	r1, [r0, #4]
 8008340:	4620      	mov	r0, r4
 8008342:	f000 fd9f 	bl	8008e84 <_Balloc>
 8008346:	9000      	str	r0, [sp, #0]
 8008348:	2800      	cmp	r0, #0
 800834a:	d139      	bne.n	80083c0 <_dtoa_r+0x320>
 800834c:	4b16      	ldr	r3, [pc, #88]	; (80083a8 <_dtoa_r+0x308>)
 800834e:	4602      	mov	r2, r0
 8008350:	f240 11af 	movw	r1, #431	; 0x1af
 8008354:	e6bd      	b.n	80080d2 <_dtoa_r+0x32>
 8008356:	2301      	movs	r3, #1
 8008358:	e7e1      	b.n	800831e <_dtoa_r+0x27e>
 800835a:	2501      	movs	r5, #1
 800835c:	2300      	movs	r3, #0
 800835e:	9307      	str	r3, [sp, #28]
 8008360:	9509      	str	r5, [sp, #36]	; 0x24
 8008362:	f04f 33ff 	mov.w	r3, #4294967295
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	2200      	movs	r2, #0
 800836c:	2312      	movs	r3, #18
 800836e:	e7d1      	b.n	8008314 <_dtoa_r+0x274>
 8008370:	636f4361 	.word	0x636f4361
 8008374:	3fd287a7 	.word	0x3fd287a7
 8008378:	8b60c8b3 	.word	0x8b60c8b3
 800837c:	3fc68a28 	.word	0x3fc68a28
 8008380:	509f79fb 	.word	0x509f79fb
 8008384:	3fd34413 	.word	0x3fd34413
 8008388:	0800c058 	.word	0x0800c058
 800838c:	0800c06f 	.word	0x0800c06f
 8008390:	7ff00000 	.word	0x7ff00000
 8008394:	0800c054 	.word	0x0800c054
 8008398:	0800c04b 	.word	0x0800c04b
 800839c:	0800c3b1 	.word	0x0800c3b1
 80083a0:	3ff80000 	.word	0x3ff80000
 80083a4:	0800c160 	.word	0x0800c160
 80083a8:	0800c0c7 	.word	0x0800c0c7
 80083ac:	2301      	movs	r3, #1
 80083ae:	9309      	str	r3, [sp, #36]	; 0x24
 80083b0:	e7d7      	b.n	8008362 <_dtoa_r+0x2c2>
 80083b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083b4:	9301      	str	r3, [sp, #4]
 80083b6:	9304      	str	r3, [sp, #16]
 80083b8:	e7ba      	b.n	8008330 <_dtoa_r+0x290>
 80083ba:	3101      	adds	r1, #1
 80083bc:	0052      	lsls	r2, r2, #1
 80083be:	e7ba      	b.n	8008336 <_dtoa_r+0x296>
 80083c0:	69e3      	ldr	r3, [r4, #28]
 80083c2:	9a00      	ldr	r2, [sp, #0]
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	9b04      	ldr	r3, [sp, #16]
 80083c8:	2b0e      	cmp	r3, #14
 80083ca:	f200 80a8 	bhi.w	800851e <_dtoa_r+0x47e>
 80083ce:	2d00      	cmp	r5, #0
 80083d0:	f000 80a5 	beq.w	800851e <_dtoa_r+0x47e>
 80083d4:	f1bb 0f00 	cmp.w	fp, #0
 80083d8:	dd38      	ble.n	800844c <_dtoa_r+0x3ac>
 80083da:	4bc0      	ldr	r3, [pc, #768]	; (80086dc <_dtoa_r+0x63c>)
 80083dc:	f00b 020f 	and.w	r2, fp, #15
 80083e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80083e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80083ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80083f0:	d019      	beq.n	8008426 <_dtoa_r+0x386>
 80083f2:	4bbb      	ldr	r3, [pc, #748]	; (80086e0 <_dtoa_r+0x640>)
 80083f4:	ec51 0b18 	vmov	r0, r1, d8
 80083f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083fc:	f7f8 fa46 	bl	800088c <__aeabi_ddiv>
 8008400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008404:	f008 080f 	and.w	r8, r8, #15
 8008408:	2503      	movs	r5, #3
 800840a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80086e0 <_dtoa_r+0x640>
 800840e:	f1b8 0f00 	cmp.w	r8, #0
 8008412:	d10a      	bne.n	800842a <_dtoa_r+0x38a>
 8008414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008418:	4632      	mov	r2, r6
 800841a:	463b      	mov	r3, r7
 800841c:	f7f8 fa36 	bl	800088c <__aeabi_ddiv>
 8008420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008424:	e02b      	b.n	800847e <_dtoa_r+0x3de>
 8008426:	2502      	movs	r5, #2
 8008428:	e7ef      	b.n	800840a <_dtoa_r+0x36a>
 800842a:	f018 0f01 	tst.w	r8, #1
 800842e:	d008      	beq.n	8008442 <_dtoa_r+0x3a2>
 8008430:	4630      	mov	r0, r6
 8008432:	4639      	mov	r1, r7
 8008434:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008438:	f7f8 f8fe 	bl	8000638 <__aeabi_dmul>
 800843c:	3501      	adds	r5, #1
 800843e:	4606      	mov	r6, r0
 8008440:	460f      	mov	r7, r1
 8008442:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008446:	f109 0908 	add.w	r9, r9, #8
 800844a:	e7e0      	b.n	800840e <_dtoa_r+0x36e>
 800844c:	f000 809f 	beq.w	800858e <_dtoa_r+0x4ee>
 8008450:	f1cb 0600 	rsb	r6, fp, #0
 8008454:	4ba1      	ldr	r3, [pc, #644]	; (80086dc <_dtoa_r+0x63c>)
 8008456:	4fa2      	ldr	r7, [pc, #648]	; (80086e0 <_dtoa_r+0x640>)
 8008458:	f006 020f 	and.w	r2, r6, #15
 800845c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	ec51 0b18 	vmov	r0, r1, d8
 8008468:	f7f8 f8e6 	bl	8000638 <__aeabi_dmul>
 800846c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008470:	1136      	asrs	r6, r6, #4
 8008472:	2300      	movs	r3, #0
 8008474:	2502      	movs	r5, #2
 8008476:	2e00      	cmp	r6, #0
 8008478:	d17e      	bne.n	8008578 <_dtoa_r+0x4d8>
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1d0      	bne.n	8008420 <_dtoa_r+0x380>
 800847e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008480:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 8084 	beq.w	8008592 <_dtoa_r+0x4f2>
 800848a:	4b96      	ldr	r3, [pc, #600]	; (80086e4 <_dtoa_r+0x644>)
 800848c:	2200      	movs	r2, #0
 800848e:	4640      	mov	r0, r8
 8008490:	4649      	mov	r1, r9
 8008492:	f7f8 fb43 	bl	8000b1c <__aeabi_dcmplt>
 8008496:	2800      	cmp	r0, #0
 8008498:	d07b      	beq.n	8008592 <_dtoa_r+0x4f2>
 800849a:	9b04      	ldr	r3, [sp, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d078      	beq.n	8008592 <_dtoa_r+0x4f2>
 80084a0:	9b01      	ldr	r3, [sp, #4]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	dd39      	ble.n	800851a <_dtoa_r+0x47a>
 80084a6:	4b90      	ldr	r3, [pc, #576]	; (80086e8 <_dtoa_r+0x648>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	4640      	mov	r0, r8
 80084ac:	4649      	mov	r1, r9
 80084ae:	f7f8 f8c3 	bl	8000638 <__aeabi_dmul>
 80084b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084b6:	9e01      	ldr	r6, [sp, #4]
 80084b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80084bc:	3501      	adds	r5, #1
 80084be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80084c2:	4628      	mov	r0, r5
 80084c4:	f7f8 f84e 	bl	8000564 <__aeabi_i2d>
 80084c8:	4642      	mov	r2, r8
 80084ca:	464b      	mov	r3, r9
 80084cc:	f7f8 f8b4 	bl	8000638 <__aeabi_dmul>
 80084d0:	4b86      	ldr	r3, [pc, #536]	; (80086ec <_dtoa_r+0x64c>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	f7f7 fefa 	bl	80002cc <__adddf3>
 80084d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80084dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084e0:	9303      	str	r3, [sp, #12]
 80084e2:	2e00      	cmp	r6, #0
 80084e4:	d158      	bne.n	8008598 <_dtoa_r+0x4f8>
 80084e6:	4b82      	ldr	r3, [pc, #520]	; (80086f0 <_dtoa_r+0x650>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	4640      	mov	r0, r8
 80084ec:	4649      	mov	r1, r9
 80084ee:	f7f7 feeb 	bl	80002c8 <__aeabi_dsub>
 80084f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084f6:	4680      	mov	r8, r0
 80084f8:	4689      	mov	r9, r1
 80084fa:	f7f8 fb2d 	bl	8000b58 <__aeabi_dcmpgt>
 80084fe:	2800      	cmp	r0, #0
 8008500:	f040 8296 	bne.w	8008a30 <_dtoa_r+0x990>
 8008504:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008508:	4640      	mov	r0, r8
 800850a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800850e:	4649      	mov	r1, r9
 8008510:	f7f8 fb04 	bl	8000b1c <__aeabi_dcmplt>
 8008514:	2800      	cmp	r0, #0
 8008516:	f040 8289 	bne.w	8008a2c <_dtoa_r+0x98c>
 800851a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800851e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008520:	2b00      	cmp	r3, #0
 8008522:	f2c0 814e 	blt.w	80087c2 <_dtoa_r+0x722>
 8008526:	f1bb 0f0e 	cmp.w	fp, #14
 800852a:	f300 814a 	bgt.w	80087c2 <_dtoa_r+0x722>
 800852e:	4b6b      	ldr	r3, [pc, #428]	; (80086dc <_dtoa_r+0x63c>)
 8008530:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008534:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800853a:	2b00      	cmp	r3, #0
 800853c:	f280 80dc 	bge.w	80086f8 <_dtoa_r+0x658>
 8008540:	9b04      	ldr	r3, [sp, #16]
 8008542:	2b00      	cmp	r3, #0
 8008544:	f300 80d8 	bgt.w	80086f8 <_dtoa_r+0x658>
 8008548:	f040 826f 	bne.w	8008a2a <_dtoa_r+0x98a>
 800854c:	4b68      	ldr	r3, [pc, #416]	; (80086f0 <_dtoa_r+0x650>)
 800854e:	2200      	movs	r2, #0
 8008550:	4640      	mov	r0, r8
 8008552:	4649      	mov	r1, r9
 8008554:	f7f8 f870 	bl	8000638 <__aeabi_dmul>
 8008558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800855c:	f7f8 faf2 	bl	8000b44 <__aeabi_dcmpge>
 8008560:	9e04      	ldr	r6, [sp, #16]
 8008562:	4637      	mov	r7, r6
 8008564:	2800      	cmp	r0, #0
 8008566:	f040 8245 	bne.w	80089f4 <_dtoa_r+0x954>
 800856a:	9d00      	ldr	r5, [sp, #0]
 800856c:	2331      	movs	r3, #49	; 0x31
 800856e:	f805 3b01 	strb.w	r3, [r5], #1
 8008572:	f10b 0b01 	add.w	fp, fp, #1
 8008576:	e241      	b.n	80089fc <_dtoa_r+0x95c>
 8008578:	07f2      	lsls	r2, r6, #31
 800857a:	d505      	bpl.n	8008588 <_dtoa_r+0x4e8>
 800857c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008580:	f7f8 f85a 	bl	8000638 <__aeabi_dmul>
 8008584:	3501      	adds	r5, #1
 8008586:	2301      	movs	r3, #1
 8008588:	1076      	asrs	r6, r6, #1
 800858a:	3708      	adds	r7, #8
 800858c:	e773      	b.n	8008476 <_dtoa_r+0x3d6>
 800858e:	2502      	movs	r5, #2
 8008590:	e775      	b.n	800847e <_dtoa_r+0x3de>
 8008592:	9e04      	ldr	r6, [sp, #16]
 8008594:	465f      	mov	r7, fp
 8008596:	e792      	b.n	80084be <_dtoa_r+0x41e>
 8008598:	9900      	ldr	r1, [sp, #0]
 800859a:	4b50      	ldr	r3, [pc, #320]	; (80086dc <_dtoa_r+0x63c>)
 800859c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085a0:	4431      	add	r1, r6
 80085a2:	9102      	str	r1, [sp, #8]
 80085a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085a6:	eeb0 9a47 	vmov.f32	s18, s14
 80085aa:	eef0 9a67 	vmov.f32	s19, s15
 80085ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80085b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085b6:	2900      	cmp	r1, #0
 80085b8:	d044      	beq.n	8008644 <_dtoa_r+0x5a4>
 80085ba:	494e      	ldr	r1, [pc, #312]	; (80086f4 <_dtoa_r+0x654>)
 80085bc:	2000      	movs	r0, #0
 80085be:	f7f8 f965 	bl	800088c <__aeabi_ddiv>
 80085c2:	ec53 2b19 	vmov	r2, r3, d9
 80085c6:	f7f7 fe7f 	bl	80002c8 <__aeabi_dsub>
 80085ca:	9d00      	ldr	r5, [sp, #0]
 80085cc:	ec41 0b19 	vmov	d9, r0, r1
 80085d0:	4649      	mov	r1, r9
 80085d2:	4640      	mov	r0, r8
 80085d4:	f7f8 fae0 	bl	8000b98 <__aeabi_d2iz>
 80085d8:	4606      	mov	r6, r0
 80085da:	f7f7 ffc3 	bl	8000564 <__aeabi_i2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4640      	mov	r0, r8
 80085e4:	4649      	mov	r1, r9
 80085e6:	f7f7 fe6f 	bl	80002c8 <__aeabi_dsub>
 80085ea:	3630      	adds	r6, #48	; 0x30
 80085ec:	f805 6b01 	strb.w	r6, [r5], #1
 80085f0:	ec53 2b19 	vmov	r2, r3, d9
 80085f4:	4680      	mov	r8, r0
 80085f6:	4689      	mov	r9, r1
 80085f8:	f7f8 fa90 	bl	8000b1c <__aeabi_dcmplt>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d164      	bne.n	80086ca <_dtoa_r+0x62a>
 8008600:	4642      	mov	r2, r8
 8008602:	464b      	mov	r3, r9
 8008604:	4937      	ldr	r1, [pc, #220]	; (80086e4 <_dtoa_r+0x644>)
 8008606:	2000      	movs	r0, #0
 8008608:	f7f7 fe5e 	bl	80002c8 <__aeabi_dsub>
 800860c:	ec53 2b19 	vmov	r2, r3, d9
 8008610:	f7f8 fa84 	bl	8000b1c <__aeabi_dcmplt>
 8008614:	2800      	cmp	r0, #0
 8008616:	f040 80b6 	bne.w	8008786 <_dtoa_r+0x6e6>
 800861a:	9b02      	ldr	r3, [sp, #8]
 800861c:	429d      	cmp	r5, r3
 800861e:	f43f af7c 	beq.w	800851a <_dtoa_r+0x47a>
 8008622:	4b31      	ldr	r3, [pc, #196]	; (80086e8 <_dtoa_r+0x648>)
 8008624:	ec51 0b19 	vmov	r0, r1, d9
 8008628:	2200      	movs	r2, #0
 800862a:	f7f8 f805 	bl	8000638 <__aeabi_dmul>
 800862e:	4b2e      	ldr	r3, [pc, #184]	; (80086e8 <_dtoa_r+0x648>)
 8008630:	ec41 0b19 	vmov	d9, r0, r1
 8008634:	2200      	movs	r2, #0
 8008636:	4640      	mov	r0, r8
 8008638:	4649      	mov	r1, r9
 800863a:	f7f7 fffd 	bl	8000638 <__aeabi_dmul>
 800863e:	4680      	mov	r8, r0
 8008640:	4689      	mov	r9, r1
 8008642:	e7c5      	b.n	80085d0 <_dtoa_r+0x530>
 8008644:	ec51 0b17 	vmov	r0, r1, d7
 8008648:	f7f7 fff6 	bl	8000638 <__aeabi_dmul>
 800864c:	9b02      	ldr	r3, [sp, #8]
 800864e:	9d00      	ldr	r5, [sp, #0]
 8008650:	930f      	str	r3, [sp, #60]	; 0x3c
 8008652:	ec41 0b19 	vmov	d9, r0, r1
 8008656:	4649      	mov	r1, r9
 8008658:	4640      	mov	r0, r8
 800865a:	f7f8 fa9d 	bl	8000b98 <__aeabi_d2iz>
 800865e:	4606      	mov	r6, r0
 8008660:	f7f7 ff80 	bl	8000564 <__aeabi_i2d>
 8008664:	3630      	adds	r6, #48	; 0x30
 8008666:	4602      	mov	r2, r0
 8008668:	460b      	mov	r3, r1
 800866a:	4640      	mov	r0, r8
 800866c:	4649      	mov	r1, r9
 800866e:	f7f7 fe2b 	bl	80002c8 <__aeabi_dsub>
 8008672:	f805 6b01 	strb.w	r6, [r5], #1
 8008676:	9b02      	ldr	r3, [sp, #8]
 8008678:	429d      	cmp	r5, r3
 800867a:	4680      	mov	r8, r0
 800867c:	4689      	mov	r9, r1
 800867e:	f04f 0200 	mov.w	r2, #0
 8008682:	d124      	bne.n	80086ce <_dtoa_r+0x62e>
 8008684:	4b1b      	ldr	r3, [pc, #108]	; (80086f4 <_dtoa_r+0x654>)
 8008686:	ec51 0b19 	vmov	r0, r1, d9
 800868a:	f7f7 fe1f 	bl	80002cc <__adddf3>
 800868e:	4602      	mov	r2, r0
 8008690:	460b      	mov	r3, r1
 8008692:	4640      	mov	r0, r8
 8008694:	4649      	mov	r1, r9
 8008696:	f7f8 fa5f 	bl	8000b58 <__aeabi_dcmpgt>
 800869a:	2800      	cmp	r0, #0
 800869c:	d173      	bne.n	8008786 <_dtoa_r+0x6e6>
 800869e:	ec53 2b19 	vmov	r2, r3, d9
 80086a2:	4914      	ldr	r1, [pc, #80]	; (80086f4 <_dtoa_r+0x654>)
 80086a4:	2000      	movs	r0, #0
 80086a6:	f7f7 fe0f 	bl	80002c8 <__aeabi_dsub>
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4640      	mov	r0, r8
 80086b0:	4649      	mov	r1, r9
 80086b2:	f7f8 fa33 	bl	8000b1c <__aeabi_dcmplt>
 80086b6:	2800      	cmp	r0, #0
 80086b8:	f43f af2f 	beq.w	800851a <_dtoa_r+0x47a>
 80086bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80086be:	1e6b      	subs	r3, r5, #1
 80086c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80086c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086c6:	2b30      	cmp	r3, #48	; 0x30
 80086c8:	d0f8      	beq.n	80086bc <_dtoa_r+0x61c>
 80086ca:	46bb      	mov	fp, r7
 80086cc:	e04a      	b.n	8008764 <_dtoa_r+0x6c4>
 80086ce:	4b06      	ldr	r3, [pc, #24]	; (80086e8 <_dtoa_r+0x648>)
 80086d0:	f7f7 ffb2 	bl	8000638 <__aeabi_dmul>
 80086d4:	4680      	mov	r8, r0
 80086d6:	4689      	mov	r9, r1
 80086d8:	e7bd      	b.n	8008656 <_dtoa_r+0x5b6>
 80086da:	bf00      	nop
 80086dc:	0800c160 	.word	0x0800c160
 80086e0:	0800c138 	.word	0x0800c138
 80086e4:	3ff00000 	.word	0x3ff00000
 80086e8:	40240000 	.word	0x40240000
 80086ec:	401c0000 	.word	0x401c0000
 80086f0:	40140000 	.word	0x40140000
 80086f4:	3fe00000 	.word	0x3fe00000
 80086f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80086fc:	9d00      	ldr	r5, [sp, #0]
 80086fe:	4642      	mov	r2, r8
 8008700:	464b      	mov	r3, r9
 8008702:	4630      	mov	r0, r6
 8008704:	4639      	mov	r1, r7
 8008706:	f7f8 f8c1 	bl	800088c <__aeabi_ddiv>
 800870a:	f7f8 fa45 	bl	8000b98 <__aeabi_d2iz>
 800870e:	9001      	str	r0, [sp, #4]
 8008710:	f7f7 ff28 	bl	8000564 <__aeabi_i2d>
 8008714:	4642      	mov	r2, r8
 8008716:	464b      	mov	r3, r9
 8008718:	f7f7 ff8e 	bl	8000638 <__aeabi_dmul>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	4630      	mov	r0, r6
 8008722:	4639      	mov	r1, r7
 8008724:	f7f7 fdd0 	bl	80002c8 <__aeabi_dsub>
 8008728:	9e01      	ldr	r6, [sp, #4]
 800872a:	9f04      	ldr	r7, [sp, #16]
 800872c:	3630      	adds	r6, #48	; 0x30
 800872e:	f805 6b01 	strb.w	r6, [r5], #1
 8008732:	9e00      	ldr	r6, [sp, #0]
 8008734:	1bae      	subs	r6, r5, r6
 8008736:	42b7      	cmp	r7, r6
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	d134      	bne.n	80087a8 <_dtoa_r+0x708>
 800873e:	f7f7 fdc5 	bl	80002cc <__adddf3>
 8008742:	4642      	mov	r2, r8
 8008744:	464b      	mov	r3, r9
 8008746:	4606      	mov	r6, r0
 8008748:	460f      	mov	r7, r1
 800874a:	f7f8 fa05 	bl	8000b58 <__aeabi_dcmpgt>
 800874e:	b9c8      	cbnz	r0, 8008784 <_dtoa_r+0x6e4>
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	4630      	mov	r0, r6
 8008756:	4639      	mov	r1, r7
 8008758:	f7f8 f9d6 	bl	8000b08 <__aeabi_dcmpeq>
 800875c:	b110      	cbz	r0, 8008764 <_dtoa_r+0x6c4>
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	07db      	lsls	r3, r3, #31
 8008762:	d40f      	bmi.n	8008784 <_dtoa_r+0x6e4>
 8008764:	4651      	mov	r1, sl
 8008766:	4620      	mov	r0, r4
 8008768:	f000 fbcc 	bl	8008f04 <_Bfree>
 800876c:	2300      	movs	r3, #0
 800876e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008770:	702b      	strb	r3, [r5, #0]
 8008772:	f10b 0301 	add.w	r3, fp, #1
 8008776:	6013      	str	r3, [r2, #0]
 8008778:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800877a:	2b00      	cmp	r3, #0
 800877c:	f43f ace2 	beq.w	8008144 <_dtoa_r+0xa4>
 8008780:	601d      	str	r5, [r3, #0]
 8008782:	e4df      	b.n	8008144 <_dtoa_r+0xa4>
 8008784:	465f      	mov	r7, fp
 8008786:	462b      	mov	r3, r5
 8008788:	461d      	mov	r5, r3
 800878a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800878e:	2a39      	cmp	r2, #57	; 0x39
 8008790:	d106      	bne.n	80087a0 <_dtoa_r+0x700>
 8008792:	9a00      	ldr	r2, [sp, #0]
 8008794:	429a      	cmp	r2, r3
 8008796:	d1f7      	bne.n	8008788 <_dtoa_r+0x6e8>
 8008798:	9900      	ldr	r1, [sp, #0]
 800879a:	2230      	movs	r2, #48	; 0x30
 800879c:	3701      	adds	r7, #1
 800879e:	700a      	strb	r2, [r1, #0]
 80087a0:	781a      	ldrb	r2, [r3, #0]
 80087a2:	3201      	adds	r2, #1
 80087a4:	701a      	strb	r2, [r3, #0]
 80087a6:	e790      	b.n	80086ca <_dtoa_r+0x62a>
 80087a8:	4ba3      	ldr	r3, [pc, #652]	; (8008a38 <_dtoa_r+0x998>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	f7f7 ff44 	bl	8000638 <__aeabi_dmul>
 80087b0:	2200      	movs	r2, #0
 80087b2:	2300      	movs	r3, #0
 80087b4:	4606      	mov	r6, r0
 80087b6:	460f      	mov	r7, r1
 80087b8:	f7f8 f9a6 	bl	8000b08 <__aeabi_dcmpeq>
 80087bc:	2800      	cmp	r0, #0
 80087be:	d09e      	beq.n	80086fe <_dtoa_r+0x65e>
 80087c0:	e7d0      	b.n	8008764 <_dtoa_r+0x6c4>
 80087c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	f000 80ca 	beq.w	800895e <_dtoa_r+0x8be>
 80087ca:	9a07      	ldr	r2, [sp, #28]
 80087cc:	2a01      	cmp	r2, #1
 80087ce:	f300 80ad 	bgt.w	800892c <_dtoa_r+0x88c>
 80087d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087d4:	2a00      	cmp	r2, #0
 80087d6:	f000 80a5 	beq.w	8008924 <_dtoa_r+0x884>
 80087da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087de:	9e08      	ldr	r6, [sp, #32]
 80087e0:	9d05      	ldr	r5, [sp, #20]
 80087e2:	9a05      	ldr	r2, [sp, #20]
 80087e4:	441a      	add	r2, r3
 80087e6:	9205      	str	r2, [sp, #20]
 80087e8:	9a06      	ldr	r2, [sp, #24]
 80087ea:	2101      	movs	r1, #1
 80087ec:	441a      	add	r2, r3
 80087ee:	4620      	mov	r0, r4
 80087f0:	9206      	str	r2, [sp, #24]
 80087f2:	f000 fc87 	bl	8009104 <__i2b>
 80087f6:	4607      	mov	r7, r0
 80087f8:	b165      	cbz	r5, 8008814 <_dtoa_r+0x774>
 80087fa:	9b06      	ldr	r3, [sp, #24]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dd09      	ble.n	8008814 <_dtoa_r+0x774>
 8008800:	42ab      	cmp	r3, r5
 8008802:	9a05      	ldr	r2, [sp, #20]
 8008804:	bfa8      	it	ge
 8008806:	462b      	movge	r3, r5
 8008808:	1ad2      	subs	r2, r2, r3
 800880a:	9205      	str	r2, [sp, #20]
 800880c:	9a06      	ldr	r2, [sp, #24]
 800880e:	1aed      	subs	r5, r5, r3
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	9306      	str	r3, [sp, #24]
 8008814:	9b08      	ldr	r3, [sp, #32]
 8008816:	b1f3      	cbz	r3, 8008856 <_dtoa_r+0x7b6>
 8008818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 80a3 	beq.w	8008966 <_dtoa_r+0x8c6>
 8008820:	2e00      	cmp	r6, #0
 8008822:	dd10      	ble.n	8008846 <_dtoa_r+0x7a6>
 8008824:	4639      	mov	r1, r7
 8008826:	4632      	mov	r2, r6
 8008828:	4620      	mov	r0, r4
 800882a:	f000 fd2b 	bl	8009284 <__pow5mult>
 800882e:	4652      	mov	r2, sl
 8008830:	4601      	mov	r1, r0
 8008832:	4607      	mov	r7, r0
 8008834:	4620      	mov	r0, r4
 8008836:	f000 fc7b 	bl	8009130 <__multiply>
 800883a:	4651      	mov	r1, sl
 800883c:	4680      	mov	r8, r0
 800883e:	4620      	mov	r0, r4
 8008840:	f000 fb60 	bl	8008f04 <_Bfree>
 8008844:	46c2      	mov	sl, r8
 8008846:	9b08      	ldr	r3, [sp, #32]
 8008848:	1b9a      	subs	r2, r3, r6
 800884a:	d004      	beq.n	8008856 <_dtoa_r+0x7b6>
 800884c:	4651      	mov	r1, sl
 800884e:	4620      	mov	r0, r4
 8008850:	f000 fd18 	bl	8009284 <__pow5mult>
 8008854:	4682      	mov	sl, r0
 8008856:	2101      	movs	r1, #1
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fc53 	bl	8009104 <__i2b>
 800885e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008860:	2b00      	cmp	r3, #0
 8008862:	4606      	mov	r6, r0
 8008864:	f340 8081 	ble.w	800896a <_dtoa_r+0x8ca>
 8008868:	461a      	mov	r2, r3
 800886a:	4601      	mov	r1, r0
 800886c:	4620      	mov	r0, r4
 800886e:	f000 fd09 	bl	8009284 <__pow5mult>
 8008872:	9b07      	ldr	r3, [sp, #28]
 8008874:	2b01      	cmp	r3, #1
 8008876:	4606      	mov	r6, r0
 8008878:	dd7a      	ble.n	8008970 <_dtoa_r+0x8d0>
 800887a:	f04f 0800 	mov.w	r8, #0
 800887e:	6933      	ldr	r3, [r6, #16]
 8008880:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008884:	6918      	ldr	r0, [r3, #16]
 8008886:	f000 fbef 	bl	8009068 <__hi0bits>
 800888a:	f1c0 0020 	rsb	r0, r0, #32
 800888e:	9b06      	ldr	r3, [sp, #24]
 8008890:	4418      	add	r0, r3
 8008892:	f010 001f 	ands.w	r0, r0, #31
 8008896:	f000 8094 	beq.w	80089c2 <_dtoa_r+0x922>
 800889a:	f1c0 0320 	rsb	r3, r0, #32
 800889e:	2b04      	cmp	r3, #4
 80088a0:	f340 8085 	ble.w	80089ae <_dtoa_r+0x90e>
 80088a4:	9b05      	ldr	r3, [sp, #20]
 80088a6:	f1c0 001c 	rsb	r0, r0, #28
 80088aa:	4403      	add	r3, r0
 80088ac:	9305      	str	r3, [sp, #20]
 80088ae:	9b06      	ldr	r3, [sp, #24]
 80088b0:	4403      	add	r3, r0
 80088b2:	4405      	add	r5, r0
 80088b4:	9306      	str	r3, [sp, #24]
 80088b6:	9b05      	ldr	r3, [sp, #20]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	dd05      	ble.n	80088c8 <_dtoa_r+0x828>
 80088bc:	4651      	mov	r1, sl
 80088be:	461a      	mov	r2, r3
 80088c0:	4620      	mov	r0, r4
 80088c2:	f000 fd39 	bl	8009338 <__lshift>
 80088c6:	4682      	mov	sl, r0
 80088c8:	9b06      	ldr	r3, [sp, #24]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	dd05      	ble.n	80088da <_dtoa_r+0x83a>
 80088ce:	4631      	mov	r1, r6
 80088d0:	461a      	mov	r2, r3
 80088d2:	4620      	mov	r0, r4
 80088d4:	f000 fd30 	bl	8009338 <__lshift>
 80088d8:	4606      	mov	r6, r0
 80088da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d072      	beq.n	80089c6 <_dtoa_r+0x926>
 80088e0:	4631      	mov	r1, r6
 80088e2:	4650      	mov	r0, sl
 80088e4:	f000 fd94 	bl	8009410 <__mcmp>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	da6c      	bge.n	80089c6 <_dtoa_r+0x926>
 80088ec:	2300      	movs	r3, #0
 80088ee:	4651      	mov	r1, sl
 80088f0:	220a      	movs	r2, #10
 80088f2:	4620      	mov	r0, r4
 80088f4:	f000 fb28 	bl	8008f48 <__multadd>
 80088f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088fe:	4682      	mov	sl, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 81b0 	beq.w	8008c66 <_dtoa_r+0xbc6>
 8008906:	2300      	movs	r3, #0
 8008908:	4639      	mov	r1, r7
 800890a:	220a      	movs	r2, #10
 800890c:	4620      	mov	r0, r4
 800890e:	f000 fb1b 	bl	8008f48 <__multadd>
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	2b00      	cmp	r3, #0
 8008916:	4607      	mov	r7, r0
 8008918:	f300 8096 	bgt.w	8008a48 <_dtoa_r+0x9a8>
 800891c:	9b07      	ldr	r3, [sp, #28]
 800891e:	2b02      	cmp	r3, #2
 8008920:	dc59      	bgt.n	80089d6 <_dtoa_r+0x936>
 8008922:	e091      	b.n	8008a48 <_dtoa_r+0x9a8>
 8008924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008926:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800892a:	e758      	b.n	80087de <_dtoa_r+0x73e>
 800892c:	9b04      	ldr	r3, [sp, #16]
 800892e:	1e5e      	subs	r6, r3, #1
 8008930:	9b08      	ldr	r3, [sp, #32]
 8008932:	42b3      	cmp	r3, r6
 8008934:	bfbf      	itttt	lt
 8008936:	9b08      	ldrlt	r3, [sp, #32]
 8008938:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800893a:	9608      	strlt	r6, [sp, #32]
 800893c:	1af3      	sublt	r3, r6, r3
 800893e:	bfb4      	ite	lt
 8008940:	18d2      	addlt	r2, r2, r3
 8008942:	1b9e      	subge	r6, r3, r6
 8008944:	9b04      	ldr	r3, [sp, #16]
 8008946:	bfbc      	itt	lt
 8008948:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800894a:	2600      	movlt	r6, #0
 800894c:	2b00      	cmp	r3, #0
 800894e:	bfb7      	itett	lt
 8008950:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008954:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008958:	1a9d      	sublt	r5, r3, r2
 800895a:	2300      	movlt	r3, #0
 800895c:	e741      	b.n	80087e2 <_dtoa_r+0x742>
 800895e:	9e08      	ldr	r6, [sp, #32]
 8008960:	9d05      	ldr	r5, [sp, #20]
 8008962:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008964:	e748      	b.n	80087f8 <_dtoa_r+0x758>
 8008966:	9a08      	ldr	r2, [sp, #32]
 8008968:	e770      	b.n	800884c <_dtoa_r+0x7ac>
 800896a:	9b07      	ldr	r3, [sp, #28]
 800896c:	2b01      	cmp	r3, #1
 800896e:	dc19      	bgt.n	80089a4 <_dtoa_r+0x904>
 8008970:	9b02      	ldr	r3, [sp, #8]
 8008972:	b9bb      	cbnz	r3, 80089a4 <_dtoa_r+0x904>
 8008974:	9b03      	ldr	r3, [sp, #12]
 8008976:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800897a:	b99b      	cbnz	r3, 80089a4 <_dtoa_r+0x904>
 800897c:	9b03      	ldr	r3, [sp, #12]
 800897e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008982:	0d1b      	lsrs	r3, r3, #20
 8008984:	051b      	lsls	r3, r3, #20
 8008986:	b183      	cbz	r3, 80089aa <_dtoa_r+0x90a>
 8008988:	9b05      	ldr	r3, [sp, #20]
 800898a:	3301      	adds	r3, #1
 800898c:	9305      	str	r3, [sp, #20]
 800898e:	9b06      	ldr	r3, [sp, #24]
 8008990:	3301      	adds	r3, #1
 8008992:	9306      	str	r3, [sp, #24]
 8008994:	f04f 0801 	mov.w	r8, #1
 8008998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800899a:	2b00      	cmp	r3, #0
 800899c:	f47f af6f 	bne.w	800887e <_dtoa_r+0x7de>
 80089a0:	2001      	movs	r0, #1
 80089a2:	e774      	b.n	800888e <_dtoa_r+0x7ee>
 80089a4:	f04f 0800 	mov.w	r8, #0
 80089a8:	e7f6      	b.n	8008998 <_dtoa_r+0x8f8>
 80089aa:	4698      	mov	r8, r3
 80089ac:	e7f4      	b.n	8008998 <_dtoa_r+0x8f8>
 80089ae:	d082      	beq.n	80088b6 <_dtoa_r+0x816>
 80089b0:	9a05      	ldr	r2, [sp, #20]
 80089b2:	331c      	adds	r3, #28
 80089b4:	441a      	add	r2, r3
 80089b6:	9205      	str	r2, [sp, #20]
 80089b8:	9a06      	ldr	r2, [sp, #24]
 80089ba:	441a      	add	r2, r3
 80089bc:	441d      	add	r5, r3
 80089be:	9206      	str	r2, [sp, #24]
 80089c0:	e779      	b.n	80088b6 <_dtoa_r+0x816>
 80089c2:	4603      	mov	r3, r0
 80089c4:	e7f4      	b.n	80089b0 <_dtoa_r+0x910>
 80089c6:	9b04      	ldr	r3, [sp, #16]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	dc37      	bgt.n	8008a3c <_dtoa_r+0x99c>
 80089cc:	9b07      	ldr	r3, [sp, #28]
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	dd34      	ble.n	8008a3c <_dtoa_r+0x99c>
 80089d2:	9b04      	ldr	r3, [sp, #16]
 80089d4:	9301      	str	r3, [sp, #4]
 80089d6:	9b01      	ldr	r3, [sp, #4]
 80089d8:	b963      	cbnz	r3, 80089f4 <_dtoa_r+0x954>
 80089da:	4631      	mov	r1, r6
 80089dc:	2205      	movs	r2, #5
 80089de:	4620      	mov	r0, r4
 80089e0:	f000 fab2 	bl	8008f48 <__multadd>
 80089e4:	4601      	mov	r1, r0
 80089e6:	4606      	mov	r6, r0
 80089e8:	4650      	mov	r0, sl
 80089ea:	f000 fd11 	bl	8009410 <__mcmp>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	f73f adbb 	bgt.w	800856a <_dtoa_r+0x4ca>
 80089f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f6:	9d00      	ldr	r5, [sp, #0]
 80089f8:	ea6f 0b03 	mvn.w	fp, r3
 80089fc:	f04f 0800 	mov.w	r8, #0
 8008a00:	4631      	mov	r1, r6
 8008a02:	4620      	mov	r0, r4
 8008a04:	f000 fa7e 	bl	8008f04 <_Bfree>
 8008a08:	2f00      	cmp	r7, #0
 8008a0a:	f43f aeab 	beq.w	8008764 <_dtoa_r+0x6c4>
 8008a0e:	f1b8 0f00 	cmp.w	r8, #0
 8008a12:	d005      	beq.n	8008a20 <_dtoa_r+0x980>
 8008a14:	45b8      	cmp	r8, r7
 8008a16:	d003      	beq.n	8008a20 <_dtoa_r+0x980>
 8008a18:	4641      	mov	r1, r8
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f000 fa72 	bl	8008f04 <_Bfree>
 8008a20:	4639      	mov	r1, r7
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 fa6e 	bl	8008f04 <_Bfree>
 8008a28:	e69c      	b.n	8008764 <_dtoa_r+0x6c4>
 8008a2a:	2600      	movs	r6, #0
 8008a2c:	4637      	mov	r7, r6
 8008a2e:	e7e1      	b.n	80089f4 <_dtoa_r+0x954>
 8008a30:	46bb      	mov	fp, r7
 8008a32:	4637      	mov	r7, r6
 8008a34:	e599      	b.n	800856a <_dtoa_r+0x4ca>
 8008a36:	bf00      	nop
 8008a38:	40240000 	.word	0x40240000
 8008a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 80c8 	beq.w	8008bd4 <_dtoa_r+0xb34>
 8008a44:	9b04      	ldr	r3, [sp, #16]
 8008a46:	9301      	str	r3, [sp, #4]
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	dd05      	ble.n	8008a58 <_dtoa_r+0x9b8>
 8008a4c:	4639      	mov	r1, r7
 8008a4e:	462a      	mov	r2, r5
 8008a50:	4620      	mov	r0, r4
 8008a52:	f000 fc71 	bl	8009338 <__lshift>
 8008a56:	4607      	mov	r7, r0
 8008a58:	f1b8 0f00 	cmp.w	r8, #0
 8008a5c:	d05b      	beq.n	8008b16 <_dtoa_r+0xa76>
 8008a5e:	6879      	ldr	r1, [r7, #4]
 8008a60:	4620      	mov	r0, r4
 8008a62:	f000 fa0f 	bl	8008e84 <_Balloc>
 8008a66:	4605      	mov	r5, r0
 8008a68:	b928      	cbnz	r0, 8008a76 <_dtoa_r+0x9d6>
 8008a6a:	4b83      	ldr	r3, [pc, #524]	; (8008c78 <_dtoa_r+0xbd8>)
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008a72:	f7ff bb2e 	b.w	80080d2 <_dtoa_r+0x32>
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	3202      	adds	r2, #2
 8008a7a:	0092      	lsls	r2, r2, #2
 8008a7c:	f107 010c 	add.w	r1, r7, #12
 8008a80:	300c      	adds	r0, #12
 8008a82:	f7ff fa6f 	bl	8007f64 <memcpy>
 8008a86:	2201      	movs	r2, #1
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f000 fc54 	bl	8009338 <__lshift>
 8008a90:	9b00      	ldr	r3, [sp, #0]
 8008a92:	3301      	adds	r3, #1
 8008a94:	9304      	str	r3, [sp, #16]
 8008a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a9a:	4413      	add	r3, r2
 8008a9c:	9308      	str	r3, [sp, #32]
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	f003 0301 	and.w	r3, r3, #1
 8008aa4:	46b8      	mov	r8, r7
 8008aa6:	9306      	str	r3, [sp, #24]
 8008aa8:	4607      	mov	r7, r0
 8008aaa:	9b04      	ldr	r3, [sp, #16]
 8008aac:	4631      	mov	r1, r6
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	4650      	mov	r0, sl
 8008ab2:	9301      	str	r3, [sp, #4]
 8008ab4:	f7ff fa6a 	bl	8007f8c <quorem>
 8008ab8:	4641      	mov	r1, r8
 8008aba:	9002      	str	r0, [sp, #8]
 8008abc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008ac0:	4650      	mov	r0, sl
 8008ac2:	f000 fca5 	bl	8009410 <__mcmp>
 8008ac6:	463a      	mov	r2, r7
 8008ac8:	9005      	str	r0, [sp, #20]
 8008aca:	4631      	mov	r1, r6
 8008acc:	4620      	mov	r0, r4
 8008ace:	f000 fcbb 	bl	8009448 <__mdiff>
 8008ad2:	68c2      	ldr	r2, [r0, #12]
 8008ad4:	4605      	mov	r5, r0
 8008ad6:	bb02      	cbnz	r2, 8008b1a <_dtoa_r+0xa7a>
 8008ad8:	4601      	mov	r1, r0
 8008ada:	4650      	mov	r0, sl
 8008adc:	f000 fc98 	bl	8009410 <__mcmp>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	9209      	str	r2, [sp, #36]	; 0x24
 8008ae8:	f000 fa0c 	bl	8008f04 <_Bfree>
 8008aec:	9b07      	ldr	r3, [sp, #28]
 8008aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008af0:	9d04      	ldr	r5, [sp, #16]
 8008af2:	ea43 0102 	orr.w	r1, r3, r2
 8008af6:	9b06      	ldr	r3, [sp, #24]
 8008af8:	4319      	orrs	r1, r3
 8008afa:	d110      	bne.n	8008b1e <_dtoa_r+0xa7e>
 8008afc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008b00:	d029      	beq.n	8008b56 <_dtoa_r+0xab6>
 8008b02:	9b05      	ldr	r3, [sp, #20]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dd02      	ble.n	8008b0e <_dtoa_r+0xa6e>
 8008b08:	9b02      	ldr	r3, [sp, #8]
 8008b0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008b0e:	9b01      	ldr	r3, [sp, #4]
 8008b10:	f883 9000 	strb.w	r9, [r3]
 8008b14:	e774      	b.n	8008a00 <_dtoa_r+0x960>
 8008b16:	4638      	mov	r0, r7
 8008b18:	e7ba      	b.n	8008a90 <_dtoa_r+0x9f0>
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	e7e1      	b.n	8008ae2 <_dtoa_r+0xa42>
 8008b1e:	9b05      	ldr	r3, [sp, #20]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	db04      	blt.n	8008b2e <_dtoa_r+0xa8e>
 8008b24:	9907      	ldr	r1, [sp, #28]
 8008b26:	430b      	orrs	r3, r1
 8008b28:	9906      	ldr	r1, [sp, #24]
 8008b2a:	430b      	orrs	r3, r1
 8008b2c:	d120      	bne.n	8008b70 <_dtoa_r+0xad0>
 8008b2e:	2a00      	cmp	r2, #0
 8008b30:	dded      	ble.n	8008b0e <_dtoa_r+0xa6e>
 8008b32:	4651      	mov	r1, sl
 8008b34:	2201      	movs	r2, #1
 8008b36:	4620      	mov	r0, r4
 8008b38:	f000 fbfe 	bl	8009338 <__lshift>
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	4682      	mov	sl, r0
 8008b40:	f000 fc66 	bl	8009410 <__mcmp>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	dc03      	bgt.n	8008b50 <_dtoa_r+0xab0>
 8008b48:	d1e1      	bne.n	8008b0e <_dtoa_r+0xa6e>
 8008b4a:	f019 0f01 	tst.w	r9, #1
 8008b4e:	d0de      	beq.n	8008b0e <_dtoa_r+0xa6e>
 8008b50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008b54:	d1d8      	bne.n	8008b08 <_dtoa_r+0xa68>
 8008b56:	9a01      	ldr	r2, [sp, #4]
 8008b58:	2339      	movs	r3, #57	; 0x39
 8008b5a:	7013      	strb	r3, [r2, #0]
 8008b5c:	462b      	mov	r3, r5
 8008b5e:	461d      	mov	r5, r3
 8008b60:	3b01      	subs	r3, #1
 8008b62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008b66:	2a39      	cmp	r2, #57	; 0x39
 8008b68:	d06c      	beq.n	8008c44 <_dtoa_r+0xba4>
 8008b6a:	3201      	adds	r2, #1
 8008b6c:	701a      	strb	r2, [r3, #0]
 8008b6e:	e747      	b.n	8008a00 <_dtoa_r+0x960>
 8008b70:	2a00      	cmp	r2, #0
 8008b72:	dd07      	ble.n	8008b84 <_dtoa_r+0xae4>
 8008b74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008b78:	d0ed      	beq.n	8008b56 <_dtoa_r+0xab6>
 8008b7a:	9a01      	ldr	r2, [sp, #4]
 8008b7c:	f109 0301 	add.w	r3, r9, #1
 8008b80:	7013      	strb	r3, [r2, #0]
 8008b82:	e73d      	b.n	8008a00 <_dtoa_r+0x960>
 8008b84:	9b04      	ldr	r3, [sp, #16]
 8008b86:	9a08      	ldr	r2, [sp, #32]
 8008b88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d043      	beq.n	8008c18 <_dtoa_r+0xb78>
 8008b90:	4651      	mov	r1, sl
 8008b92:	2300      	movs	r3, #0
 8008b94:	220a      	movs	r2, #10
 8008b96:	4620      	mov	r0, r4
 8008b98:	f000 f9d6 	bl	8008f48 <__multadd>
 8008b9c:	45b8      	cmp	r8, r7
 8008b9e:	4682      	mov	sl, r0
 8008ba0:	f04f 0300 	mov.w	r3, #0
 8008ba4:	f04f 020a 	mov.w	r2, #10
 8008ba8:	4641      	mov	r1, r8
 8008baa:	4620      	mov	r0, r4
 8008bac:	d107      	bne.n	8008bbe <_dtoa_r+0xb1e>
 8008bae:	f000 f9cb 	bl	8008f48 <__multadd>
 8008bb2:	4680      	mov	r8, r0
 8008bb4:	4607      	mov	r7, r0
 8008bb6:	9b04      	ldr	r3, [sp, #16]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	9304      	str	r3, [sp, #16]
 8008bbc:	e775      	b.n	8008aaa <_dtoa_r+0xa0a>
 8008bbe:	f000 f9c3 	bl	8008f48 <__multadd>
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	220a      	movs	r2, #10
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f000 f9bc 	bl	8008f48 <__multadd>
 8008bd0:	4607      	mov	r7, r0
 8008bd2:	e7f0      	b.n	8008bb6 <_dtoa_r+0xb16>
 8008bd4:	9b04      	ldr	r3, [sp, #16]
 8008bd6:	9301      	str	r3, [sp, #4]
 8008bd8:	9d00      	ldr	r5, [sp, #0]
 8008bda:	4631      	mov	r1, r6
 8008bdc:	4650      	mov	r0, sl
 8008bde:	f7ff f9d5 	bl	8007f8c <quorem>
 8008be2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008be6:	9b00      	ldr	r3, [sp, #0]
 8008be8:	f805 9b01 	strb.w	r9, [r5], #1
 8008bec:	1aea      	subs	r2, r5, r3
 8008bee:	9b01      	ldr	r3, [sp, #4]
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	dd07      	ble.n	8008c04 <_dtoa_r+0xb64>
 8008bf4:	4651      	mov	r1, sl
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	220a      	movs	r2, #10
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	f000 f9a4 	bl	8008f48 <__multadd>
 8008c00:	4682      	mov	sl, r0
 8008c02:	e7ea      	b.n	8008bda <_dtoa_r+0xb3a>
 8008c04:	9b01      	ldr	r3, [sp, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	bfc8      	it	gt
 8008c0a:	461d      	movgt	r5, r3
 8008c0c:	9b00      	ldr	r3, [sp, #0]
 8008c0e:	bfd8      	it	le
 8008c10:	2501      	movle	r5, #1
 8008c12:	441d      	add	r5, r3
 8008c14:	f04f 0800 	mov.w	r8, #0
 8008c18:	4651      	mov	r1, sl
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 fb8b 	bl	8009338 <__lshift>
 8008c22:	4631      	mov	r1, r6
 8008c24:	4682      	mov	sl, r0
 8008c26:	f000 fbf3 	bl	8009410 <__mcmp>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	dc96      	bgt.n	8008b5c <_dtoa_r+0xabc>
 8008c2e:	d102      	bne.n	8008c36 <_dtoa_r+0xb96>
 8008c30:	f019 0f01 	tst.w	r9, #1
 8008c34:	d192      	bne.n	8008b5c <_dtoa_r+0xabc>
 8008c36:	462b      	mov	r3, r5
 8008c38:	461d      	mov	r5, r3
 8008c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c3e:	2a30      	cmp	r2, #48	; 0x30
 8008c40:	d0fa      	beq.n	8008c38 <_dtoa_r+0xb98>
 8008c42:	e6dd      	b.n	8008a00 <_dtoa_r+0x960>
 8008c44:	9a00      	ldr	r2, [sp, #0]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d189      	bne.n	8008b5e <_dtoa_r+0xabe>
 8008c4a:	f10b 0b01 	add.w	fp, fp, #1
 8008c4e:	2331      	movs	r3, #49	; 0x31
 8008c50:	e796      	b.n	8008b80 <_dtoa_r+0xae0>
 8008c52:	4b0a      	ldr	r3, [pc, #40]	; (8008c7c <_dtoa_r+0xbdc>)
 8008c54:	f7ff ba99 	b.w	800818a <_dtoa_r+0xea>
 8008c58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	f47f aa6d 	bne.w	800813a <_dtoa_r+0x9a>
 8008c60:	4b07      	ldr	r3, [pc, #28]	; (8008c80 <_dtoa_r+0xbe0>)
 8008c62:	f7ff ba92 	b.w	800818a <_dtoa_r+0xea>
 8008c66:	9b01      	ldr	r3, [sp, #4]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	dcb5      	bgt.n	8008bd8 <_dtoa_r+0xb38>
 8008c6c:	9b07      	ldr	r3, [sp, #28]
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	f73f aeb1 	bgt.w	80089d6 <_dtoa_r+0x936>
 8008c74:	e7b0      	b.n	8008bd8 <_dtoa_r+0xb38>
 8008c76:	bf00      	nop
 8008c78:	0800c0c7 	.word	0x0800c0c7
 8008c7c:	0800c3b0 	.word	0x0800c3b0
 8008c80:	0800c04b 	.word	0x0800c04b

08008c84 <_free_r>:
 8008c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c86:	2900      	cmp	r1, #0
 8008c88:	d044      	beq.n	8008d14 <_free_r+0x90>
 8008c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8e:	9001      	str	r0, [sp, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f1a1 0404 	sub.w	r4, r1, #4
 8008c96:	bfb8      	it	lt
 8008c98:	18e4      	addlt	r4, r4, r3
 8008c9a:	f000 f8e7 	bl	8008e6c <__malloc_lock>
 8008c9e:	4a1e      	ldr	r2, [pc, #120]	; (8008d18 <_free_r+0x94>)
 8008ca0:	9801      	ldr	r0, [sp, #4]
 8008ca2:	6813      	ldr	r3, [r2, #0]
 8008ca4:	b933      	cbnz	r3, 8008cb4 <_free_r+0x30>
 8008ca6:	6063      	str	r3, [r4, #4]
 8008ca8:	6014      	str	r4, [r2, #0]
 8008caa:	b003      	add	sp, #12
 8008cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cb0:	f000 b8e2 	b.w	8008e78 <__malloc_unlock>
 8008cb4:	42a3      	cmp	r3, r4
 8008cb6:	d908      	bls.n	8008cca <_free_r+0x46>
 8008cb8:	6825      	ldr	r5, [r4, #0]
 8008cba:	1961      	adds	r1, r4, r5
 8008cbc:	428b      	cmp	r3, r1
 8008cbe:	bf01      	itttt	eq
 8008cc0:	6819      	ldreq	r1, [r3, #0]
 8008cc2:	685b      	ldreq	r3, [r3, #4]
 8008cc4:	1949      	addeq	r1, r1, r5
 8008cc6:	6021      	streq	r1, [r4, #0]
 8008cc8:	e7ed      	b.n	8008ca6 <_free_r+0x22>
 8008cca:	461a      	mov	r2, r3
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	b10b      	cbz	r3, 8008cd4 <_free_r+0x50>
 8008cd0:	42a3      	cmp	r3, r4
 8008cd2:	d9fa      	bls.n	8008cca <_free_r+0x46>
 8008cd4:	6811      	ldr	r1, [r2, #0]
 8008cd6:	1855      	adds	r5, r2, r1
 8008cd8:	42a5      	cmp	r5, r4
 8008cda:	d10b      	bne.n	8008cf4 <_free_r+0x70>
 8008cdc:	6824      	ldr	r4, [r4, #0]
 8008cde:	4421      	add	r1, r4
 8008ce0:	1854      	adds	r4, r2, r1
 8008ce2:	42a3      	cmp	r3, r4
 8008ce4:	6011      	str	r1, [r2, #0]
 8008ce6:	d1e0      	bne.n	8008caa <_free_r+0x26>
 8008ce8:	681c      	ldr	r4, [r3, #0]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	6053      	str	r3, [r2, #4]
 8008cee:	440c      	add	r4, r1
 8008cf0:	6014      	str	r4, [r2, #0]
 8008cf2:	e7da      	b.n	8008caa <_free_r+0x26>
 8008cf4:	d902      	bls.n	8008cfc <_free_r+0x78>
 8008cf6:	230c      	movs	r3, #12
 8008cf8:	6003      	str	r3, [r0, #0]
 8008cfa:	e7d6      	b.n	8008caa <_free_r+0x26>
 8008cfc:	6825      	ldr	r5, [r4, #0]
 8008cfe:	1961      	adds	r1, r4, r5
 8008d00:	428b      	cmp	r3, r1
 8008d02:	bf04      	itt	eq
 8008d04:	6819      	ldreq	r1, [r3, #0]
 8008d06:	685b      	ldreq	r3, [r3, #4]
 8008d08:	6063      	str	r3, [r4, #4]
 8008d0a:	bf04      	itt	eq
 8008d0c:	1949      	addeq	r1, r1, r5
 8008d0e:	6021      	streq	r1, [r4, #0]
 8008d10:	6054      	str	r4, [r2, #4]
 8008d12:	e7ca      	b.n	8008caa <_free_r+0x26>
 8008d14:	b003      	add	sp, #12
 8008d16:	bd30      	pop	{r4, r5, pc}
 8008d18:	20004f5c 	.word	0x20004f5c

08008d1c <malloc>:
 8008d1c:	4b02      	ldr	r3, [pc, #8]	; (8008d28 <malloc+0xc>)
 8008d1e:	4601      	mov	r1, r0
 8008d20:	6818      	ldr	r0, [r3, #0]
 8008d22:	f000 b823 	b.w	8008d6c <_malloc_r>
 8008d26:	bf00      	nop
 8008d28:	2000006c 	.word	0x2000006c

08008d2c <sbrk_aligned>:
 8008d2c:	b570      	push	{r4, r5, r6, lr}
 8008d2e:	4e0e      	ldr	r6, [pc, #56]	; (8008d68 <sbrk_aligned+0x3c>)
 8008d30:	460c      	mov	r4, r1
 8008d32:	6831      	ldr	r1, [r6, #0]
 8008d34:	4605      	mov	r5, r0
 8008d36:	b911      	cbnz	r1, 8008d3e <sbrk_aligned+0x12>
 8008d38:	f002 f9ae 	bl	800b098 <_sbrk_r>
 8008d3c:	6030      	str	r0, [r6, #0]
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4628      	mov	r0, r5
 8008d42:	f002 f9a9 	bl	800b098 <_sbrk_r>
 8008d46:	1c43      	adds	r3, r0, #1
 8008d48:	d00a      	beq.n	8008d60 <sbrk_aligned+0x34>
 8008d4a:	1cc4      	adds	r4, r0, #3
 8008d4c:	f024 0403 	bic.w	r4, r4, #3
 8008d50:	42a0      	cmp	r0, r4
 8008d52:	d007      	beq.n	8008d64 <sbrk_aligned+0x38>
 8008d54:	1a21      	subs	r1, r4, r0
 8008d56:	4628      	mov	r0, r5
 8008d58:	f002 f99e 	bl	800b098 <_sbrk_r>
 8008d5c:	3001      	adds	r0, #1
 8008d5e:	d101      	bne.n	8008d64 <sbrk_aligned+0x38>
 8008d60:	f04f 34ff 	mov.w	r4, #4294967295
 8008d64:	4620      	mov	r0, r4
 8008d66:	bd70      	pop	{r4, r5, r6, pc}
 8008d68:	20004f60 	.word	0x20004f60

08008d6c <_malloc_r>:
 8008d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d70:	1ccd      	adds	r5, r1, #3
 8008d72:	f025 0503 	bic.w	r5, r5, #3
 8008d76:	3508      	adds	r5, #8
 8008d78:	2d0c      	cmp	r5, #12
 8008d7a:	bf38      	it	cc
 8008d7c:	250c      	movcc	r5, #12
 8008d7e:	2d00      	cmp	r5, #0
 8008d80:	4607      	mov	r7, r0
 8008d82:	db01      	blt.n	8008d88 <_malloc_r+0x1c>
 8008d84:	42a9      	cmp	r1, r5
 8008d86:	d905      	bls.n	8008d94 <_malloc_r+0x28>
 8008d88:	230c      	movs	r3, #12
 8008d8a:	603b      	str	r3, [r7, #0]
 8008d8c:	2600      	movs	r6, #0
 8008d8e:	4630      	mov	r0, r6
 8008d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008e68 <_malloc_r+0xfc>
 8008d98:	f000 f868 	bl	8008e6c <__malloc_lock>
 8008d9c:	f8d8 3000 	ldr.w	r3, [r8]
 8008da0:	461c      	mov	r4, r3
 8008da2:	bb5c      	cbnz	r4, 8008dfc <_malloc_r+0x90>
 8008da4:	4629      	mov	r1, r5
 8008da6:	4638      	mov	r0, r7
 8008da8:	f7ff ffc0 	bl	8008d2c <sbrk_aligned>
 8008dac:	1c43      	adds	r3, r0, #1
 8008dae:	4604      	mov	r4, r0
 8008db0:	d155      	bne.n	8008e5e <_malloc_r+0xf2>
 8008db2:	f8d8 4000 	ldr.w	r4, [r8]
 8008db6:	4626      	mov	r6, r4
 8008db8:	2e00      	cmp	r6, #0
 8008dba:	d145      	bne.n	8008e48 <_malloc_r+0xdc>
 8008dbc:	2c00      	cmp	r4, #0
 8008dbe:	d048      	beq.n	8008e52 <_malloc_r+0xe6>
 8008dc0:	6823      	ldr	r3, [r4, #0]
 8008dc2:	4631      	mov	r1, r6
 8008dc4:	4638      	mov	r0, r7
 8008dc6:	eb04 0903 	add.w	r9, r4, r3
 8008dca:	f002 f965 	bl	800b098 <_sbrk_r>
 8008dce:	4581      	cmp	r9, r0
 8008dd0:	d13f      	bne.n	8008e52 <_malloc_r+0xe6>
 8008dd2:	6821      	ldr	r1, [r4, #0]
 8008dd4:	1a6d      	subs	r5, r5, r1
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	4638      	mov	r0, r7
 8008dda:	f7ff ffa7 	bl	8008d2c <sbrk_aligned>
 8008dde:	3001      	adds	r0, #1
 8008de0:	d037      	beq.n	8008e52 <_malloc_r+0xe6>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	442b      	add	r3, r5
 8008de6:	6023      	str	r3, [r4, #0]
 8008de8:	f8d8 3000 	ldr.w	r3, [r8]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d038      	beq.n	8008e62 <_malloc_r+0xf6>
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	42a2      	cmp	r2, r4
 8008df4:	d12b      	bne.n	8008e4e <_malloc_r+0xe2>
 8008df6:	2200      	movs	r2, #0
 8008df8:	605a      	str	r2, [r3, #4]
 8008dfa:	e00f      	b.n	8008e1c <_malloc_r+0xb0>
 8008dfc:	6822      	ldr	r2, [r4, #0]
 8008dfe:	1b52      	subs	r2, r2, r5
 8008e00:	d41f      	bmi.n	8008e42 <_malloc_r+0xd6>
 8008e02:	2a0b      	cmp	r2, #11
 8008e04:	d917      	bls.n	8008e36 <_malloc_r+0xca>
 8008e06:	1961      	adds	r1, r4, r5
 8008e08:	42a3      	cmp	r3, r4
 8008e0a:	6025      	str	r5, [r4, #0]
 8008e0c:	bf18      	it	ne
 8008e0e:	6059      	strne	r1, [r3, #4]
 8008e10:	6863      	ldr	r3, [r4, #4]
 8008e12:	bf08      	it	eq
 8008e14:	f8c8 1000 	streq.w	r1, [r8]
 8008e18:	5162      	str	r2, [r4, r5]
 8008e1a:	604b      	str	r3, [r1, #4]
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	f104 060b 	add.w	r6, r4, #11
 8008e22:	f000 f829 	bl	8008e78 <__malloc_unlock>
 8008e26:	f026 0607 	bic.w	r6, r6, #7
 8008e2a:	1d23      	adds	r3, r4, #4
 8008e2c:	1af2      	subs	r2, r6, r3
 8008e2e:	d0ae      	beq.n	8008d8e <_malloc_r+0x22>
 8008e30:	1b9b      	subs	r3, r3, r6
 8008e32:	50a3      	str	r3, [r4, r2]
 8008e34:	e7ab      	b.n	8008d8e <_malloc_r+0x22>
 8008e36:	42a3      	cmp	r3, r4
 8008e38:	6862      	ldr	r2, [r4, #4]
 8008e3a:	d1dd      	bne.n	8008df8 <_malloc_r+0x8c>
 8008e3c:	f8c8 2000 	str.w	r2, [r8]
 8008e40:	e7ec      	b.n	8008e1c <_malloc_r+0xb0>
 8008e42:	4623      	mov	r3, r4
 8008e44:	6864      	ldr	r4, [r4, #4]
 8008e46:	e7ac      	b.n	8008da2 <_malloc_r+0x36>
 8008e48:	4634      	mov	r4, r6
 8008e4a:	6876      	ldr	r6, [r6, #4]
 8008e4c:	e7b4      	b.n	8008db8 <_malloc_r+0x4c>
 8008e4e:	4613      	mov	r3, r2
 8008e50:	e7cc      	b.n	8008dec <_malloc_r+0x80>
 8008e52:	230c      	movs	r3, #12
 8008e54:	603b      	str	r3, [r7, #0]
 8008e56:	4638      	mov	r0, r7
 8008e58:	f000 f80e 	bl	8008e78 <__malloc_unlock>
 8008e5c:	e797      	b.n	8008d8e <_malloc_r+0x22>
 8008e5e:	6025      	str	r5, [r4, #0]
 8008e60:	e7dc      	b.n	8008e1c <_malloc_r+0xb0>
 8008e62:	605b      	str	r3, [r3, #4]
 8008e64:	deff      	udf	#255	; 0xff
 8008e66:	bf00      	nop
 8008e68:	20004f5c 	.word	0x20004f5c

08008e6c <__malloc_lock>:
 8008e6c:	4801      	ldr	r0, [pc, #4]	; (8008e74 <__malloc_lock+0x8>)
 8008e6e:	f7ff b877 	b.w	8007f60 <__retarget_lock_acquire_recursive>
 8008e72:	bf00      	nop
 8008e74:	20004f58 	.word	0x20004f58

08008e78 <__malloc_unlock>:
 8008e78:	4801      	ldr	r0, [pc, #4]	; (8008e80 <__malloc_unlock+0x8>)
 8008e7a:	f7ff b872 	b.w	8007f62 <__retarget_lock_release_recursive>
 8008e7e:	bf00      	nop
 8008e80:	20004f58 	.word	0x20004f58

08008e84 <_Balloc>:
 8008e84:	b570      	push	{r4, r5, r6, lr}
 8008e86:	69c6      	ldr	r6, [r0, #28]
 8008e88:	4604      	mov	r4, r0
 8008e8a:	460d      	mov	r5, r1
 8008e8c:	b976      	cbnz	r6, 8008eac <_Balloc+0x28>
 8008e8e:	2010      	movs	r0, #16
 8008e90:	f7ff ff44 	bl	8008d1c <malloc>
 8008e94:	4602      	mov	r2, r0
 8008e96:	61e0      	str	r0, [r4, #28]
 8008e98:	b920      	cbnz	r0, 8008ea4 <_Balloc+0x20>
 8008e9a:	4b18      	ldr	r3, [pc, #96]	; (8008efc <_Balloc+0x78>)
 8008e9c:	4818      	ldr	r0, [pc, #96]	; (8008f00 <_Balloc+0x7c>)
 8008e9e:	216b      	movs	r1, #107	; 0x6b
 8008ea0:	f002 f912 	bl	800b0c8 <__assert_func>
 8008ea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ea8:	6006      	str	r6, [r0, #0]
 8008eaa:	60c6      	str	r6, [r0, #12]
 8008eac:	69e6      	ldr	r6, [r4, #28]
 8008eae:	68f3      	ldr	r3, [r6, #12]
 8008eb0:	b183      	cbz	r3, 8008ed4 <_Balloc+0x50>
 8008eb2:	69e3      	ldr	r3, [r4, #28]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008eba:	b9b8      	cbnz	r0, 8008eec <_Balloc+0x68>
 8008ebc:	2101      	movs	r1, #1
 8008ebe:	fa01 f605 	lsl.w	r6, r1, r5
 8008ec2:	1d72      	adds	r2, r6, #5
 8008ec4:	0092      	lsls	r2, r2, #2
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f002 f91c 	bl	800b104 <_calloc_r>
 8008ecc:	b160      	cbz	r0, 8008ee8 <_Balloc+0x64>
 8008ece:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ed2:	e00e      	b.n	8008ef2 <_Balloc+0x6e>
 8008ed4:	2221      	movs	r2, #33	; 0x21
 8008ed6:	2104      	movs	r1, #4
 8008ed8:	4620      	mov	r0, r4
 8008eda:	f002 f913 	bl	800b104 <_calloc_r>
 8008ede:	69e3      	ldr	r3, [r4, #28]
 8008ee0:	60f0      	str	r0, [r6, #12]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d1e4      	bne.n	8008eb2 <_Balloc+0x2e>
 8008ee8:	2000      	movs	r0, #0
 8008eea:	bd70      	pop	{r4, r5, r6, pc}
 8008eec:	6802      	ldr	r2, [r0, #0]
 8008eee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ef8:	e7f7      	b.n	8008eea <_Balloc+0x66>
 8008efa:	bf00      	nop
 8008efc:	0800c058 	.word	0x0800c058
 8008f00:	0800c0d8 	.word	0x0800c0d8

08008f04 <_Bfree>:
 8008f04:	b570      	push	{r4, r5, r6, lr}
 8008f06:	69c6      	ldr	r6, [r0, #28]
 8008f08:	4605      	mov	r5, r0
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	b976      	cbnz	r6, 8008f2c <_Bfree+0x28>
 8008f0e:	2010      	movs	r0, #16
 8008f10:	f7ff ff04 	bl	8008d1c <malloc>
 8008f14:	4602      	mov	r2, r0
 8008f16:	61e8      	str	r0, [r5, #28]
 8008f18:	b920      	cbnz	r0, 8008f24 <_Bfree+0x20>
 8008f1a:	4b09      	ldr	r3, [pc, #36]	; (8008f40 <_Bfree+0x3c>)
 8008f1c:	4809      	ldr	r0, [pc, #36]	; (8008f44 <_Bfree+0x40>)
 8008f1e:	218f      	movs	r1, #143	; 0x8f
 8008f20:	f002 f8d2 	bl	800b0c8 <__assert_func>
 8008f24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f28:	6006      	str	r6, [r0, #0]
 8008f2a:	60c6      	str	r6, [r0, #12]
 8008f2c:	b13c      	cbz	r4, 8008f3e <_Bfree+0x3a>
 8008f2e:	69eb      	ldr	r3, [r5, #28]
 8008f30:	6862      	ldr	r2, [r4, #4]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f38:	6021      	str	r1, [r4, #0]
 8008f3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f3e:	bd70      	pop	{r4, r5, r6, pc}
 8008f40:	0800c058 	.word	0x0800c058
 8008f44:	0800c0d8 	.word	0x0800c0d8

08008f48 <__multadd>:
 8008f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4c:	690d      	ldr	r5, [r1, #16]
 8008f4e:	4607      	mov	r7, r0
 8008f50:	460c      	mov	r4, r1
 8008f52:	461e      	mov	r6, r3
 8008f54:	f101 0c14 	add.w	ip, r1, #20
 8008f58:	2000      	movs	r0, #0
 8008f5a:	f8dc 3000 	ldr.w	r3, [ip]
 8008f5e:	b299      	uxth	r1, r3
 8008f60:	fb02 6101 	mla	r1, r2, r1, r6
 8008f64:	0c1e      	lsrs	r6, r3, #16
 8008f66:	0c0b      	lsrs	r3, r1, #16
 8008f68:	fb02 3306 	mla	r3, r2, r6, r3
 8008f6c:	b289      	uxth	r1, r1
 8008f6e:	3001      	adds	r0, #1
 8008f70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f74:	4285      	cmp	r5, r0
 8008f76:	f84c 1b04 	str.w	r1, [ip], #4
 8008f7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f7e:	dcec      	bgt.n	8008f5a <__multadd+0x12>
 8008f80:	b30e      	cbz	r6, 8008fc6 <__multadd+0x7e>
 8008f82:	68a3      	ldr	r3, [r4, #8]
 8008f84:	42ab      	cmp	r3, r5
 8008f86:	dc19      	bgt.n	8008fbc <__multadd+0x74>
 8008f88:	6861      	ldr	r1, [r4, #4]
 8008f8a:	4638      	mov	r0, r7
 8008f8c:	3101      	adds	r1, #1
 8008f8e:	f7ff ff79 	bl	8008e84 <_Balloc>
 8008f92:	4680      	mov	r8, r0
 8008f94:	b928      	cbnz	r0, 8008fa2 <__multadd+0x5a>
 8008f96:	4602      	mov	r2, r0
 8008f98:	4b0c      	ldr	r3, [pc, #48]	; (8008fcc <__multadd+0x84>)
 8008f9a:	480d      	ldr	r0, [pc, #52]	; (8008fd0 <__multadd+0x88>)
 8008f9c:	21ba      	movs	r1, #186	; 0xba
 8008f9e:	f002 f893 	bl	800b0c8 <__assert_func>
 8008fa2:	6922      	ldr	r2, [r4, #16]
 8008fa4:	3202      	adds	r2, #2
 8008fa6:	f104 010c 	add.w	r1, r4, #12
 8008faa:	0092      	lsls	r2, r2, #2
 8008fac:	300c      	adds	r0, #12
 8008fae:	f7fe ffd9 	bl	8007f64 <memcpy>
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4638      	mov	r0, r7
 8008fb6:	f7ff ffa5 	bl	8008f04 <_Bfree>
 8008fba:	4644      	mov	r4, r8
 8008fbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fc0:	3501      	adds	r5, #1
 8008fc2:	615e      	str	r6, [r3, #20]
 8008fc4:	6125      	str	r5, [r4, #16]
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fcc:	0800c0c7 	.word	0x0800c0c7
 8008fd0:	0800c0d8 	.word	0x0800c0d8

08008fd4 <__s2b>:
 8008fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fd8:	460c      	mov	r4, r1
 8008fda:	4615      	mov	r5, r2
 8008fdc:	461f      	mov	r7, r3
 8008fde:	2209      	movs	r2, #9
 8008fe0:	3308      	adds	r3, #8
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fe8:	2100      	movs	r1, #0
 8008fea:	2201      	movs	r2, #1
 8008fec:	429a      	cmp	r2, r3
 8008fee:	db09      	blt.n	8009004 <__s2b+0x30>
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	f7ff ff47 	bl	8008e84 <_Balloc>
 8008ff6:	b940      	cbnz	r0, 800900a <__s2b+0x36>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	4b19      	ldr	r3, [pc, #100]	; (8009060 <__s2b+0x8c>)
 8008ffc:	4819      	ldr	r0, [pc, #100]	; (8009064 <__s2b+0x90>)
 8008ffe:	21d3      	movs	r1, #211	; 0xd3
 8009000:	f002 f862 	bl	800b0c8 <__assert_func>
 8009004:	0052      	lsls	r2, r2, #1
 8009006:	3101      	adds	r1, #1
 8009008:	e7f0      	b.n	8008fec <__s2b+0x18>
 800900a:	9b08      	ldr	r3, [sp, #32]
 800900c:	6143      	str	r3, [r0, #20]
 800900e:	2d09      	cmp	r5, #9
 8009010:	f04f 0301 	mov.w	r3, #1
 8009014:	6103      	str	r3, [r0, #16]
 8009016:	dd16      	ble.n	8009046 <__s2b+0x72>
 8009018:	f104 0909 	add.w	r9, r4, #9
 800901c:	46c8      	mov	r8, r9
 800901e:	442c      	add	r4, r5
 8009020:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009024:	4601      	mov	r1, r0
 8009026:	3b30      	subs	r3, #48	; 0x30
 8009028:	220a      	movs	r2, #10
 800902a:	4630      	mov	r0, r6
 800902c:	f7ff ff8c 	bl	8008f48 <__multadd>
 8009030:	45a0      	cmp	r8, r4
 8009032:	d1f5      	bne.n	8009020 <__s2b+0x4c>
 8009034:	f1a5 0408 	sub.w	r4, r5, #8
 8009038:	444c      	add	r4, r9
 800903a:	1b2d      	subs	r5, r5, r4
 800903c:	1963      	adds	r3, r4, r5
 800903e:	42bb      	cmp	r3, r7
 8009040:	db04      	blt.n	800904c <__s2b+0x78>
 8009042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009046:	340a      	adds	r4, #10
 8009048:	2509      	movs	r5, #9
 800904a:	e7f6      	b.n	800903a <__s2b+0x66>
 800904c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009050:	4601      	mov	r1, r0
 8009052:	3b30      	subs	r3, #48	; 0x30
 8009054:	220a      	movs	r2, #10
 8009056:	4630      	mov	r0, r6
 8009058:	f7ff ff76 	bl	8008f48 <__multadd>
 800905c:	e7ee      	b.n	800903c <__s2b+0x68>
 800905e:	bf00      	nop
 8009060:	0800c0c7 	.word	0x0800c0c7
 8009064:	0800c0d8 	.word	0x0800c0d8

08009068 <__hi0bits>:
 8009068:	0c03      	lsrs	r3, r0, #16
 800906a:	041b      	lsls	r3, r3, #16
 800906c:	b9d3      	cbnz	r3, 80090a4 <__hi0bits+0x3c>
 800906e:	0400      	lsls	r0, r0, #16
 8009070:	2310      	movs	r3, #16
 8009072:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009076:	bf04      	itt	eq
 8009078:	0200      	lsleq	r0, r0, #8
 800907a:	3308      	addeq	r3, #8
 800907c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009080:	bf04      	itt	eq
 8009082:	0100      	lsleq	r0, r0, #4
 8009084:	3304      	addeq	r3, #4
 8009086:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800908a:	bf04      	itt	eq
 800908c:	0080      	lsleq	r0, r0, #2
 800908e:	3302      	addeq	r3, #2
 8009090:	2800      	cmp	r0, #0
 8009092:	db05      	blt.n	80090a0 <__hi0bits+0x38>
 8009094:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009098:	f103 0301 	add.w	r3, r3, #1
 800909c:	bf08      	it	eq
 800909e:	2320      	moveq	r3, #32
 80090a0:	4618      	mov	r0, r3
 80090a2:	4770      	bx	lr
 80090a4:	2300      	movs	r3, #0
 80090a6:	e7e4      	b.n	8009072 <__hi0bits+0xa>

080090a8 <__lo0bits>:
 80090a8:	6803      	ldr	r3, [r0, #0]
 80090aa:	f013 0207 	ands.w	r2, r3, #7
 80090ae:	d00c      	beq.n	80090ca <__lo0bits+0x22>
 80090b0:	07d9      	lsls	r1, r3, #31
 80090b2:	d422      	bmi.n	80090fa <__lo0bits+0x52>
 80090b4:	079a      	lsls	r2, r3, #30
 80090b6:	bf49      	itett	mi
 80090b8:	085b      	lsrmi	r3, r3, #1
 80090ba:	089b      	lsrpl	r3, r3, #2
 80090bc:	6003      	strmi	r3, [r0, #0]
 80090be:	2201      	movmi	r2, #1
 80090c0:	bf5c      	itt	pl
 80090c2:	6003      	strpl	r3, [r0, #0]
 80090c4:	2202      	movpl	r2, #2
 80090c6:	4610      	mov	r0, r2
 80090c8:	4770      	bx	lr
 80090ca:	b299      	uxth	r1, r3
 80090cc:	b909      	cbnz	r1, 80090d2 <__lo0bits+0x2a>
 80090ce:	0c1b      	lsrs	r3, r3, #16
 80090d0:	2210      	movs	r2, #16
 80090d2:	b2d9      	uxtb	r1, r3
 80090d4:	b909      	cbnz	r1, 80090da <__lo0bits+0x32>
 80090d6:	3208      	adds	r2, #8
 80090d8:	0a1b      	lsrs	r3, r3, #8
 80090da:	0719      	lsls	r1, r3, #28
 80090dc:	bf04      	itt	eq
 80090de:	091b      	lsreq	r3, r3, #4
 80090e0:	3204      	addeq	r2, #4
 80090e2:	0799      	lsls	r1, r3, #30
 80090e4:	bf04      	itt	eq
 80090e6:	089b      	lsreq	r3, r3, #2
 80090e8:	3202      	addeq	r2, #2
 80090ea:	07d9      	lsls	r1, r3, #31
 80090ec:	d403      	bmi.n	80090f6 <__lo0bits+0x4e>
 80090ee:	085b      	lsrs	r3, r3, #1
 80090f0:	f102 0201 	add.w	r2, r2, #1
 80090f4:	d003      	beq.n	80090fe <__lo0bits+0x56>
 80090f6:	6003      	str	r3, [r0, #0]
 80090f8:	e7e5      	b.n	80090c6 <__lo0bits+0x1e>
 80090fa:	2200      	movs	r2, #0
 80090fc:	e7e3      	b.n	80090c6 <__lo0bits+0x1e>
 80090fe:	2220      	movs	r2, #32
 8009100:	e7e1      	b.n	80090c6 <__lo0bits+0x1e>
	...

08009104 <__i2b>:
 8009104:	b510      	push	{r4, lr}
 8009106:	460c      	mov	r4, r1
 8009108:	2101      	movs	r1, #1
 800910a:	f7ff febb 	bl	8008e84 <_Balloc>
 800910e:	4602      	mov	r2, r0
 8009110:	b928      	cbnz	r0, 800911e <__i2b+0x1a>
 8009112:	4b05      	ldr	r3, [pc, #20]	; (8009128 <__i2b+0x24>)
 8009114:	4805      	ldr	r0, [pc, #20]	; (800912c <__i2b+0x28>)
 8009116:	f240 1145 	movw	r1, #325	; 0x145
 800911a:	f001 ffd5 	bl	800b0c8 <__assert_func>
 800911e:	2301      	movs	r3, #1
 8009120:	6144      	str	r4, [r0, #20]
 8009122:	6103      	str	r3, [r0, #16]
 8009124:	bd10      	pop	{r4, pc}
 8009126:	bf00      	nop
 8009128:	0800c0c7 	.word	0x0800c0c7
 800912c:	0800c0d8 	.word	0x0800c0d8

08009130 <__multiply>:
 8009130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009134:	4691      	mov	r9, r2
 8009136:	690a      	ldr	r2, [r1, #16]
 8009138:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800913c:	429a      	cmp	r2, r3
 800913e:	bfb8      	it	lt
 8009140:	460b      	movlt	r3, r1
 8009142:	460c      	mov	r4, r1
 8009144:	bfbc      	itt	lt
 8009146:	464c      	movlt	r4, r9
 8009148:	4699      	movlt	r9, r3
 800914a:	6927      	ldr	r7, [r4, #16]
 800914c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	6861      	ldr	r1, [r4, #4]
 8009154:	eb07 060a 	add.w	r6, r7, sl
 8009158:	42b3      	cmp	r3, r6
 800915a:	b085      	sub	sp, #20
 800915c:	bfb8      	it	lt
 800915e:	3101      	addlt	r1, #1
 8009160:	f7ff fe90 	bl	8008e84 <_Balloc>
 8009164:	b930      	cbnz	r0, 8009174 <__multiply+0x44>
 8009166:	4602      	mov	r2, r0
 8009168:	4b44      	ldr	r3, [pc, #272]	; (800927c <__multiply+0x14c>)
 800916a:	4845      	ldr	r0, [pc, #276]	; (8009280 <__multiply+0x150>)
 800916c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009170:	f001 ffaa 	bl	800b0c8 <__assert_func>
 8009174:	f100 0514 	add.w	r5, r0, #20
 8009178:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800917c:	462b      	mov	r3, r5
 800917e:	2200      	movs	r2, #0
 8009180:	4543      	cmp	r3, r8
 8009182:	d321      	bcc.n	80091c8 <__multiply+0x98>
 8009184:	f104 0314 	add.w	r3, r4, #20
 8009188:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800918c:	f109 0314 	add.w	r3, r9, #20
 8009190:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009194:	9202      	str	r2, [sp, #8]
 8009196:	1b3a      	subs	r2, r7, r4
 8009198:	3a15      	subs	r2, #21
 800919a:	f022 0203 	bic.w	r2, r2, #3
 800919e:	3204      	adds	r2, #4
 80091a0:	f104 0115 	add.w	r1, r4, #21
 80091a4:	428f      	cmp	r7, r1
 80091a6:	bf38      	it	cc
 80091a8:	2204      	movcc	r2, #4
 80091aa:	9201      	str	r2, [sp, #4]
 80091ac:	9a02      	ldr	r2, [sp, #8]
 80091ae:	9303      	str	r3, [sp, #12]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d80c      	bhi.n	80091ce <__multiply+0x9e>
 80091b4:	2e00      	cmp	r6, #0
 80091b6:	dd03      	ble.n	80091c0 <__multiply+0x90>
 80091b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d05b      	beq.n	8009278 <__multiply+0x148>
 80091c0:	6106      	str	r6, [r0, #16]
 80091c2:	b005      	add	sp, #20
 80091c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c8:	f843 2b04 	str.w	r2, [r3], #4
 80091cc:	e7d8      	b.n	8009180 <__multiply+0x50>
 80091ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80091d2:	f1ba 0f00 	cmp.w	sl, #0
 80091d6:	d024      	beq.n	8009222 <__multiply+0xf2>
 80091d8:	f104 0e14 	add.w	lr, r4, #20
 80091dc:	46a9      	mov	r9, r5
 80091de:	f04f 0c00 	mov.w	ip, #0
 80091e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80091e6:	f8d9 1000 	ldr.w	r1, [r9]
 80091ea:	fa1f fb82 	uxth.w	fp, r2
 80091ee:	b289      	uxth	r1, r1
 80091f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80091f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80091f8:	f8d9 2000 	ldr.w	r2, [r9]
 80091fc:	4461      	add	r1, ip
 80091fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009202:	fb0a c20b 	mla	r2, sl, fp, ip
 8009206:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800920a:	b289      	uxth	r1, r1
 800920c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009210:	4577      	cmp	r7, lr
 8009212:	f849 1b04 	str.w	r1, [r9], #4
 8009216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800921a:	d8e2      	bhi.n	80091e2 <__multiply+0xb2>
 800921c:	9a01      	ldr	r2, [sp, #4]
 800921e:	f845 c002 	str.w	ip, [r5, r2]
 8009222:	9a03      	ldr	r2, [sp, #12]
 8009224:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009228:	3304      	adds	r3, #4
 800922a:	f1b9 0f00 	cmp.w	r9, #0
 800922e:	d021      	beq.n	8009274 <__multiply+0x144>
 8009230:	6829      	ldr	r1, [r5, #0]
 8009232:	f104 0c14 	add.w	ip, r4, #20
 8009236:	46ae      	mov	lr, r5
 8009238:	f04f 0a00 	mov.w	sl, #0
 800923c:	f8bc b000 	ldrh.w	fp, [ip]
 8009240:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009244:	fb09 220b 	mla	r2, r9, fp, r2
 8009248:	4452      	add	r2, sl
 800924a:	b289      	uxth	r1, r1
 800924c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009250:	f84e 1b04 	str.w	r1, [lr], #4
 8009254:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009258:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800925c:	f8be 1000 	ldrh.w	r1, [lr]
 8009260:	fb09 110a 	mla	r1, r9, sl, r1
 8009264:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009268:	4567      	cmp	r7, ip
 800926a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800926e:	d8e5      	bhi.n	800923c <__multiply+0x10c>
 8009270:	9a01      	ldr	r2, [sp, #4]
 8009272:	50a9      	str	r1, [r5, r2]
 8009274:	3504      	adds	r5, #4
 8009276:	e799      	b.n	80091ac <__multiply+0x7c>
 8009278:	3e01      	subs	r6, #1
 800927a:	e79b      	b.n	80091b4 <__multiply+0x84>
 800927c:	0800c0c7 	.word	0x0800c0c7
 8009280:	0800c0d8 	.word	0x0800c0d8

08009284 <__pow5mult>:
 8009284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009288:	4615      	mov	r5, r2
 800928a:	f012 0203 	ands.w	r2, r2, #3
 800928e:	4606      	mov	r6, r0
 8009290:	460f      	mov	r7, r1
 8009292:	d007      	beq.n	80092a4 <__pow5mult+0x20>
 8009294:	4c25      	ldr	r4, [pc, #148]	; (800932c <__pow5mult+0xa8>)
 8009296:	3a01      	subs	r2, #1
 8009298:	2300      	movs	r3, #0
 800929a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800929e:	f7ff fe53 	bl	8008f48 <__multadd>
 80092a2:	4607      	mov	r7, r0
 80092a4:	10ad      	asrs	r5, r5, #2
 80092a6:	d03d      	beq.n	8009324 <__pow5mult+0xa0>
 80092a8:	69f4      	ldr	r4, [r6, #28]
 80092aa:	b97c      	cbnz	r4, 80092cc <__pow5mult+0x48>
 80092ac:	2010      	movs	r0, #16
 80092ae:	f7ff fd35 	bl	8008d1c <malloc>
 80092b2:	4602      	mov	r2, r0
 80092b4:	61f0      	str	r0, [r6, #28]
 80092b6:	b928      	cbnz	r0, 80092c4 <__pow5mult+0x40>
 80092b8:	4b1d      	ldr	r3, [pc, #116]	; (8009330 <__pow5mult+0xac>)
 80092ba:	481e      	ldr	r0, [pc, #120]	; (8009334 <__pow5mult+0xb0>)
 80092bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80092c0:	f001 ff02 	bl	800b0c8 <__assert_func>
 80092c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092c8:	6004      	str	r4, [r0, #0]
 80092ca:	60c4      	str	r4, [r0, #12]
 80092cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80092d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092d4:	b94c      	cbnz	r4, 80092ea <__pow5mult+0x66>
 80092d6:	f240 2171 	movw	r1, #625	; 0x271
 80092da:	4630      	mov	r0, r6
 80092dc:	f7ff ff12 	bl	8009104 <__i2b>
 80092e0:	2300      	movs	r3, #0
 80092e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80092e6:	4604      	mov	r4, r0
 80092e8:	6003      	str	r3, [r0, #0]
 80092ea:	f04f 0900 	mov.w	r9, #0
 80092ee:	07eb      	lsls	r3, r5, #31
 80092f0:	d50a      	bpl.n	8009308 <__pow5mult+0x84>
 80092f2:	4639      	mov	r1, r7
 80092f4:	4622      	mov	r2, r4
 80092f6:	4630      	mov	r0, r6
 80092f8:	f7ff ff1a 	bl	8009130 <__multiply>
 80092fc:	4639      	mov	r1, r7
 80092fe:	4680      	mov	r8, r0
 8009300:	4630      	mov	r0, r6
 8009302:	f7ff fdff 	bl	8008f04 <_Bfree>
 8009306:	4647      	mov	r7, r8
 8009308:	106d      	asrs	r5, r5, #1
 800930a:	d00b      	beq.n	8009324 <__pow5mult+0xa0>
 800930c:	6820      	ldr	r0, [r4, #0]
 800930e:	b938      	cbnz	r0, 8009320 <__pow5mult+0x9c>
 8009310:	4622      	mov	r2, r4
 8009312:	4621      	mov	r1, r4
 8009314:	4630      	mov	r0, r6
 8009316:	f7ff ff0b 	bl	8009130 <__multiply>
 800931a:	6020      	str	r0, [r4, #0]
 800931c:	f8c0 9000 	str.w	r9, [r0]
 8009320:	4604      	mov	r4, r0
 8009322:	e7e4      	b.n	80092ee <__pow5mult+0x6a>
 8009324:	4638      	mov	r0, r7
 8009326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800932a:	bf00      	nop
 800932c:	0800c228 	.word	0x0800c228
 8009330:	0800c058 	.word	0x0800c058
 8009334:	0800c0d8 	.word	0x0800c0d8

08009338 <__lshift>:
 8009338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800933c:	460c      	mov	r4, r1
 800933e:	6849      	ldr	r1, [r1, #4]
 8009340:	6923      	ldr	r3, [r4, #16]
 8009342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009346:	68a3      	ldr	r3, [r4, #8]
 8009348:	4607      	mov	r7, r0
 800934a:	4691      	mov	r9, r2
 800934c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009350:	f108 0601 	add.w	r6, r8, #1
 8009354:	42b3      	cmp	r3, r6
 8009356:	db0b      	blt.n	8009370 <__lshift+0x38>
 8009358:	4638      	mov	r0, r7
 800935a:	f7ff fd93 	bl	8008e84 <_Balloc>
 800935e:	4605      	mov	r5, r0
 8009360:	b948      	cbnz	r0, 8009376 <__lshift+0x3e>
 8009362:	4602      	mov	r2, r0
 8009364:	4b28      	ldr	r3, [pc, #160]	; (8009408 <__lshift+0xd0>)
 8009366:	4829      	ldr	r0, [pc, #164]	; (800940c <__lshift+0xd4>)
 8009368:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800936c:	f001 feac 	bl	800b0c8 <__assert_func>
 8009370:	3101      	adds	r1, #1
 8009372:	005b      	lsls	r3, r3, #1
 8009374:	e7ee      	b.n	8009354 <__lshift+0x1c>
 8009376:	2300      	movs	r3, #0
 8009378:	f100 0114 	add.w	r1, r0, #20
 800937c:	f100 0210 	add.w	r2, r0, #16
 8009380:	4618      	mov	r0, r3
 8009382:	4553      	cmp	r3, sl
 8009384:	db33      	blt.n	80093ee <__lshift+0xb6>
 8009386:	6920      	ldr	r0, [r4, #16]
 8009388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800938c:	f104 0314 	add.w	r3, r4, #20
 8009390:	f019 091f 	ands.w	r9, r9, #31
 8009394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009398:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800939c:	d02b      	beq.n	80093f6 <__lshift+0xbe>
 800939e:	f1c9 0e20 	rsb	lr, r9, #32
 80093a2:	468a      	mov	sl, r1
 80093a4:	2200      	movs	r2, #0
 80093a6:	6818      	ldr	r0, [r3, #0]
 80093a8:	fa00 f009 	lsl.w	r0, r0, r9
 80093ac:	4310      	orrs	r0, r2
 80093ae:	f84a 0b04 	str.w	r0, [sl], #4
 80093b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b6:	459c      	cmp	ip, r3
 80093b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80093bc:	d8f3      	bhi.n	80093a6 <__lshift+0x6e>
 80093be:	ebac 0304 	sub.w	r3, ip, r4
 80093c2:	3b15      	subs	r3, #21
 80093c4:	f023 0303 	bic.w	r3, r3, #3
 80093c8:	3304      	adds	r3, #4
 80093ca:	f104 0015 	add.w	r0, r4, #21
 80093ce:	4584      	cmp	ip, r0
 80093d0:	bf38      	it	cc
 80093d2:	2304      	movcc	r3, #4
 80093d4:	50ca      	str	r2, [r1, r3]
 80093d6:	b10a      	cbz	r2, 80093dc <__lshift+0xa4>
 80093d8:	f108 0602 	add.w	r6, r8, #2
 80093dc:	3e01      	subs	r6, #1
 80093de:	4638      	mov	r0, r7
 80093e0:	612e      	str	r6, [r5, #16]
 80093e2:	4621      	mov	r1, r4
 80093e4:	f7ff fd8e 	bl	8008f04 <_Bfree>
 80093e8:	4628      	mov	r0, r5
 80093ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80093f2:	3301      	adds	r3, #1
 80093f4:	e7c5      	b.n	8009382 <__lshift+0x4a>
 80093f6:	3904      	subs	r1, #4
 80093f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80093fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009400:	459c      	cmp	ip, r3
 8009402:	d8f9      	bhi.n	80093f8 <__lshift+0xc0>
 8009404:	e7ea      	b.n	80093dc <__lshift+0xa4>
 8009406:	bf00      	nop
 8009408:	0800c0c7 	.word	0x0800c0c7
 800940c:	0800c0d8 	.word	0x0800c0d8

08009410 <__mcmp>:
 8009410:	b530      	push	{r4, r5, lr}
 8009412:	6902      	ldr	r2, [r0, #16]
 8009414:	690c      	ldr	r4, [r1, #16]
 8009416:	1b12      	subs	r2, r2, r4
 8009418:	d10e      	bne.n	8009438 <__mcmp+0x28>
 800941a:	f100 0314 	add.w	r3, r0, #20
 800941e:	3114      	adds	r1, #20
 8009420:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009424:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009428:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800942c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009430:	42a5      	cmp	r5, r4
 8009432:	d003      	beq.n	800943c <__mcmp+0x2c>
 8009434:	d305      	bcc.n	8009442 <__mcmp+0x32>
 8009436:	2201      	movs	r2, #1
 8009438:	4610      	mov	r0, r2
 800943a:	bd30      	pop	{r4, r5, pc}
 800943c:	4283      	cmp	r3, r0
 800943e:	d3f3      	bcc.n	8009428 <__mcmp+0x18>
 8009440:	e7fa      	b.n	8009438 <__mcmp+0x28>
 8009442:	f04f 32ff 	mov.w	r2, #4294967295
 8009446:	e7f7      	b.n	8009438 <__mcmp+0x28>

08009448 <__mdiff>:
 8009448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944c:	460c      	mov	r4, r1
 800944e:	4606      	mov	r6, r0
 8009450:	4611      	mov	r1, r2
 8009452:	4620      	mov	r0, r4
 8009454:	4690      	mov	r8, r2
 8009456:	f7ff ffdb 	bl	8009410 <__mcmp>
 800945a:	1e05      	subs	r5, r0, #0
 800945c:	d110      	bne.n	8009480 <__mdiff+0x38>
 800945e:	4629      	mov	r1, r5
 8009460:	4630      	mov	r0, r6
 8009462:	f7ff fd0f 	bl	8008e84 <_Balloc>
 8009466:	b930      	cbnz	r0, 8009476 <__mdiff+0x2e>
 8009468:	4b3a      	ldr	r3, [pc, #232]	; (8009554 <__mdiff+0x10c>)
 800946a:	4602      	mov	r2, r0
 800946c:	f240 2137 	movw	r1, #567	; 0x237
 8009470:	4839      	ldr	r0, [pc, #228]	; (8009558 <__mdiff+0x110>)
 8009472:	f001 fe29 	bl	800b0c8 <__assert_func>
 8009476:	2301      	movs	r3, #1
 8009478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800947c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009480:	bfa4      	itt	ge
 8009482:	4643      	movge	r3, r8
 8009484:	46a0      	movge	r8, r4
 8009486:	4630      	mov	r0, r6
 8009488:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800948c:	bfa6      	itte	ge
 800948e:	461c      	movge	r4, r3
 8009490:	2500      	movge	r5, #0
 8009492:	2501      	movlt	r5, #1
 8009494:	f7ff fcf6 	bl	8008e84 <_Balloc>
 8009498:	b920      	cbnz	r0, 80094a4 <__mdiff+0x5c>
 800949a:	4b2e      	ldr	r3, [pc, #184]	; (8009554 <__mdiff+0x10c>)
 800949c:	4602      	mov	r2, r0
 800949e:	f240 2145 	movw	r1, #581	; 0x245
 80094a2:	e7e5      	b.n	8009470 <__mdiff+0x28>
 80094a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80094a8:	6926      	ldr	r6, [r4, #16]
 80094aa:	60c5      	str	r5, [r0, #12]
 80094ac:	f104 0914 	add.w	r9, r4, #20
 80094b0:	f108 0514 	add.w	r5, r8, #20
 80094b4:	f100 0e14 	add.w	lr, r0, #20
 80094b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80094bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094c0:	f108 0210 	add.w	r2, r8, #16
 80094c4:	46f2      	mov	sl, lr
 80094c6:	2100      	movs	r1, #0
 80094c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80094cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094d0:	fa11 f88b 	uxtah	r8, r1, fp
 80094d4:	b299      	uxth	r1, r3
 80094d6:	0c1b      	lsrs	r3, r3, #16
 80094d8:	eba8 0801 	sub.w	r8, r8, r1
 80094dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80094e4:	fa1f f888 	uxth.w	r8, r8
 80094e8:	1419      	asrs	r1, r3, #16
 80094ea:	454e      	cmp	r6, r9
 80094ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80094f0:	f84a 3b04 	str.w	r3, [sl], #4
 80094f4:	d8e8      	bhi.n	80094c8 <__mdiff+0x80>
 80094f6:	1b33      	subs	r3, r6, r4
 80094f8:	3b15      	subs	r3, #21
 80094fa:	f023 0303 	bic.w	r3, r3, #3
 80094fe:	3304      	adds	r3, #4
 8009500:	3415      	adds	r4, #21
 8009502:	42a6      	cmp	r6, r4
 8009504:	bf38      	it	cc
 8009506:	2304      	movcc	r3, #4
 8009508:	441d      	add	r5, r3
 800950a:	4473      	add	r3, lr
 800950c:	469e      	mov	lr, r3
 800950e:	462e      	mov	r6, r5
 8009510:	4566      	cmp	r6, ip
 8009512:	d30e      	bcc.n	8009532 <__mdiff+0xea>
 8009514:	f10c 0203 	add.w	r2, ip, #3
 8009518:	1b52      	subs	r2, r2, r5
 800951a:	f022 0203 	bic.w	r2, r2, #3
 800951e:	3d03      	subs	r5, #3
 8009520:	45ac      	cmp	ip, r5
 8009522:	bf38      	it	cc
 8009524:	2200      	movcc	r2, #0
 8009526:	4413      	add	r3, r2
 8009528:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800952c:	b17a      	cbz	r2, 800954e <__mdiff+0x106>
 800952e:	6107      	str	r7, [r0, #16]
 8009530:	e7a4      	b.n	800947c <__mdiff+0x34>
 8009532:	f856 8b04 	ldr.w	r8, [r6], #4
 8009536:	fa11 f288 	uxtah	r2, r1, r8
 800953a:	1414      	asrs	r4, r2, #16
 800953c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009540:	b292      	uxth	r2, r2
 8009542:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009546:	f84e 2b04 	str.w	r2, [lr], #4
 800954a:	1421      	asrs	r1, r4, #16
 800954c:	e7e0      	b.n	8009510 <__mdiff+0xc8>
 800954e:	3f01      	subs	r7, #1
 8009550:	e7ea      	b.n	8009528 <__mdiff+0xe0>
 8009552:	bf00      	nop
 8009554:	0800c0c7 	.word	0x0800c0c7
 8009558:	0800c0d8 	.word	0x0800c0d8

0800955c <__ulp>:
 800955c:	b082      	sub	sp, #8
 800955e:	ed8d 0b00 	vstr	d0, [sp]
 8009562:	9a01      	ldr	r2, [sp, #4]
 8009564:	4b0f      	ldr	r3, [pc, #60]	; (80095a4 <__ulp+0x48>)
 8009566:	4013      	ands	r3, r2
 8009568:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800956c:	2b00      	cmp	r3, #0
 800956e:	dc08      	bgt.n	8009582 <__ulp+0x26>
 8009570:	425b      	negs	r3, r3
 8009572:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009576:	ea4f 5223 	mov.w	r2, r3, asr #20
 800957a:	da04      	bge.n	8009586 <__ulp+0x2a>
 800957c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009580:	4113      	asrs	r3, r2
 8009582:	2200      	movs	r2, #0
 8009584:	e008      	b.n	8009598 <__ulp+0x3c>
 8009586:	f1a2 0314 	sub.w	r3, r2, #20
 800958a:	2b1e      	cmp	r3, #30
 800958c:	bfda      	itte	le
 800958e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009592:	40da      	lsrle	r2, r3
 8009594:	2201      	movgt	r2, #1
 8009596:	2300      	movs	r3, #0
 8009598:	4619      	mov	r1, r3
 800959a:	4610      	mov	r0, r2
 800959c:	ec41 0b10 	vmov	d0, r0, r1
 80095a0:	b002      	add	sp, #8
 80095a2:	4770      	bx	lr
 80095a4:	7ff00000 	.word	0x7ff00000

080095a8 <__b2d>:
 80095a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ac:	6906      	ldr	r6, [r0, #16]
 80095ae:	f100 0814 	add.w	r8, r0, #20
 80095b2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80095b6:	1f37      	subs	r7, r6, #4
 80095b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095bc:	4610      	mov	r0, r2
 80095be:	f7ff fd53 	bl	8009068 <__hi0bits>
 80095c2:	f1c0 0320 	rsb	r3, r0, #32
 80095c6:	280a      	cmp	r0, #10
 80095c8:	600b      	str	r3, [r1, #0]
 80095ca:	491b      	ldr	r1, [pc, #108]	; (8009638 <__b2d+0x90>)
 80095cc:	dc15      	bgt.n	80095fa <__b2d+0x52>
 80095ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80095d2:	fa22 f30c 	lsr.w	r3, r2, ip
 80095d6:	45b8      	cmp	r8, r7
 80095d8:	ea43 0501 	orr.w	r5, r3, r1
 80095dc:	bf34      	ite	cc
 80095de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095e2:	2300      	movcs	r3, #0
 80095e4:	3015      	adds	r0, #21
 80095e6:	fa02 f000 	lsl.w	r0, r2, r0
 80095ea:	fa23 f30c 	lsr.w	r3, r3, ip
 80095ee:	4303      	orrs	r3, r0
 80095f0:	461c      	mov	r4, r3
 80095f2:	ec45 4b10 	vmov	d0, r4, r5
 80095f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095fa:	45b8      	cmp	r8, r7
 80095fc:	bf3a      	itte	cc
 80095fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009602:	f1a6 0708 	subcc.w	r7, r6, #8
 8009606:	2300      	movcs	r3, #0
 8009608:	380b      	subs	r0, #11
 800960a:	d012      	beq.n	8009632 <__b2d+0x8a>
 800960c:	f1c0 0120 	rsb	r1, r0, #32
 8009610:	fa23 f401 	lsr.w	r4, r3, r1
 8009614:	4082      	lsls	r2, r0
 8009616:	4322      	orrs	r2, r4
 8009618:	4547      	cmp	r7, r8
 800961a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800961e:	bf8c      	ite	hi
 8009620:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009624:	2200      	movls	r2, #0
 8009626:	4083      	lsls	r3, r0
 8009628:	40ca      	lsrs	r2, r1
 800962a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800962e:	4313      	orrs	r3, r2
 8009630:	e7de      	b.n	80095f0 <__b2d+0x48>
 8009632:	ea42 0501 	orr.w	r5, r2, r1
 8009636:	e7db      	b.n	80095f0 <__b2d+0x48>
 8009638:	3ff00000 	.word	0x3ff00000

0800963c <__d2b>:
 800963c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009640:	460f      	mov	r7, r1
 8009642:	2101      	movs	r1, #1
 8009644:	ec59 8b10 	vmov	r8, r9, d0
 8009648:	4616      	mov	r6, r2
 800964a:	f7ff fc1b 	bl	8008e84 <_Balloc>
 800964e:	4604      	mov	r4, r0
 8009650:	b930      	cbnz	r0, 8009660 <__d2b+0x24>
 8009652:	4602      	mov	r2, r0
 8009654:	4b24      	ldr	r3, [pc, #144]	; (80096e8 <__d2b+0xac>)
 8009656:	4825      	ldr	r0, [pc, #148]	; (80096ec <__d2b+0xb0>)
 8009658:	f240 310f 	movw	r1, #783	; 0x30f
 800965c:	f001 fd34 	bl	800b0c8 <__assert_func>
 8009660:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009664:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009668:	bb2d      	cbnz	r5, 80096b6 <__d2b+0x7a>
 800966a:	9301      	str	r3, [sp, #4]
 800966c:	f1b8 0300 	subs.w	r3, r8, #0
 8009670:	d026      	beq.n	80096c0 <__d2b+0x84>
 8009672:	4668      	mov	r0, sp
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	f7ff fd17 	bl	80090a8 <__lo0bits>
 800967a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800967e:	b1e8      	cbz	r0, 80096bc <__d2b+0x80>
 8009680:	f1c0 0320 	rsb	r3, r0, #32
 8009684:	fa02 f303 	lsl.w	r3, r2, r3
 8009688:	430b      	orrs	r3, r1
 800968a:	40c2      	lsrs	r2, r0
 800968c:	6163      	str	r3, [r4, #20]
 800968e:	9201      	str	r2, [sp, #4]
 8009690:	9b01      	ldr	r3, [sp, #4]
 8009692:	61a3      	str	r3, [r4, #24]
 8009694:	2b00      	cmp	r3, #0
 8009696:	bf14      	ite	ne
 8009698:	2202      	movne	r2, #2
 800969a:	2201      	moveq	r2, #1
 800969c:	6122      	str	r2, [r4, #16]
 800969e:	b1bd      	cbz	r5, 80096d0 <__d2b+0x94>
 80096a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80096a4:	4405      	add	r5, r0
 80096a6:	603d      	str	r5, [r7, #0]
 80096a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80096ac:	6030      	str	r0, [r6, #0]
 80096ae:	4620      	mov	r0, r4
 80096b0:	b003      	add	sp, #12
 80096b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096ba:	e7d6      	b.n	800966a <__d2b+0x2e>
 80096bc:	6161      	str	r1, [r4, #20]
 80096be:	e7e7      	b.n	8009690 <__d2b+0x54>
 80096c0:	a801      	add	r0, sp, #4
 80096c2:	f7ff fcf1 	bl	80090a8 <__lo0bits>
 80096c6:	9b01      	ldr	r3, [sp, #4]
 80096c8:	6163      	str	r3, [r4, #20]
 80096ca:	3020      	adds	r0, #32
 80096cc:	2201      	movs	r2, #1
 80096ce:	e7e5      	b.n	800969c <__d2b+0x60>
 80096d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80096d8:	6038      	str	r0, [r7, #0]
 80096da:	6918      	ldr	r0, [r3, #16]
 80096dc:	f7ff fcc4 	bl	8009068 <__hi0bits>
 80096e0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096e4:	e7e2      	b.n	80096ac <__d2b+0x70>
 80096e6:	bf00      	nop
 80096e8:	0800c0c7 	.word	0x0800c0c7
 80096ec:	0800c0d8 	.word	0x0800c0d8

080096f0 <__ratio>:
 80096f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f4:	4688      	mov	r8, r1
 80096f6:	4669      	mov	r1, sp
 80096f8:	4681      	mov	r9, r0
 80096fa:	f7ff ff55 	bl	80095a8 <__b2d>
 80096fe:	a901      	add	r1, sp, #4
 8009700:	4640      	mov	r0, r8
 8009702:	ec55 4b10 	vmov	r4, r5, d0
 8009706:	f7ff ff4f 	bl	80095a8 <__b2d>
 800970a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800970e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009712:	eba3 0c02 	sub.w	ip, r3, r2
 8009716:	e9dd 3200 	ldrd	r3, r2, [sp]
 800971a:	1a9b      	subs	r3, r3, r2
 800971c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009720:	ec51 0b10 	vmov	r0, r1, d0
 8009724:	2b00      	cmp	r3, #0
 8009726:	bfd6      	itet	le
 8009728:	460a      	movle	r2, r1
 800972a:	462a      	movgt	r2, r5
 800972c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009730:	468b      	mov	fp, r1
 8009732:	462f      	mov	r7, r5
 8009734:	bfd4      	ite	le
 8009736:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800973a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800973e:	4620      	mov	r0, r4
 8009740:	ee10 2a10 	vmov	r2, s0
 8009744:	465b      	mov	r3, fp
 8009746:	4639      	mov	r1, r7
 8009748:	f7f7 f8a0 	bl	800088c <__aeabi_ddiv>
 800974c:	ec41 0b10 	vmov	d0, r0, r1
 8009750:	b003      	add	sp, #12
 8009752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009756 <__copybits>:
 8009756:	3901      	subs	r1, #1
 8009758:	b570      	push	{r4, r5, r6, lr}
 800975a:	1149      	asrs	r1, r1, #5
 800975c:	6914      	ldr	r4, [r2, #16]
 800975e:	3101      	adds	r1, #1
 8009760:	f102 0314 	add.w	r3, r2, #20
 8009764:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009768:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800976c:	1f05      	subs	r5, r0, #4
 800976e:	42a3      	cmp	r3, r4
 8009770:	d30c      	bcc.n	800978c <__copybits+0x36>
 8009772:	1aa3      	subs	r3, r4, r2
 8009774:	3b11      	subs	r3, #17
 8009776:	f023 0303 	bic.w	r3, r3, #3
 800977a:	3211      	adds	r2, #17
 800977c:	42a2      	cmp	r2, r4
 800977e:	bf88      	it	hi
 8009780:	2300      	movhi	r3, #0
 8009782:	4418      	add	r0, r3
 8009784:	2300      	movs	r3, #0
 8009786:	4288      	cmp	r0, r1
 8009788:	d305      	bcc.n	8009796 <__copybits+0x40>
 800978a:	bd70      	pop	{r4, r5, r6, pc}
 800978c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009790:	f845 6f04 	str.w	r6, [r5, #4]!
 8009794:	e7eb      	b.n	800976e <__copybits+0x18>
 8009796:	f840 3b04 	str.w	r3, [r0], #4
 800979a:	e7f4      	b.n	8009786 <__copybits+0x30>

0800979c <__any_on>:
 800979c:	f100 0214 	add.w	r2, r0, #20
 80097a0:	6900      	ldr	r0, [r0, #16]
 80097a2:	114b      	asrs	r3, r1, #5
 80097a4:	4298      	cmp	r0, r3
 80097a6:	b510      	push	{r4, lr}
 80097a8:	db11      	blt.n	80097ce <__any_on+0x32>
 80097aa:	dd0a      	ble.n	80097c2 <__any_on+0x26>
 80097ac:	f011 011f 	ands.w	r1, r1, #31
 80097b0:	d007      	beq.n	80097c2 <__any_on+0x26>
 80097b2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80097b6:	fa24 f001 	lsr.w	r0, r4, r1
 80097ba:	fa00 f101 	lsl.w	r1, r0, r1
 80097be:	428c      	cmp	r4, r1
 80097c0:	d10b      	bne.n	80097da <__any_on+0x3e>
 80097c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d803      	bhi.n	80097d2 <__any_on+0x36>
 80097ca:	2000      	movs	r0, #0
 80097cc:	bd10      	pop	{r4, pc}
 80097ce:	4603      	mov	r3, r0
 80097d0:	e7f7      	b.n	80097c2 <__any_on+0x26>
 80097d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097d6:	2900      	cmp	r1, #0
 80097d8:	d0f5      	beq.n	80097c6 <__any_on+0x2a>
 80097da:	2001      	movs	r0, #1
 80097dc:	e7f6      	b.n	80097cc <__any_on+0x30>

080097de <sulp>:
 80097de:	b570      	push	{r4, r5, r6, lr}
 80097e0:	4604      	mov	r4, r0
 80097e2:	460d      	mov	r5, r1
 80097e4:	ec45 4b10 	vmov	d0, r4, r5
 80097e8:	4616      	mov	r6, r2
 80097ea:	f7ff feb7 	bl	800955c <__ulp>
 80097ee:	ec51 0b10 	vmov	r0, r1, d0
 80097f2:	b17e      	cbz	r6, 8009814 <sulp+0x36>
 80097f4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80097f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dd09      	ble.n	8009814 <sulp+0x36>
 8009800:	051b      	lsls	r3, r3, #20
 8009802:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009806:	2400      	movs	r4, #0
 8009808:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800980c:	4622      	mov	r2, r4
 800980e:	462b      	mov	r3, r5
 8009810:	f7f6 ff12 	bl	8000638 <__aeabi_dmul>
 8009814:	bd70      	pop	{r4, r5, r6, pc}
	...

08009818 <_strtod_l>:
 8009818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981c:	ed2d 8b02 	vpush	{d8}
 8009820:	b09b      	sub	sp, #108	; 0x6c
 8009822:	4604      	mov	r4, r0
 8009824:	9213      	str	r2, [sp, #76]	; 0x4c
 8009826:	2200      	movs	r2, #0
 8009828:	9216      	str	r2, [sp, #88]	; 0x58
 800982a:	460d      	mov	r5, r1
 800982c:	f04f 0800 	mov.w	r8, #0
 8009830:	f04f 0900 	mov.w	r9, #0
 8009834:	460a      	mov	r2, r1
 8009836:	9215      	str	r2, [sp, #84]	; 0x54
 8009838:	7811      	ldrb	r1, [r2, #0]
 800983a:	292b      	cmp	r1, #43	; 0x2b
 800983c:	d04c      	beq.n	80098d8 <_strtod_l+0xc0>
 800983e:	d83a      	bhi.n	80098b6 <_strtod_l+0x9e>
 8009840:	290d      	cmp	r1, #13
 8009842:	d834      	bhi.n	80098ae <_strtod_l+0x96>
 8009844:	2908      	cmp	r1, #8
 8009846:	d834      	bhi.n	80098b2 <_strtod_l+0x9a>
 8009848:	2900      	cmp	r1, #0
 800984a:	d03d      	beq.n	80098c8 <_strtod_l+0xb0>
 800984c:	2200      	movs	r2, #0
 800984e:	920a      	str	r2, [sp, #40]	; 0x28
 8009850:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8009852:	7832      	ldrb	r2, [r6, #0]
 8009854:	2a30      	cmp	r2, #48	; 0x30
 8009856:	f040 80b4 	bne.w	80099c2 <_strtod_l+0x1aa>
 800985a:	7872      	ldrb	r2, [r6, #1]
 800985c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009860:	2a58      	cmp	r2, #88	; 0x58
 8009862:	d170      	bne.n	8009946 <_strtod_l+0x12e>
 8009864:	9302      	str	r3, [sp, #8]
 8009866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009868:	9301      	str	r3, [sp, #4]
 800986a:	ab16      	add	r3, sp, #88	; 0x58
 800986c:	9300      	str	r3, [sp, #0]
 800986e:	4a8e      	ldr	r2, [pc, #568]	; (8009aa8 <_strtod_l+0x290>)
 8009870:	ab17      	add	r3, sp, #92	; 0x5c
 8009872:	a915      	add	r1, sp, #84	; 0x54
 8009874:	4620      	mov	r0, r4
 8009876:	f001 fcc3 	bl	800b200 <__gethex>
 800987a:	f010 070f 	ands.w	r7, r0, #15
 800987e:	4605      	mov	r5, r0
 8009880:	d005      	beq.n	800988e <_strtod_l+0x76>
 8009882:	2f06      	cmp	r7, #6
 8009884:	d12a      	bne.n	80098dc <_strtod_l+0xc4>
 8009886:	3601      	adds	r6, #1
 8009888:	2300      	movs	r3, #0
 800988a:	9615      	str	r6, [sp, #84]	; 0x54
 800988c:	930a      	str	r3, [sp, #40]	; 0x28
 800988e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009890:	2b00      	cmp	r3, #0
 8009892:	f040 857f 	bne.w	800a394 <_strtod_l+0xb7c>
 8009896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009898:	b1db      	cbz	r3, 80098d2 <_strtod_l+0xba>
 800989a:	4642      	mov	r2, r8
 800989c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80098a0:	ec43 2b10 	vmov	d0, r2, r3
 80098a4:	b01b      	add	sp, #108	; 0x6c
 80098a6:	ecbd 8b02 	vpop	{d8}
 80098aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ae:	2920      	cmp	r1, #32
 80098b0:	d1cc      	bne.n	800984c <_strtod_l+0x34>
 80098b2:	3201      	adds	r2, #1
 80098b4:	e7bf      	b.n	8009836 <_strtod_l+0x1e>
 80098b6:	292d      	cmp	r1, #45	; 0x2d
 80098b8:	d1c8      	bne.n	800984c <_strtod_l+0x34>
 80098ba:	2101      	movs	r1, #1
 80098bc:	910a      	str	r1, [sp, #40]	; 0x28
 80098be:	1c51      	adds	r1, r2, #1
 80098c0:	9115      	str	r1, [sp, #84]	; 0x54
 80098c2:	7852      	ldrb	r2, [r2, #1]
 80098c4:	2a00      	cmp	r2, #0
 80098c6:	d1c3      	bne.n	8009850 <_strtod_l+0x38>
 80098c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098ca:	9515      	str	r5, [sp, #84]	; 0x54
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f040 855f 	bne.w	800a390 <_strtod_l+0xb78>
 80098d2:	4642      	mov	r2, r8
 80098d4:	464b      	mov	r3, r9
 80098d6:	e7e3      	b.n	80098a0 <_strtod_l+0x88>
 80098d8:	2100      	movs	r1, #0
 80098da:	e7ef      	b.n	80098bc <_strtod_l+0xa4>
 80098dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80098de:	b13a      	cbz	r2, 80098f0 <_strtod_l+0xd8>
 80098e0:	2135      	movs	r1, #53	; 0x35
 80098e2:	a818      	add	r0, sp, #96	; 0x60
 80098e4:	f7ff ff37 	bl	8009756 <__copybits>
 80098e8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80098ea:	4620      	mov	r0, r4
 80098ec:	f7ff fb0a 	bl	8008f04 <_Bfree>
 80098f0:	3f01      	subs	r7, #1
 80098f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80098f4:	2f04      	cmp	r7, #4
 80098f6:	d806      	bhi.n	8009906 <_strtod_l+0xee>
 80098f8:	e8df f007 	tbb	[pc, r7]
 80098fc:	201d0314 	.word	0x201d0314
 8009900:	14          	.byte	0x14
 8009901:	00          	.byte	0x00
 8009902:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8009906:	05e9      	lsls	r1, r5, #23
 8009908:	bf48      	it	mi
 800990a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800990e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009912:	0d1b      	lsrs	r3, r3, #20
 8009914:	051b      	lsls	r3, r3, #20
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1b9      	bne.n	800988e <_strtod_l+0x76>
 800991a:	f7fe faf7 	bl	8007f0c <__errno>
 800991e:	2322      	movs	r3, #34	; 0x22
 8009920:	6003      	str	r3, [r0, #0]
 8009922:	e7b4      	b.n	800988e <_strtod_l+0x76>
 8009924:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8009928:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800992c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009930:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009934:	e7e7      	b.n	8009906 <_strtod_l+0xee>
 8009936:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009ab0 <_strtod_l+0x298>
 800993a:	e7e4      	b.n	8009906 <_strtod_l+0xee>
 800993c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009940:	f04f 38ff 	mov.w	r8, #4294967295
 8009944:	e7df      	b.n	8009906 <_strtod_l+0xee>
 8009946:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	9215      	str	r2, [sp, #84]	; 0x54
 800994c:	785b      	ldrb	r3, [r3, #1]
 800994e:	2b30      	cmp	r3, #48	; 0x30
 8009950:	d0f9      	beq.n	8009946 <_strtod_l+0x12e>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d09b      	beq.n	800988e <_strtod_l+0x76>
 8009956:	2301      	movs	r3, #1
 8009958:	f04f 0a00 	mov.w	sl, #0
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009960:	930b      	str	r3, [sp, #44]	; 0x2c
 8009962:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009966:	46d3      	mov	fp, sl
 8009968:	220a      	movs	r2, #10
 800996a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800996c:	7806      	ldrb	r6, [r0, #0]
 800996e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009972:	b2d9      	uxtb	r1, r3
 8009974:	2909      	cmp	r1, #9
 8009976:	d926      	bls.n	80099c6 <_strtod_l+0x1ae>
 8009978:	494c      	ldr	r1, [pc, #304]	; (8009aac <_strtod_l+0x294>)
 800997a:	2201      	movs	r2, #1
 800997c:	f001 fb79 	bl	800b072 <strncmp>
 8009980:	2800      	cmp	r0, #0
 8009982:	d030      	beq.n	80099e6 <_strtod_l+0x1ce>
 8009984:	2000      	movs	r0, #0
 8009986:	4632      	mov	r2, r6
 8009988:	9005      	str	r0, [sp, #20]
 800998a:	465e      	mov	r6, fp
 800998c:	4603      	mov	r3, r0
 800998e:	2a65      	cmp	r2, #101	; 0x65
 8009990:	d001      	beq.n	8009996 <_strtod_l+0x17e>
 8009992:	2a45      	cmp	r2, #69	; 0x45
 8009994:	d113      	bne.n	80099be <_strtod_l+0x1a6>
 8009996:	b91e      	cbnz	r6, 80099a0 <_strtod_l+0x188>
 8009998:	9a04      	ldr	r2, [sp, #16]
 800999a:	4302      	orrs	r2, r0
 800999c:	d094      	beq.n	80098c8 <_strtod_l+0xb0>
 800999e:	2600      	movs	r6, #0
 80099a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80099a2:	1c6a      	adds	r2, r5, #1
 80099a4:	9215      	str	r2, [sp, #84]	; 0x54
 80099a6:	786a      	ldrb	r2, [r5, #1]
 80099a8:	2a2b      	cmp	r2, #43	; 0x2b
 80099aa:	d074      	beq.n	8009a96 <_strtod_l+0x27e>
 80099ac:	2a2d      	cmp	r2, #45	; 0x2d
 80099ae:	d078      	beq.n	8009aa2 <_strtod_l+0x28a>
 80099b0:	f04f 0c00 	mov.w	ip, #0
 80099b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80099b8:	2909      	cmp	r1, #9
 80099ba:	d97f      	bls.n	8009abc <_strtod_l+0x2a4>
 80099bc:	9515      	str	r5, [sp, #84]	; 0x54
 80099be:	2700      	movs	r7, #0
 80099c0:	e09e      	b.n	8009b00 <_strtod_l+0x2e8>
 80099c2:	2300      	movs	r3, #0
 80099c4:	e7c8      	b.n	8009958 <_strtod_l+0x140>
 80099c6:	f1bb 0f08 	cmp.w	fp, #8
 80099ca:	bfd8      	it	le
 80099cc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80099ce:	f100 0001 	add.w	r0, r0, #1
 80099d2:	bfda      	itte	le
 80099d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80099d8:	9309      	strle	r3, [sp, #36]	; 0x24
 80099da:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80099de:	f10b 0b01 	add.w	fp, fp, #1
 80099e2:	9015      	str	r0, [sp, #84]	; 0x54
 80099e4:	e7c1      	b.n	800996a <_strtod_l+0x152>
 80099e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099e8:	1c5a      	adds	r2, r3, #1
 80099ea:	9215      	str	r2, [sp, #84]	; 0x54
 80099ec:	785a      	ldrb	r2, [r3, #1]
 80099ee:	f1bb 0f00 	cmp.w	fp, #0
 80099f2:	d037      	beq.n	8009a64 <_strtod_l+0x24c>
 80099f4:	9005      	str	r0, [sp, #20]
 80099f6:	465e      	mov	r6, fp
 80099f8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80099fc:	2b09      	cmp	r3, #9
 80099fe:	d912      	bls.n	8009a26 <_strtod_l+0x20e>
 8009a00:	2301      	movs	r3, #1
 8009a02:	e7c4      	b.n	800998e <_strtod_l+0x176>
 8009a04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a06:	1c5a      	adds	r2, r3, #1
 8009a08:	9215      	str	r2, [sp, #84]	; 0x54
 8009a0a:	785a      	ldrb	r2, [r3, #1]
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	2a30      	cmp	r2, #48	; 0x30
 8009a10:	d0f8      	beq.n	8009a04 <_strtod_l+0x1ec>
 8009a12:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009a16:	2b08      	cmp	r3, #8
 8009a18:	f200 84c1 	bhi.w	800a39e <_strtod_l+0xb86>
 8009a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a1e:	9005      	str	r0, [sp, #20]
 8009a20:	2000      	movs	r0, #0
 8009a22:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a24:	4606      	mov	r6, r0
 8009a26:	3a30      	subs	r2, #48	; 0x30
 8009a28:	f100 0301 	add.w	r3, r0, #1
 8009a2c:	d014      	beq.n	8009a58 <_strtod_l+0x240>
 8009a2e:	9905      	ldr	r1, [sp, #20]
 8009a30:	4419      	add	r1, r3
 8009a32:	9105      	str	r1, [sp, #20]
 8009a34:	4633      	mov	r3, r6
 8009a36:	eb00 0c06 	add.w	ip, r0, r6
 8009a3a:	210a      	movs	r1, #10
 8009a3c:	4563      	cmp	r3, ip
 8009a3e:	d113      	bne.n	8009a68 <_strtod_l+0x250>
 8009a40:	1833      	adds	r3, r6, r0
 8009a42:	2b08      	cmp	r3, #8
 8009a44:	f106 0601 	add.w	r6, r6, #1
 8009a48:	4406      	add	r6, r0
 8009a4a:	dc1a      	bgt.n	8009a82 <_strtod_l+0x26a>
 8009a4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a4e:	230a      	movs	r3, #10
 8009a50:	fb03 2301 	mla	r3, r3, r1, r2
 8009a54:	9309      	str	r3, [sp, #36]	; 0x24
 8009a56:	2300      	movs	r3, #0
 8009a58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a5a:	1c51      	adds	r1, r2, #1
 8009a5c:	9115      	str	r1, [sp, #84]	; 0x54
 8009a5e:	7852      	ldrb	r2, [r2, #1]
 8009a60:	4618      	mov	r0, r3
 8009a62:	e7c9      	b.n	80099f8 <_strtod_l+0x1e0>
 8009a64:	4658      	mov	r0, fp
 8009a66:	e7d2      	b.n	8009a0e <_strtod_l+0x1f6>
 8009a68:	2b08      	cmp	r3, #8
 8009a6a:	f103 0301 	add.w	r3, r3, #1
 8009a6e:	dc03      	bgt.n	8009a78 <_strtod_l+0x260>
 8009a70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009a72:	434f      	muls	r7, r1
 8009a74:	9709      	str	r7, [sp, #36]	; 0x24
 8009a76:	e7e1      	b.n	8009a3c <_strtod_l+0x224>
 8009a78:	2b10      	cmp	r3, #16
 8009a7a:	bfd8      	it	le
 8009a7c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8009a80:	e7dc      	b.n	8009a3c <_strtod_l+0x224>
 8009a82:	2e10      	cmp	r6, #16
 8009a84:	bfdc      	itt	le
 8009a86:	230a      	movle	r3, #10
 8009a88:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8009a8c:	e7e3      	b.n	8009a56 <_strtod_l+0x23e>
 8009a8e:	2300      	movs	r3, #0
 8009a90:	9305      	str	r3, [sp, #20]
 8009a92:	2301      	movs	r3, #1
 8009a94:	e780      	b.n	8009998 <_strtod_l+0x180>
 8009a96:	f04f 0c00 	mov.w	ip, #0
 8009a9a:	1caa      	adds	r2, r5, #2
 8009a9c:	9215      	str	r2, [sp, #84]	; 0x54
 8009a9e:	78aa      	ldrb	r2, [r5, #2]
 8009aa0:	e788      	b.n	80099b4 <_strtod_l+0x19c>
 8009aa2:	f04f 0c01 	mov.w	ip, #1
 8009aa6:	e7f8      	b.n	8009a9a <_strtod_l+0x282>
 8009aa8:	0800c238 	.word	0x0800c238
 8009aac:	0800c234 	.word	0x0800c234
 8009ab0:	7ff00000 	.word	0x7ff00000
 8009ab4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009ab6:	1c51      	adds	r1, r2, #1
 8009ab8:	9115      	str	r1, [sp, #84]	; 0x54
 8009aba:	7852      	ldrb	r2, [r2, #1]
 8009abc:	2a30      	cmp	r2, #48	; 0x30
 8009abe:	d0f9      	beq.n	8009ab4 <_strtod_l+0x29c>
 8009ac0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009ac4:	2908      	cmp	r1, #8
 8009ac6:	f63f af7a 	bhi.w	80099be <_strtod_l+0x1a6>
 8009aca:	3a30      	subs	r2, #48	; 0x30
 8009acc:	9208      	str	r2, [sp, #32]
 8009ace:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009ad0:	920c      	str	r2, [sp, #48]	; 0x30
 8009ad2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009ad4:	1c57      	adds	r7, r2, #1
 8009ad6:	9715      	str	r7, [sp, #84]	; 0x54
 8009ad8:	7852      	ldrb	r2, [r2, #1]
 8009ada:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009ade:	f1be 0f09 	cmp.w	lr, #9
 8009ae2:	d938      	bls.n	8009b56 <_strtod_l+0x33e>
 8009ae4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009ae6:	1a7f      	subs	r7, r7, r1
 8009ae8:	2f08      	cmp	r7, #8
 8009aea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009aee:	dc03      	bgt.n	8009af8 <_strtod_l+0x2e0>
 8009af0:	9908      	ldr	r1, [sp, #32]
 8009af2:	428f      	cmp	r7, r1
 8009af4:	bfa8      	it	ge
 8009af6:	460f      	movge	r7, r1
 8009af8:	f1bc 0f00 	cmp.w	ip, #0
 8009afc:	d000      	beq.n	8009b00 <_strtod_l+0x2e8>
 8009afe:	427f      	negs	r7, r7
 8009b00:	2e00      	cmp	r6, #0
 8009b02:	d14f      	bne.n	8009ba4 <_strtod_l+0x38c>
 8009b04:	9904      	ldr	r1, [sp, #16]
 8009b06:	4301      	orrs	r1, r0
 8009b08:	f47f aec1 	bne.w	800988e <_strtod_l+0x76>
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f47f aedb 	bne.w	80098c8 <_strtod_l+0xb0>
 8009b12:	2a69      	cmp	r2, #105	; 0x69
 8009b14:	d029      	beq.n	8009b6a <_strtod_l+0x352>
 8009b16:	dc26      	bgt.n	8009b66 <_strtod_l+0x34e>
 8009b18:	2a49      	cmp	r2, #73	; 0x49
 8009b1a:	d026      	beq.n	8009b6a <_strtod_l+0x352>
 8009b1c:	2a4e      	cmp	r2, #78	; 0x4e
 8009b1e:	f47f aed3 	bne.w	80098c8 <_strtod_l+0xb0>
 8009b22:	499b      	ldr	r1, [pc, #620]	; (8009d90 <_strtod_l+0x578>)
 8009b24:	a815      	add	r0, sp, #84	; 0x54
 8009b26:	f001 fdab 	bl	800b680 <__match>
 8009b2a:	2800      	cmp	r0, #0
 8009b2c:	f43f aecc 	beq.w	80098c8 <_strtod_l+0xb0>
 8009b30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	2b28      	cmp	r3, #40	; 0x28
 8009b36:	d12f      	bne.n	8009b98 <_strtod_l+0x380>
 8009b38:	4996      	ldr	r1, [pc, #600]	; (8009d94 <_strtod_l+0x57c>)
 8009b3a:	aa18      	add	r2, sp, #96	; 0x60
 8009b3c:	a815      	add	r0, sp, #84	; 0x54
 8009b3e:	f001 fdb3 	bl	800b6a8 <__hexnan>
 8009b42:	2805      	cmp	r0, #5
 8009b44:	d128      	bne.n	8009b98 <_strtod_l+0x380>
 8009b46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009b4c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009b50:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009b54:	e69b      	b.n	800988e <_strtod_l+0x76>
 8009b56:	9f08      	ldr	r7, [sp, #32]
 8009b58:	210a      	movs	r1, #10
 8009b5a:	fb01 2107 	mla	r1, r1, r7, r2
 8009b5e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009b62:	9208      	str	r2, [sp, #32]
 8009b64:	e7b5      	b.n	8009ad2 <_strtod_l+0x2ba>
 8009b66:	2a6e      	cmp	r2, #110	; 0x6e
 8009b68:	e7d9      	b.n	8009b1e <_strtod_l+0x306>
 8009b6a:	498b      	ldr	r1, [pc, #556]	; (8009d98 <_strtod_l+0x580>)
 8009b6c:	a815      	add	r0, sp, #84	; 0x54
 8009b6e:	f001 fd87 	bl	800b680 <__match>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	f43f aea8 	beq.w	80098c8 <_strtod_l+0xb0>
 8009b78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b7a:	4988      	ldr	r1, [pc, #544]	; (8009d9c <_strtod_l+0x584>)
 8009b7c:	3b01      	subs	r3, #1
 8009b7e:	a815      	add	r0, sp, #84	; 0x54
 8009b80:	9315      	str	r3, [sp, #84]	; 0x54
 8009b82:	f001 fd7d 	bl	800b680 <__match>
 8009b86:	b910      	cbnz	r0, 8009b8e <_strtod_l+0x376>
 8009b88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	9315      	str	r3, [sp, #84]	; 0x54
 8009b8e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009dac <_strtod_l+0x594>
 8009b92:	f04f 0800 	mov.w	r8, #0
 8009b96:	e67a      	b.n	800988e <_strtod_l+0x76>
 8009b98:	4881      	ldr	r0, [pc, #516]	; (8009da0 <_strtod_l+0x588>)
 8009b9a:	f001 fa8d 	bl	800b0b8 <nan>
 8009b9e:	ec59 8b10 	vmov	r8, r9, d0
 8009ba2:	e674      	b.n	800988e <_strtod_l+0x76>
 8009ba4:	9b05      	ldr	r3, [sp, #20]
 8009ba6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ba8:	1afb      	subs	r3, r7, r3
 8009baa:	f1bb 0f00 	cmp.w	fp, #0
 8009bae:	bf08      	it	eq
 8009bb0:	46b3      	moveq	fp, r6
 8009bb2:	2e10      	cmp	r6, #16
 8009bb4:	9308      	str	r3, [sp, #32]
 8009bb6:	4635      	mov	r5, r6
 8009bb8:	bfa8      	it	ge
 8009bba:	2510      	movge	r5, #16
 8009bbc:	f7f6 fcc2 	bl	8000544 <__aeabi_ui2d>
 8009bc0:	2e09      	cmp	r6, #9
 8009bc2:	4680      	mov	r8, r0
 8009bc4:	4689      	mov	r9, r1
 8009bc6:	dd13      	ble.n	8009bf0 <_strtod_l+0x3d8>
 8009bc8:	4b76      	ldr	r3, [pc, #472]	; (8009da4 <_strtod_l+0x58c>)
 8009bca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009bce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009bd2:	f7f6 fd31 	bl	8000638 <__aeabi_dmul>
 8009bd6:	4680      	mov	r8, r0
 8009bd8:	4650      	mov	r0, sl
 8009bda:	4689      	mov	r9, r1
 8009bdc:	f7f6 fcb2 	bl	8000544 <__aeabi_ui2d>
 8009be0:	4602      	mov	r2, r0
 8009be2:	460b      	mov	r3, r1
 8009be4:	4640      	mov	r0, r8
 8009be6:	4649      	mov	r1, r9
 8009be8:	f7f6 fb70 	bl	80002cc <__adddf3>
 8009bec:	4680      	mov	r8, r0
 8009bee:	4689      	mov	r9, r1
 8009bf0:	2e0f      	cmp	r6, #15
 8009bf2:	dc38      	bgt.n	8009c66 <_strtod_l+0x44e>
 8009bf4:	9b08      	ldr	r3, [sp, #32]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f43f ae49 	beq.w	800988e <_strtod_l+0x76>
 8009bfc:	dd24      	ble.n	8009c48 <_strtod_l+0x430>
 8009bfe:	2b16      	cmp	r3, #22
 8009c00:	dc0b      	bgt.n	8009c1a <_strtod_l+0x402>
 8009c02:	4968      	ldr	r1, [pc, #416]	; (8009da4 <_strtod_l+0x58c>)
 8009c04:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c0c:	4642      	mov	r2, r8
 8009c0e:	464b      	mov	r3, r9
 8009c10:	f7f6 fd12 	bl	8000638 <__aeabi_dmul>
 8009c14:	4680      	mov	r8, r0
 8009c16:	4689      	mov	r9, r1
 8009c18:	e639      	b.n	800988e <_strtod_l+0x76>
 8009c1a:	9a08      	ldr	r2, [sp, #32]
 8009c1c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009c20:	4293      	cmp	r3, r2
 8009c22:	db20      	blt.n	8009c66 <_strtod_l+0x44e>
 8009c24:	4c5f      	ldr	r4, [pc, #380]	; (8009da4 <_strtod_l+0x58c>)
 8009c26:	f1c6 060f 	rsb	r6, r6, #15
 8009c2a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009c2e:	4642      	mov	r2, r8
 8009c30:	464b      	mov	r3, r9
 8009c32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c36:	f7f6 fcff 	bl	8000638 <__aeabi_dmul>
 8009c3a:	9b08      	ldr	r3, [sp, #32]
 8009c3c:	1b9e      	subs	r6, r3, r6
 8009c3e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8009c42:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c46:	e7e3      	b.n	8009c10 <_strtod_l+0x3f8>
 8009c48:	9b08      	ldr	r3, [sp, #32]
 8009c4a:	3316      	adds	r3, #22
 8009c4c:	db0b      	blt.n	8009c66 <_strtod_l+0x44e>
 8009c4e:	9b05      	ldr	r3, [sp, #20]
 8009c50:	1bdf      	subs	r7, r3, r7
 8009c52:	4b54      	ldr	r3, [pc, #336]	; (8009da4 <_strtod_l+0x58c>)
 8009c54:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009c58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c5c:	4640      	mov	r0, r8
 8009c5e:	4649      	mov	r1, r9
 8009c60:	f7f6 fe14 	bl	800088c <__aeabi_ddiv>
 8009c64:	e7d6      	b.n	8009c14 <_strtod_l+0x3fc>
 8009c66:	9b08      	ldr	r3, [sp, #32]
 8009c68:	1b75      	subs	r5, r6, r5
 8009c6a:	441d      	add	r5, r3
 8009c6c:	2d00      	cmp	r5, #0
 8009c6e:	dd70      	ble.n	8009d52 <_strtod_l+0x53a>
 8009c70:	f015 030f 	ands.w	r3, r5, #15
 8009c74:	d00a      	beq.n	8009c8c <_strtod_l+0x474>
 8009c76:	494b      	ldr	r1, [pc, #300]	; (8009da4 <_strtod_l+0x58c>)
 8009c78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c7c:	4642      	mov	r2, r8
 8009c7e:	464b      	mov	r3, r9
 8009c80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c84:	f7f6 fcd8 	bl	8000638 <__aeabi_dmul>
 8009c88:	4680      	mov	r8, r0
 8009c8a:	4689      	mov	r9, r1
 8009c8c:	f035 050f 	bics.w	r5, r5, #15
 8009c90:	d04d      	beq.n	8009d2e <_strtod_l+0x516>
 8009c92:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8009c96:	dd22      	ble.n	8009cde <_strtod_l+0x4c6>
 8009c98:	2500      	movs	r5, #0
 8009c9a:	46ab      	mov	fp, r5
 8009c9c:	9509      	str	r5, [sp, #36]	; 0x24
 8009c9e:	9505      	str	r5, [sp, #20]
 8009ca0:	2322      	movs	r3, #34	; 0x22
 8009ca2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009dac <_strtod_l+0x594>
 8009ca6:	6023      	str	r3, [r4, #0]
 8009ca8:	f04f 0800 	mov.w	r8, #0
 8009cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f43f aded 	beq.w	800988e <_strtod_l+0x76>
 8009cb4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f7ff f924 	bl	8008f04 <_Bfree>
 8009cbc:	9905      	ldr	r1, [sp, #20]
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f7ff f920 	bl	8008f04 <_Bfree>
 8009cc4:	4659      	mov	r1, fp
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	f7ff f91c 	bl	8008f04 <_Bfree>
 8009ccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cce:	4620      	mov	r0, r4
 8009cd0:	f7ff f918 	bl	8008f04 <_Bfree>
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f7ff f914 	bl	8008f04 <_Bfree>
 8009cdc:	e5d7      	b.n	800988e <_strtod_l+0x76>
 8009cde:	4b32      	ldr	r3, [pc, #200]	; (8009da8 <_strtod_l+0x590>)
 8009ce0:	9304      	str	r3, [sp, #16]
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	112d      	asrs	r5, r5, #4
 8009ce6:	4640      	mov	r0, r8
 8009ce8:	4649      	mov	r1, r9
 8009cea:	469a      	mov	sl, r3
 8009cec:	2d01      	cmp	r5, #1
 8009cee:	dc21      	bgt.n	8009d34 <_strtod_l+0x51c>
 8009cf0:	b10b      	cbz	r3, 8009cf6 <_strtod_l+0x4de>
 8009cf2:	4680      	mov	r8, r0
 8009cf4:	4689      	mov	r9, r1
 8009cf6:	492c      	ldr	r1, [pc, #176]	; (8009da8 <_strtod_l+0x590>)
 8009cf8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009cfc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009d00:	4642      	mov	r2, r8
 8009d02:	464b      	mov	r3, r9
 8009d04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d08:	f7f6 fc96 	bl	8000638 <__aeabi_dmul>
 8009d0c:	4b27      	ldr	r3, [pc, #156]	; (8009dac <_strtod_l+0x594>)
 8009d0e:	460a      	mov	r2, r1
 8009d10:	400b      	ands	r3, r1
 8009d12:	4927      	ldr	r1, [pc, #156]	; (8009db0 <_strtod_l+0x598>)
 8009d14:	428b      	cmp	r3, r1
 8009d16:	4680      	mov	r8, r0
 8009d18:	d8be      	bhi.n	8009c98 <_strtod_l+0x480>
 8009d1a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009d1e:	428b      	cmp	r3, r1
 8009d20:	bf86      	itte	hi
 8009d22:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8009db4 <_strtod_l+0x59c>
 8009d26:	f04f 38ff 	movhi.w	r8, #4294967295
 8009d2a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009d2e:	2300      	movs	r3, #0
 8009d30:	9304      	str	r3, [sp, #16]
 8009d32:	e07b      	b.n	8009e2c <_strtod_l+0x614>
 8009d34:	07ea      	lsls	r2, r5, #31
 8009d36:	d505      	bpl.n	8009d44 <_strtod_l+0x52c>
 8009d38:	9b04      	ldr	r3, [sp, #16]
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	f7f6 fc7b 	bl	8000638 <__aeabi_dmul>
 8009d42:	2301      	movs	r3, #1
 8009d44:	9a04      	ldr	r2, [sp, #16]
 8009d46:	3208      	adds	r2, #8
 8009d48:	f10a 0a01 	add.w	sl, sl, #1
 8009d4c:	106d      	asrs	r5, r5, #1
 8009d4e:	9204      	str	r2, [sp, #16]
 8009d50:	e7cc      	b.n	8009cec <_strtod_l+0x4d4>
 8009d52:	d0ec      	beq.n	8009d2e <_strtod_l+0x516>
 8009d54:	426d      	negs	r5, r5
 8009d56:	f015 020f 	ands.w	r2, r5, #15
 8009d5a:	d00a      	beq.n	8009d72 <_strtod_l+0x55a>
 8009d5c:	4b11      	ldr	r3, [pc, #68]	; (8009da4 <_strtod_l+0x58c>)
 8009d5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d62:	4640      	mov	r0, r8
 8009d64:	4649      	mov	r1, r9
 8009d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6a:	f7f6 fd8f 	bl	800088c <__aeabi_ddiv>
 8009d6e:	4680      	mov	r8, r0
 8009d70:	4689      	mov	r9, r1
 8009d72:	112d      	asrs	r5, r5, #4
 8009d74:	d0db      	beq.n	8009d2e <_strtod_l+0x516>
 8009d76:	2d1f      	cmp	r5, #31
 8009d78:	dd1e      	ble.n	8009db8 <_strtod_l+0x5a0>
 8009d7a:	2500      	movs	r5, #0
 8009d7c:	46ab      	mov	fp, r5
 8009d7e:	9509      	str	r5, [sp, #36]	; 0x24
 8009d80:	9505      	str	r5, [sp, #20]
 8009d82:	2322      	movs	r3, #34	; 0x22
 8009d84:	f04f 0800 	mov.w	r8, #0
 8009d88:	f04f 0900 	mov.w	r9, #0
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	e78d      	b.n	8009cac <_strtod_l+0x494>
 8009d90:	0800c021 	.word	0x0800c021
 8009d94:	0800c24c 	.word	0x0800c24c
 8009d98:	0800c019 	.word	0x0800c019
 8009d9c:	0800c04e 	.word	0x0800c04e
 8009da0:	0800c3f8 	.word	0x0800c3f8
 8009da4:	0800c160 	.word	0x0800c160
 8009da8:	0800c138 	.word	0x0800c138
 8009dac:	7ff00000 	.word	0x7ff00000
 8009db0:	7ca00000 	.word	0x7ca00000
 8009db4:	7fefffff 	.word	0x7fefffff
 8009db8:	f015 0310 	ands.w	r3, r5, #16
 8009dbc:	bf18      	it	ne
 8009dbe:	236a      	movne	r3, #106	; 0x6a
 8009dc0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800a164 <_strtod_l+0x94c>
 8009dc4:	9304      	str	r3, [sp, #16]
 8009dc6:	4640      	mov	r0, r8
 8009dc8:	4649      	mov	r1, r9
 8009dca:	2300      	movs	r3, #0
 8009dcc:	07ea      	lsls	r2, r5, #31
 8009dce:	d504      	bpl.n	8009dda <_strtod_l+0x5c2>
 8009dd0:	e9da 2300 	ldrd	r2, r3, [sl]
 8009dd4:	f7f6 fc30 	bl	8000638 <__aeabi_dmul>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	106d      	asrs	r5, r5, #1
 8009ddc:	f10a 0a08 	add.w	sl, sl, #8
 8009de0:	d1f4      	bne.n	8009dcc <_strtod_l+0x5b4>
 8009de2:	b10b      	cbz	r3, 8009de8 <_strtod_l+0x5d0>
 8009de4:	4680      	mov	r8, r0
 8009de6:	4689      	mov	r9, r1
 8009de8:	9b04      	ldr	r3, [sp, #16]
 8009dea:	b1bb      	cbz	r3, 8009e1c <_strtod_l+0x604>
 8009dec:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009df0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	4649      	mov	r1, r9
 8009df8:	dd10      	ble.n	8009e1c <_strtod_l+0x604>
 8009dfa:	2b1f      	cmp	r3, #31
 8009dfc:	f340 811e 	ble.w	800a03c <_strtod_l+0x824>
 8009e00:	2b34      	cmp	r3, #52	; 0x34
 8009e02:	bfde      	ittt	le
 8009e04:	f04f 33ff 	movle.w	r3, #4294967295
 8009e08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009e0c:	4093      	lslle	r3, r2
 8009e0e:	f04f 0800 	mov.w	r8, #0
 8009e12:	bfcc      	ite	gt
 8009e14:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009e18:	ea03 0901 	andle.w	r9, r3, r1
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	2300      	movs	r3, #0
 8009e20:	4640      	mov	r0, r8
 8009e22:	4649      	mov	r1, r9
 8009e24:	f7f6 fe70 	bl	8000b08 <__aeabi_dcmpeq>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d1a6      	bne.n	8009d7a <_strtod_l+0x562>
 8009e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e32:	4633      	mov	r3, r6
 8009e34:	465a      	mov	r2, fp
 8009e36:	4620      	mov	r0, r4
 8009e38:	f7ff f8cc 	bl	8008fd4 <__s2b>
 8009e3c:	9009      	str	r0, [sp, #36]	; 0x24
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	f43f af2a 	beq.w	8009c98 <_strtod_l+0x480>
 8009e44:	9a08      	ldr	r2, [sp, #32]
 8009e46:	9b05      	ldr	r3, [sp, #20]
 8009e48:	2a00      	cmp	r2, #0
 8009e4a:	eba3 0307 	sub.w	r3, r3, r7
 8009e4e:	bfa8      	it	ge
 8009e50:	2300      	movge	r3, #0
 8009e52:	930c      	str	r3, [sp, #48]	; 0x30
 8009e54:	2500      	movs	r5, #0
 8009e56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e5a:	9312      	str	r3, [sp, #72]	; 0x48
 8009e5c:	46ab      	mov	fp, r5
 8009e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e60:	4620      	mov	r0, r4
 8009e62:	6859      	ldr	r1, [r3, #4]
 8009e64:	f7ff f80e 	bl	8008e84 <_Balloc>
 8009e68:	9005      	str	r0, [sp, #20]
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	f43f af18 	beq.w	8009ca0 <_strtod_l+0x488>
 8009e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e72:	691a      	ldr	r2, [r3, #16]
 8009e74:	3202      	adds	r2, #2
 8009e76:	f103 010c 	add.w	r1, r3, #12
 8009e7a:	0092      	lsls	r2, r2, #2
 8009e7c:	300c      	adds	r0, #12
 8009e7e:	f7fe f871 	bl	8007f64 <memcpy>
 8009e82:	ec49 8b10 	vmov	d0, r8, r9
 8009e86:	aa18      	add	r2, sp, #96	; 0x60
 8009e88:	a917      	add	r1, sp, #92	; 0x5c
 8009e8a:	4620      	mov	r0, r4
 8009e8c:	f7ff fbd6 	bl	800963c <__d2b>
 8009e90:	ec49 8b18 	vmov	d8, r8, r9
 8009e94:	9016      	str	r0, [sp, #88]	; 0x58
 8009e96:	2800      	cmp	r0, #0
 8009e98:	f43f af02 	beq.w	8009ca0 <_strtod_l+0x488>
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f7ff f930 	bl	8009104 <__i2b>
 8009ea4:	4683      	mov	fp, r0
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f43f aefa 	beq.w	8009ca0 <_strtod_l+0x488>
 8009eac:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009eae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009eb0:	2e00      	cmp	r6, #0
 8009eb2:	bfab      	itete	ge
 8009eb4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8009eb6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009eb8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009eba:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009ebe:	bfac      	ite	ge
 8009ec0:	eb06 0a03 	addge.w	sl, r6, r3
 8009ec4:	1b9f      	sublt	r7, r3, r6
 8009ec6:	9b04      	ldr	r3, [sp, #16]
 8009ec8:	1af6      	subs	r6, r6, r3
 8009eca:	4416      	add	r6, r2
 8009ecc:	4ba0      	ldr	r3, [pc, #640]	; (800a150 <_strtod_l+0x938>)
 8009ece:	3e01      	subs	r6, #1
 8009ed0:	429e      	cmp	r6, r3
 8009ed2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009ed6:	f280 80c4 	bge.w	800a062 <_strtod_l+0x84a>
 8009eda:	1b9b      	subs	r3, r3, r6
 8009edc:	2b1f      	cmp	r3, #31
 8009ede:	eba2 0203 	sub.w	r2, r2, r3
 8009ee2:	f04f 0101 	mov.w	r1, #1
 8009ee6:	f300 80b0 	bgt.w	800a04a <_strtod_l+0x832>
 8009eea:	fa01 f303 	lsl.w	r3, r1, r3
 8009eee:	930e      	str	r3, [sp, #56]	; 0x38
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	930d      	str	r3, [sp, #52]	; 0x34
 8009ef4:	eb0a 0602 	add.w	r6, sl, r2
 8009ef8:	9b04      	ldr	r3, [sp, #16]
 8009efa:	45b2      	cmp	sl, r6
 8009efc:	4417      	add	r7, r2
 8009efe:	441f      	add	r7, r3
 8009f00:	4653      	mov	r3, sl
 8009f02:	bfa8      	it	ge
 8009f04:	4633      	movge	r3, r6
 8009f06:	42bb      	cmp	r3, r7
 8009f08:	bfa8      	it	ge
 8009f0a:	463b      	movge	r3, r7
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	bfc2      	ittt	gt
 8009f10:	1af6      	subgt	r6, r6, r3
 8009f12:	1aff      	subgt	r7, r7, r3
 8009f14:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	dd17      	ble.n	8009f4e <_strtod_l+0x736>
 8009f1e:	4659      	mov	r1, fp
 8009f20:	461a      	mov	r2, r3
 8009f22:	4620      	mov	r0, r4
 8009f24:	f7ff f9ae 	bl	8009284 <__pow5mult>
 8009f28:	4683      	mov	fp, r0
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	f43f aeb8 	beq.w	8009ca0 <_strtod_l+0x488>
 8009f30:	4601      	mov	r1, r0
 8009f32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009f34:	4620      	mov	r0, r4
 8009f36:	f7ff f8fb 	bl	8009130 <__multiply>
 8009f3a:	900b      	str	r0, [sp, #44]	; 0x2c
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	f43f aeaf 	beq.w	8009ca0 <_strtod_l+0x488>
 8009f42:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009f44:	4620      	mov	r0, r4
 8009f46:	f7fe ffdd 	bl	8008f04 <_Bfree>
 8009f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f4c:	9316      	str	r3, [sp, #88]	; 0x58
 8009f4e:	2e00      	cmp	r6, #0
 8009f50:	f300 808c 	bgt.w	800a06c <_strtod_l+0x854>
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	dd08      	ble.n	8009f6c <_strtod_l+0x754>
 8009f5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f5c:	9905      	ldr	r1, [sp, #20]
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f7ff f990 	bl	8009284 <__pow5mult>
 8009f64:	9005      	str	r0, [sp, #20]
 8009f66:	2800      	cmp	r0, #0
 8009f68:	f43f ae9a 	beq.w	8009ca0 <_strtod_l+0x488>
 8009f6c:	2f00      	cmp	r7, #0
 8009f6e:	dd08      	ble.n	8009f82 <_strtod_l+0x76a>
 8009f70:	9905      	ldr	r1, [sp, #20]
 8009f72:	463a      	mov	r2, r7
 8009f74:	4620      	mov	r0, r4
 8009f76:	f7ff f9df 	bl	8009338 <__lshift>
 8009f7a:	9005      	str	r0, [sp, #20]
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	f43f ae8f 	beq.w	8009ca0 <_strtod_l+0x488>
 8009f82:	f1ba 0f00 	cmp.w	sl, #0
 8009f86:	dd08      	ble.n	8009f9a <_strtod_l+0x782>
 8009f88:	4659      	mov	r1, fp
 8009f8a:	4652      	mov	r2, sl
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	f7ff f9d3 	bl	8009338 <__lshift>
 8009f92:	4683      	mov	fp, r0
 8009f94:	2800      	cmp	r0, #0
 8009f96:	f43f ae83 	beq.w	8009ca0 <_strtod_l+0x488>
 8009f9a:	9a05      	ldr	r2, [sp, #20]
 8009f9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f7ff fa52 	bl	8009448 <__mdiff>
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	f43f ae7a 	beq.w	8009ca0 <_strtod_l+0x488>
 8009fac:	68c3      	ldr	r3, [r0, #12]
 8009fae:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60c3      	str	r3, [r0, #12]
 8009fb4:	4659      	mov	r1, fp
 8009fb6:	f7ff fa2b 	bl	8009410 <__mcmp>
 8009fba:	2800      	cmp	r0, #0
 8009fbc:	da60      	bge.n	800a080 <_strtod_l+0x868>
 8009fbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fc0:	ea53 0308 	orrs.w	r3, r3, r8
 8009fc4:	f040 8084 	bne.w	800a0d0 <_strtod_l+0x8b8>
 8009fc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d17f      	bne.n	800a0d0 <_strtod_l+0x8b8>
 8009fd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009fd4:	0d1b      	lsrs	r3, r3, #20
 8009fd6:	051b      	lsls	r3, r3, #20
 8009fd8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009fdc:	d978      	bls.n	800a0d0 <_strtod_l+0x8b8>
 8009fde:	696b      	ldr	r3, [r5, #20]
 8009fe0:	b913      	cbnz	r3, 8009fe8 <_strtod_l+0x7d0>
 8009fe2:	692b      	ldr	r3, [r5, #16]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	dd73      	ble.n	800a0d0 <_strtod_l+0x8b8>
 8009fe8:	4629      	mov	r1, r5
 8009fea:	2201      	movs	r2, #1
 8009fec:	4620      	mov	r0, r4
 8009fee:	f7ff f9a3 	bl	8009338 <__lshift>
 8009ff2:	4659      	mov	r1, fp
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	f7ff fa0b 	bl	8009410 <__mcmp>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	dd68      	ble.n	800a0d0 <_strtod_l+0x8b8>
 8009ffe:	9904      	ldr	r1, [sp, #16]
 800a000:	4a54      	ldr	r2, [pc, #336]	; (800a154 <_strtod_l+0x93c>)
 800a002:	464b      	mov	r3, r9
 800a004:	2900      	cmp	r1, #0
 800a006:	f000 8084 	beq.w	800a112 <_strtod_l+0x8fa>
 800a00a:	ea02 0109 	and.w	r1, r2, r9
 800a00e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a012:	dc7e      	bgt.n	800a112 <_strtod_l+0x8fa>
 800a014:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a018:	f77f aeb3 	ble.w	8009d82 <_strtod_l+0x56a>
 800a01c:	4b4e      	ldr	r3, [pc, #312]	; (800a158 <_strtod_l+0x940>)
 800a01e:	4640      	mov	r0, r8
 800a020:	4649      	mov	r1, r9
 800a022:	2200      	movs	r2, #0
 800a024:	f7f6 fb08 	bl	8000638 <__aeabi_dmul>
 800a028:	4b4a      	ldr	r3, [pc, #296]	; (800a154 <_strtod_l+0x93c>)
 800a02a:	400b      	ands	r3, r1
 800a02c:	4680      	mov	r8, r0
 800a02e:	4689      	mov	r9, r1
 800a030:	2b00      	cmp	r3, #0
 800a032:	f47f ae3f 	bne.w	8009cb4 <_strtod_l+0x49c>
 800a036:	2322      	movs	r3, #34	; 0x22
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	e63b      	b.n	8009cb4 <_strtod_l+0x49c>
 800a03c:	f04f 32ff 	mov.w	r2, #4294967295
 800a040:	fa02 f303 	lsl.w	r3, r2, r3
 800a044:	ea03 0808 	and.w	r8, r3, r8
 800a048:	e6e8      	b.n	8009e1c <_strtod_l+0x604>
 800a04a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a04e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a052:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a056:	36e2      	adds	r6, #226	; 0xe2
 800a058:	fa01 f306 	lsl.w	r3, r1, r6
 800a05c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a060:	e748      	b.n	8009ef4 <_strtod_l+0x6dc>
 800a062:	2100      	movs	r1, #0
 800a064:	2301      	movs	r3, #1
 800a066:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a06a:	e743      	b.n	8009ef4 <_strtod_l+0x6dc>
 800a06c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a06e:	4632      	mov	r2, r6
 800a070:	4620      	mov	r0, r4
 800a072:	f7ff f961 	bl	8009338 <__lshift>
 800a076:	9016      	str	r0, [sp, #88]	; 0x58
 800a078:	2800      	cmp	r0, #0
 800a07a:	f47f af6b 	bne.w	8009f54 <_strtod_l+0x73c>
 800a07e:	e60f      	b.n	8009ca0 <_strtod_l+0x488>
 800a080:	46ca      	mov	sl, r9
 800a082:	d171      	bne.n	800a168 <_strtod_l+0x950>
 800a084:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a086:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a08a:	b352      	cbz	r2, 800a0e2 <_strtod_l+0x8ca>
 800a08c:	4a33      	ldr	r2, [pc, #204]	; (800a15c <_strtod_l+0x944>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d12a      	bne.n	800a0e8 <_strtod_l+0x8d0>
 800a092:	9b04      	ldr	r3, [sp, #16]
 800a094:	4641      	mov	r1, r8
 800a096:	b1fb      	cbz	r3, 800a0d8 <_strtod_l+0x8c0>
 800a098:	4b2e      	ldr	r3, [pc, #184]	; (800a154 <_strtod_l+0x93c>)
 800a09a:	ea09 0303 	and.w	r3, r9, r3
 800a09e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a0a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a6:	d81a      	bhi.n	800a0de <_strtod_l+0x8c6>
 800a0a8:	0d1b      	lsrs	r3, r3, #20
 800a0aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b2:	4299      	cmp	r1, r3
 800a0b4:	d118      	bne.n	800a0e8 <_strtod_l+0x8d0>
 800a0b6:	4b2a      	ldr	r3, [pc, #168]	; (800a160 <_strtod_l+0x948>)
 800a0b8:	459a      	cmp	sl, r3
 800a0ba:	d102      	bne.n	800a0c2 <_strtod_l+0x8aa>
 800a0bc:	3101      	adds	r1, #1
 800a0be:	f43f adef 	beq.w	8009ca0 <_strtod_l+0x488>
 800a0c2:	4b24      	ldr	r3, [pc, #144]	; (800a154 <_strtod_l+0x93c>)
 800a0c4:	ea0a 0303 	and.w	r3, sl, r3
 800a0c8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a0cc:	f04f 0800 	mov.w	r8, #0
 800a0d0:	9b04      	ldr	r3, [sp, #16]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d1a2      	bne.n	800a01c <_strtod_l+0x804>
 800a0d6:	e5ed      	b.n	8009cb4 <_strtod_l+0x49c>
 800a0d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0dc:	e7e9      	b.n	800a0b2 <_strtod_l+0x89a>
 800a0de:	4613      	mov	r3, r2
 800a0e0:	e7e7      	b.n	800a0b2 <_strtod_l+0x89a>
 800a0e2:	ea53 0308 	orrs.w	r3, r3, r8
 800a0e6:	d08a      	beq.n	8009ffe <_strtod_l+0x7e6>
 800a0e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0ea:	b1e3      	cbz	r3, 800a126 <_strtod_l+0x90e>
 800a0ec:	ea13 0f0a 	tst.w	r3, sl
 800a0f0:	d0ee      	beq.n	800a0d0 <_strtod_l+0x8b8>
 800a0f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f4:	9a04      	ldr	r2, [sp, #16]
 800a0f6:	4640      	mov	r0, r8
 800a0f8:	4649      	mov	r1, r9
 800a0fa:	b1c3      	cbz	r3, 800a12e <_strtod_l+0x916>
 800a0fc:	f7ff fb6f 	bl	80097de <sulp>
 800a100:	4602      	mov	r2, r0
 800a102:	460b      	mov	r3, r1
 800a104:	ec51 0b18 	vmov	r0, r1, d8
 800a108:	f7f6 f8e0 	bl	80002cc <__adddf3>
 800a10c:	4680      	mov	r8, r0
 800a10e:	4689      	mov	r9, r1
 800a110:	e7de      	b.n	800a0d0 <_strtod_l+0x8b8>
 800a112:	4013      	ands	r3, r2
 800a114:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a118:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a11c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a120:	f04f 38ff 	mov.w	r8, #4294967295
 800a124:	e7d4      	b.n	800a0d0 <_strtod_l+0x8b8>
 800a126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a128:	ea13 0f08 	tst.w	r3, r8
 800a12c:	e7e0      	b.n	800a0f0 <_strtod_l+0x8d8>
 800a12e:	f7ff fb56 	bl	80097de <sulp>
 800a132:	4602      	mov	r2, r0
 800a134:	460b      	mov	r3, r1
 800a136:	ec51 0b18 	vmov	r0, r1, d8
 800a13a:	f7f6 f8c5 	bl	80002c8 <__aeabi_dsub>
 800a13e:	2200      	movs	r2, #0
 800a140:	2300      	movs	r3, #0
 800a142:	4680      	mov	r8, r0
 800a144:	4689      	mov	r9, r1
 800a146:	f7f6 fcdf 	bl	8000b08 <__aeabi_dcmpeq>
 800a14a:	2800      	cmp	r0, #0
 800a14c:	d0c0      	beq.n	800a0d0 <_strtod_l+0x8b8>
 800a14e:	e618      	b.n	8009d82 <_strtod_l+0x56a>
 800a150:	fffffc02 	.word	0xfffffc02
 800a154:	7ff00000 	.word	0x7ff00000
 800a158:	39500000 	.word	0x39500000
 800a15c:	000fffff 	.word	0x000fffff
 800a160:	7fefffff 	.word	0x7fefffff
 800a164:	0800c260 	.word	0x0800c260
 800a168:	4659      	mov	r1, fp
 800a16a:	4628      	mov	r0, r5
 800a16c:	f7ff fac0 	bl	80096f0 <__ratio>
 800a170:	ec57 6b10 	vmov	r6, r7, d0
 800a174:	ee10 0a10 	vmov	r0, s0
 800a178:	2200      	movs	r2, #0
 800a17a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a17e:	4639      	mov	r1, r7
 800a180:	f7f6 fcd6 	bl	8000b30 <__aeabi_dcmple>
 800a184:	2800      	cmp	r0, #0
 800a186:	d071      	beq.n	800a26c <_strtod_l+0xa54>
 800a188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d17c      	bne.n	800a288 <_strtod_l+0xa70>
 800a18e:	f1b8 0f00 	cmp.w	r8, #0
 800a192:	d15a      	bne.n	800a24a <_strtod_l+0xa32>
 800a194:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d15d      	bne.n	800a258 <_strtod_l+0xa40>
 800a19c:	4b90      	ldr	r3, [pc, #576]	; (800a3e0 <_strtod_l+0xbc8>)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	f7f6 fcba 	bl	8000b1c <__aeabi_dcmplt>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d15c      	bne.n	800a266 <_strtod_l+0xa4e>
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	4b8c      	ldr	r3, [pc, #560]	; (800a3e4 <_strtod_l+0xbcc>)
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f7f6 fa40 	bl	8000638 <__aeabi_dmul>
 800a1b8:	4606      	mov	r6, r0
 800a1ba:	460f      	mov	r7, r1
 800a1bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a1c0:	9606      	str	r6, [sp, #24]
 800a1c2:	9307      	str	r3, [sp, #28]
 800a1c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a1cc:	4b86      	ldr	r3, [pc, #536]	; (800a3e8 <_strtod_l+0xbd0>)
 800a1ce:	ea0a 0303 	and.w	r3, sl, r3
 800a1d2:	930d      	str	r3, [sp, #52]	; 0x34
 800a1d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1d6:	4b85      	ldr	r3, [pc, #532]	; (800a3ec <_strtod_l+0xbd4>)
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	f040 8090 	bne.w	800a2fe <_strtod_l+0xae6>
 800a1de:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800a1e2:	ec49 8b10 	vmov	d0, r8, r9
 800a1e6:	f7ff f9b9 	bl	800955c <__ulp>
 800a1ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1ee:	ec51 0b10 	vmov	r0, r1, d0
 800a1f2:	f7f6 fa21 	bl	8000638 <__aeabi_dmul>
 800a1f6:	4642      	mov	r2, r8
 800a1f8:	464b      	mov	r3, r9
 800a1fa:	f7f6 f867 	bl	80002cc <__adddf3>
 800a1fe:	460b      	mov	r3, r1
 800a200:	4979      	ldr	r1, [pc, #484]	; (800a3e8 <_strtod_l+0xbd0>)
 800a202:	4a7b      	ldr	r2, [pc, #492]	; (800a3f0 <_strtod_l+0xbd8>)
 800a204:	4019      	ands	r1, r3
 800a206:	4291      	cmp	r1, r2
 800a208:	4680      	mov	r8, r0
 800a20a:	d944      	bls.n	800a296 <_strtod_l+0xa7e>
 800a20c:	ee18 2a90 	vmov	r2, s17
 800a210:	4b78      	ldr	r3, [pc, #480]	; (800a3f4 <_strtod_l+0xbdc>)
 800a212:	429a      	cmp	r2, r3
 800a214:	d104      	bne.n	800a220 <_strtod_l+0xa08>
 800a216:	ee18 3a10 	vmov	r3, s16
 800a21a:	3301      	adds	r3, #1
 800a21c:	f43f ad40 	beq.w	8009ca0 <_strtod_l+0x488>
 800a220:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800a3f4 <_strtod_l+0xbdc>
 800a224:	f04f 38ff 	mov.w	r8, #4294967295
 800a228:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a22a:	4620      	mov	r0, r4
 800a22c:	f7fe fe6a 	bl	8008f04 <_Bfree>
 800a230:	9905      	ldr	r1, [sp, #20]
 800a232:	4620      	mov	r0, r4
 800a234:	f7fe fe66 	bl	8008f04 <_Bfree>
 800a238:	4659      	mov	r1, fp
 800a23a:	4620      	mov	r0, r4
 800a23c:	f7fe fe62 	bl	8008f04 <_Bfree>
 800a240:	4629      	mov	r1, r5
 800a242:	4620      	mov	r0, r4
 800a244:	f7fe fe5e 	bl	8008f04 <_Bfree>
 800a248:	e609      	b.n	8009e5e <_strtod_l+0x646>
 800a24a:	f1b8 0f01 	cmp.w	r8, #1
 800a24e:	d103      	bne.n	800a258 <_strtod_l+0xa40>
 800a250:	f1b9 0f00 	cmp.w	r9, #0
 800a254:	f43f ad95 	beq.w	8009d82 <_strtod_l+0x56a>
 800a258:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800a3b0 <_strtod_l+0xb98>
 800a25c:	4f60      	ldr	r7, [pc, #384]	; (800a3e0 <_strtod_l+0xbc8>)
 800a25e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a262:	2600      	movs	r6, #0
 800a264:	e7ae      	b.n	800a1c4 <_strtod_l+0x9ac>
 800a266:	4f5f      	ldr	r7, [pc, #380]	; (800a3e4 <_strtod_l+0xbcc>)
 800a268:	2600      	movs	r6, #0
 800a26a:	e7a7      	b.n	800a1bc <_strtod_l+0x9a4>
 800a26c:	4b5d      	ldr	r3, [pc, #372]	; (800a3e4 <_strtod_l+0xbcc>)
 800a26e:	4630      	mov	r0, r6
 800a270:	4639      	mov	r1, r7
 800a272:	2200      	movs	r2, #0
 800a274:	f7f6 f9e0 	bl	8000638 <__aeabi_dmul>
 800a278:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a27a:	4606      	mov	r6, r0
 800a27c:	460f      	mov	r7, r1
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d09c      	beq.n	800a1bc <_strtod_l+0x9a4>
 800a282:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a286:	e79d      	b.n	800a1c4 <_strtod_l+0x9ac>
 800a288:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800a3b8 <_strtod_l+0xba0>
 800a28c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a290:	ec57 6b17 	vmov	r6, r7, d7
 800a294:	e796      	b.n	800a1c4 <_strtod_l+0x9ac>
 800a296:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a29a:	9b04      	ldr	r3, [sp, #16]
 800a29c:	46ca      	mov	sl, r9
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d1c2      	bne.n	800a228 <_strtod_l+0xa10>
 800a2a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2a8:	0d1b      	lsrs	r3, r3, #20
 800a2aa:	051b      	lsls	r3, r3, #20
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d1bb      	bne.n	800a228 <_strtod_l+0xa10>
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	4639      	mov	r1, r7
 800a2b4:	f7f6 fd20 	bl	8000cf8 <__aeabi_d2lz>
 800a2b8:	f7f6 f990 	bl	80005dc <__aeabi_l2d>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	4639      	mov	r1, r7
 800a2c4:	f7f6 f800 	bl	80002c8 <__aeabi_dsub>
 800a2c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a2ce:	ea43 0308 	orr.w	r3, r3, r8
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	4606      	mov	r6, r0
 800a2d6:	460f      	mov	r7, r1
 800a2d8:	d054      	beq.n	800a384 <_strtod_l+0xb6c>
 800a2da:	a339      	add	r3, pc, #228	; (adr r3, 800a3c0 <_strtod_l+0xba8>)
 800a2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e0:	f7f6 fc1c 	bl	8000b1c <__aeabi_dcmplt>
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	f47f ace5 	bne.w	8009cb4 <_strtod_l+0x49c>
 800a2ea:	a337      	add	r3, pc, #220	; (adr r3, 800a3c8 <_strtod_l+0xbb0>)
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	f7f6 fc30 	bl	8000b58 <__aeabi_dcmpgt>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	d095      	beq.n	800a228 <_strtod_l+0xa10>
 800a2fc:	e4da      	b.n	8009cb4 <_strtod_l+0x49c>
 800a2fe:	9b04      	ldr	r3, [sp, #16]
 800a300:	b333      	cbz	r3, 800a350 <_strtod_l+0xb38>
 800a302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a304:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a308:	d822      	bhi.n	800a350 <_strtod_l+0xb38>
 800a30a:	a331      	add	r3, pc, #196	; (adr r3, 800a3d0 <_strtod_l+0xbb8>)
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	4630      	mov	r0, r6
 800a312:	4639      	mov	r1, r7
 800a314:	f7f6 fc0c 	bl	8000b30 <__aeabi_dcmple>
 800a318:	b1a0      	cbz	r0, 800a344 <_strtod_l+0xb2c>
 800a31a:	4639      	mov	r1, r7
 800a31c:	4630      	mov	r0, r6
 800a31e:	f7f6 fc63 	bl	8000be8 <__aeabi_d2uiz>
 800a322:	2801      	cmp	r0, #1
 800a324:	bf38      	it	cc
 800a326:	2001      	movcc	r0, #1
 800a328:	f7f6 f90c 	bl	8000544 <__aeabi_ui2d>
 800a32c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a32e:	4606      	mov	r6, r0
 800a330:	460f      	mov	r7, r1
 800a332:	bb23      	cbnz	r3, 800a37e <_strtod_l+0xb66>
 800a334:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a338:	9010      	str	r0, [sp, #64]	; 0x40
 800a33a:	9311      	str	r3, [sp, #68]	; 0x44
 800a33c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a340:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a346:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a348:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a34c:	1a9b      	subs	r3, r3, r2
 800a34e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a350:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a354:	eeb0 0a48 	vmov.f32	s0, s16
 800a358:	eef0 0a68 	vmov.f32	s1, s17
 800a35c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a360:	f7ff f8fc 	bl	800955c <__ulp>
 800a364:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a368:	ec53 2b10 	vmov	r2, r3, d0
 800a36c:	f7f6 f964 	bl	8000638 <__aeabi_dmul>
 800a370:	ec53 2b18 	vmov	r2, r3, d8
 800a374:	f7f5 ffaa 	bl	80002cc <__adddf3>
 800a378:	4680      	mov	r8, r0
 800a37a:	4689      	mov	r9, r1
 800a37c:	e78d      	b.n	800a29a <_strtod_l+0xa82>
 800a37e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a382:	e7db      	b.n	800a33c <_strtod_l+0xb24>
 800a384:	a314      	add	r3, pc, #80	; (adr r3, 800a3d8 <_strtod_l+0xbc0>)
 800a386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38a:	f7f6 fbc7 	bl	8000b1c <__aeabi_dcmplt>
 800a38e:	e7b3      	b.n	800a2f8 <_strtod_l+0xae0>
 800a390:	2300      	movs	r3, #0
 800a392:	930a      	str	r3, [sp, #40]	; 0x28
 800a394:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a396:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	f7ff ba7c 	b.w	8009896 <_strtod_l+0x7e>
 800a39e:	2a65      	cmp	r2, #101	; 0x65
 800a3a0:	f43f ab75 	beq.w	8009a8e <_strtod_l+0x276>
 800a3a4:	2a45      	cmp	r2, #69	; 0x45
 800a3a6:	f43f ab72 	beq.w	8009a8e <_strtod_l+0x276>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	f7ff bbaa 	b.w	8009b04 <_strtod_l+0x2ec>
 800a3b0:	00000000 	.word	0x00000000
 800a3b4:	bff00000 	.word	0xbff00000
 800a3b8:	00000000 	.word	0x00000000
 800a3bc:	3ff00000 	.word	0x3ff00000
 800a3c0:	94a03595 	.word	0x94a03595
 800a3c4:	3fdfffff 	.word	0x3fdfffff
 800a3c8:	35afe535 	.word	0x35afe535
 800a3cc:	3fe00000 	.word	0x3fe00000
 800a3d0:	ffc00000 	.word	0xffc00000
 800a3d4:	41dfffff 	.word	0x41dfffff
 800a3d8:	94a03595 	.word	0x94a03595
 800a3dc:	3fcfffff 	.word	0x3fcfffff
 800a3e0:	3ff00000 	.word	0x3ff00000
 800a3e4:	3fe00000 	.word	0x3fe00000
 800a3e8:	7ff00000 	.word	0x7ff00000
 800a3ec:	7fe00000 	.word	0x7fe00000
 800a3f0:	7c9fffff 	.word	0x7c9fffff
 800a3f4:	7fefffff 	.word	0x7fefffff

0800a3f8 <_strtod_r>:
 800a3f8:	4b01      	ldr	r3, [pc, #4]	; (800a400 <_strtod_r+0x8>)
 800a3fa:	f7ff ba0d 	b.w	8009818 <_strtod_l>
 800a3fe:	bf00      	nop
 800a400:	20000070 	.word	0x20000070

0800a404 <_strtol_l.constprop.0>:
 800a404:	2b01      	cmp	r3, #1
 800a406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a40a:	d001      	beq.n	800a410 <_strtol_l.constprop.0+0xc>
 800a40c:	2b24      	cmp	r3, #36	; 0x24
 800a40e:	d906      	bls.n	800a41e <_strtol_l.constprop.0+0x1a>
 800a410:	f7fd fd7c 	bl	8007f0c <__errno>
 800a414:	2316      	movs	r3, #22
 800a416:	6003      	str	r3, [r0, #0]
 800a418:	2000      	movs	r0, #0
 800a41a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a41e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a504 <_strtol_l.constprop.0+0x100>
 800a422:	460d      	mov	r5, r1
 800a424:	462e      	mov	r6, r5
 800a426:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a42a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a42e:	f017 0708 	ands.w	r7, r7, #8
 800a432:	d1f7      	bne.n	800a424 <_strtol_l.constprop.0+0x20>
 800a434:	2c2d      	cmp	r4, #45	; 0x2d
 800a436:	d132      	bne.n	800a49e <_strtol_l.constprop.0+0x9a>
 800a438:	782c      	ldrb	r4, [r5, #0]
 800a43a:	2701      	movs	r7, #1
 800a43c:	1cb5      	adds	r5, r6, #2
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d05b      	beq.n	800a4fa <_strtol_l.constprop.0+0xf6>
 800a442:	2b10      	cmp	r3, #16
 800a444:	d109      	bne.n	800a45a <_strtol_l.constprop.0+0x56>
 800a446:	2c30      	cmp	r4, #48	; 0x30
 800a448:	d107      	bne.n	800a45a <_strtol_l.constprop.0+0x56>
 800a44a:	782c      	ldrb	r4, [r5, #0]
 800a44c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a450:	2c58      	cmp	r4, #88	; 0x58
 800a452:	d14d      	bne.n	800a4f0 <_strtol_l.constprop.0+0xec>
 800a454:	786c      	ldrb	r4, [r5, #1]
 800a456:	2310      	movs	r3, #16
 800a458:	3502      	adds	r5, #2
 800a45a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a45e:	f108 38ff 	add.w	r8, r8, #4294967295
 800a462:	f04f 0e00 	mov.w	lr, #0
 800a466:	fbb8 f9f3 	udiv	r9, r8, r3
 800a46a:	4676      	mov	r6, lr
 800a46c:	fb03 8a19 	mls	sl, r3, r9, r8
 800a470:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a474:	f1bc 0f09 	cmp.w	ip, #9
 800a478:	d816      	bhi.n	800a4a8 <_strtol_l.constprop.0+0xa4>
 800a47a:	4664      	mov	r4, ip
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	dd24      	ble.n	800a4ca <_strtol_l.constprop.0+0xc6>
 800a480:	f1be 3fff 	cmp.w	lr, #4294967295
 800a484:	d008      	beq.n	800a498 <_strtol_l.constprop.0+0x94>
 800a486:	45b1      	cmp	r9, r6
 800a488:	d31c      	bcc.n	800a4c4 <_strtol_l.constprop.0+0xc0>
 800a48a:	d101      	bne.n	800a490 <_strtol_l.constprop.0+0x8c>
 800a48c:	45a2      	cmp	sl, r4
 800a48e:	db19      	blt.n	800a4c4 <_strtol_l.constprop.0+0xc0>
 800a490:	fb06 4603 	mla	r6, r6, r3, r4
 800a494:	f04f 0e01 	mov.w	lr, #1
 800a498:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a49c:	e7e8      	b.n	800a470 <_strtol_l.constprop.0+0x6c>
 800a49e:	2c2b      	cmp	r4, #43	; 0x2b
 800a4a0:	bf04      	itt	eq
 800a4a2:	782c      	ldrbeq	r4, [r5, #0]
 800a4a4:	1cb5      	addeq	r5, r6, #2
 800a4a6:	e7ca      	b.n	800a43e <_strtol_l.constprop.0+0x3a>
 800a4a8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a4ac:	f1bc 0f19 	cmp.w	ip, #25
 800a4b0:	d801      	bhi.n	800a4b6 <_strtol_l.constprop.0+0xb2>
 800a4b2:	3c37      	subs	r4, #55	; 0x37
 800a4b4:	e7e2      	b.n	800a47c <_strtol_l.constprop.0+0x78>
 800a4b6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a4ba:	f1bc 0f19 	cmp.w	ip, #25
 800a4be:	d804      	bhi.n	800a4ca <_strtol_l.constprop.0+0xc6>
 800a4c0:	3c57      	subs	r4, #87	; 0x57
 800a4c2:	e7db      	b.n	800a47c <_strtol_l.constprop.0+0x78>
 800a4c4:	f04f 3eff 	mov.w	lr, #4294967295
 800a4c8:	e7e6      	b.n	800a498 <_strtol_l.constprop.0+0x94>
 800a4ca:	f1be 3fff 	cmp.w	lr, #4294967295
 800a4ce:	d105      	bne.n	800a4dc <_strtol_l.constprop.0+0xd8>
 800a4d0:	2322      	movs	r3, #34	; 0x22
 800a4d2:	6003      	str	r3, [r0, #0]
 800a4d4:	4646      	mov	r6, r8
 800a4d6:	b942      	cbnz	r2, 800a4ea <_strtol_l.constprop.0+0xe6>
 800a4d8:	4630      	mov	r0, r6
 800a4da:	e79e      	b.n	800a41a <_strtol_l.constprop.0+0x16>
 800a4dc:	b107      	cbz	r7, 800a4e0 <_strtol_l.constprop.0+0xdc>
 800a4de:	4276      	negs	r6, r6
 800a4e0:	2a00      	cmp	r2, #0
 800a4e2:	d0f9      	beq.n	800a4d8 <_strtol_l.constprop.0+0xd4>
 800a4e4:	f1be 0f00 	cmp.w	lr, #0
 800a4e8:	d000      	beq.n	800a4ec <_strtol_l.constprop.0+0xe8>
 800a4ea:	1e69      	subs	r1, r5, #1
 800a4ec:	6011      	str	r1, [r2, #0]
 800a4ee:	e7f3      	b.n	800a4d8 <_strtol_l.constprop.0+0xd4>
 800a4f0:	2430      	movs	r4, #48	; 0x30
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1b1      	bne.n	800a45a <_strtol_l.constprop.0+0x56>
 800a4f6:	2308      	movs	r3, #8
 800a4f8:	e7af      	b.n	800a45a <_strtol_l.constprop.0+0x56>
 800a4fa:	2c30      	cmp	r4, #48	; 0x30
 800a4fc:	d0a5      	beq.n	800a44a <_strtol_l.constprop.0+0x46>
 800a4fe:	230a      	movs	r3, #10
 800a500:	e7ab      	b.n	800a45a <_strtol_l.constprop.0+0x56>
 800a502:	bf00      	nop
 800a504:	0800c289 	.word	0x0800c289

0800a508 <_strtol_r>:
 800a508:	f7ff bf7c 	b.w	800a404 <_strtol_l.constprop.0>

0800a50c <__ssputs_r>:
 800a50c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a510:	688e      	ldr	r6, [r1, #8]
 800a512:	461f      	mov	r7, r3
 800a514:	42be      	cmp	r6, r7
 800a516:	680b      	ldr	r3, [r1, #0]
 800a518:	4682      	mov	sl, r0
 800a51a:	460c      	mov	r4, r1
 800a51c:	4690      	mov	r8, r2
 800a51e:	d82c      	bhi.n	800a57a <__ssputs_r+0x6e>
 800a520:	898a      	ldrh	r2, [r1, #12]
 800a522:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a526:	d026      	beq.n	800a576 <__ssputs_r+0x6a>
 800a528:	6965      	ldr	r5, [r4, #20]
 800a52a:	6909      	ldr	r1, [r1, #16]
 800a52c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a530:	eba3 0901 	sub.w	r9, r3, r1
 800a534:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a538:	1c7b      	adds	r3, r7, #1
 800a53a:	444b      	add	r3, r9
 800a53c:	106d      	asrs	r5, r5, #1
 800a53e:	429d      	cmp	r5, r3
 800a540:	bf38      	it	cc
 800a542:	461d      	movcc	r5, r3
 800a544:	0553      	lsls	r3, r2, #21
 800a546:	d527      	bpl.n	800a598 <__ssputs_r+0x8c>
 800a548:	4629      	mov	r1, r5
 800a54a:	f7fe fc0f 	bl	8008d6c <_malloc_r>
 800a54e:	4606      	mov	r6, r0
 800a550:	b360      	cbz	r0, 800a5ac <__ssputs_r+0xa0>
 800a552:	6921      	ldr	r1, [r4, #16]
 800a554:	464a      	mov	r2, r9
 800a556:	f7fd fd05 	bl	8007f64 <memcpy>
 800a55a:	89a3      	ldrh	r3, [r4, #12]
 800a55c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a564:	81a3      	strh	r3, [r4, #12]
 800a566:	6126      	str	r6, [r4, #16]
 800a568:	6165      	str	r5, [r4, #20]
 800a56a:	444e      	add	r6, r9
 800a56c:	eba5 0509 	sub.w	r5, r5, r9
 800a570:	6026      	str	r6, [r4, #0]
 800a572:	60a5      	str	r5, [r4, #8]
 800a574:	463e      	mov	r6, r7
 800a576:	42be      	cmp	r6, r7
 800a578:	d900      	bls.n	800a57c <__ssputs_r+0x70>
 800a57a:	463e      	mov	r6, r7
 800a57c:	6820      	ldr	r0, [r4, #0]
 800a57e:	4632      	mov	r2, r6
 800a580:	4641      	mov	r1, r8
 800a582:	f000 fd5c 	bl	800b03e <memmove>
 800a586:	68a3      	ldr	r3, [r4, #8]
 800a588:	1b9b      	subs	r3, r3, r6
 800a58a:	60a3      	str	r3, [r4, #8]
 800a58c:	6823      	ldr	r3, [r4, #0]
 800a58e:	4433      	add	r3, r6
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	2000      	movs	r0, #0
 800a594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a598:	462a      	mov	r2, r5
 800a59a:	f001 f932 	bl	800b802 <_realloc_r>
 800a59e:	4606      	mov	r6, r0
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	d1e0      	bne.n	800a566 <__ssputs_r+0x5a>
 800a5a4:	6921      	ldr	r1, [r4, #16]
 800a5a6:	4650      	mov	r0, sl
 800a5a8:	f7fe fb6c 	bl	8008c84 <_free_r>
 800a5ac:	230c      	movs	r3, #12
 800a5ae:	f8ca 3000 	str.w	r3, [sl]
 800a5b2:	89a3      	ldrh	r3, [r4, #12]
 800a5b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a5be:	e7e9      	b.n	800a594 <__ssputs_r+0x88>

0800a5c0 <_svfiprintf_r>:
 800a5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	4698      	mov	r8, r3
 800a5c6:	898b      	ldrh	r3, [r1, #12]
 800a5c8:	061b      	lsls	r3, r3, #24
 800a5ca:	b09d      	sub	sp, #116	; 0x74
 800a5cc:	4607      	mov	r7, r0
 800a5ce:	460d      	mov	r5, r1
 800a5d0:	4614      	mov	r4, r2
 800a5d2:	d50e      	bpl.n	800a5f2 <_svfiprintf_r+0x32>
 800a5d4:	690b      	ldr	r3, [r1, #16]
 800a5d6:	b963      	cbnz	r3, 800a5f2 <_svfiprintf_r+0x32>
 800a5d8:	2140      	movs	r1, #64	; 0x40
 800a5da:	f7fe fbc7 	bl	8008d6c <_malloc_r>
 800a5de:	6028      	str	r0, [r5, #0]
 800a5e0:	6128      	str	r0, [r5, #16]
 800a5e2:	b920      	cbnz	r0, 800a5ee <_svfiprintf_r+0x2e>
 800a5e4:	230c      	movs	r3, #12
 800a5e6:	603b      	str	r3, [r7, #0]
 800a5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ec:	e0d0      	b.n	800a790 <_svfiprintf_r+0x1d0>
 800a5ee:	2340      	movs	r3, #64	; 0x40
 800a5f0:	616b      	str	r3, [r5, #20]
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f6:	2320      	movs	r3, #32
 800a5f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a600:	2330      	movs	r3, #48	; 0x30
 800a602:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a7a8 <_svfiprintf_r+0x1e8>
 800a606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a60a:	f04f 0901 	mov.w	r9, #1
 800a60e:	4623      	mov	r3, r4
 800a610:	469a      	mov	sl, r3
 800a612:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a616:	b10a      	cbz	r2, 800a61c <_svfiprintf_r+0x5c>
 800a618:	2a25      	cmp	r2, #37	; 0x25
 800a61a:	d1f9      	bne.n	800a610 <_svfiprintf_r+0x50>
 800a61c:	ebba 0b04 	subs.w	fp, sl, r4
 800a620:	d00b      	beq.n	800a63a <_svfiprintf_r+0x7a>
 800a622:	465b      	mov	r3, fp
 800a624:	4622      	mov	r2, r4
 800a626:	4629      	mov	r1, r5
 800a628:	4638      	mov	r0, r7
 800a62a:	f7ff ff6f 	bl	800a50c <__ssputs_r>
 800a62e:	3001      	adds	r0, #1
 800a630:	f000 80a9 	beq.w	800a786 <_svfiprintf_r+0x1c6>
 800a634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a636:	445a      	add	r2, fp
 800a638:	9209      	str	r2, [sp, #36]	; 0x24
 800a63a:	f89a 3000 	ldrb.w	r3, [sl]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	f000 80a1 	beq.w	800a786 <_svfiprintf_r+0x1c6>
 800a644:	2300      	movs	r3, #0
 800a646:	f04f 32ff 	mov.w	r2, #4294967295
 800a64a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a64e:	f10a 0a01 	add.w	sl, sl, #1
 800a652:	9304      	str	r3, [sp, #16]
 800a654:	9307      	str	r3, [sp, #28]
 800a656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a65a:	931a      	str	r3, [sp, #104]	; 0x68
 800a65c:	4654      	mov	r4, sl
 800a65e:	2205      	movs	r2, #5
 800a660:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a664:	4850      	ldr	r0, [pc, #320]	; (800a7a8 <_svfiprintf_r+0x1e8>)
 800a666:	f7f5 fdd3 	bl	8000210 <memchr>
 800a66a:	9a04      	ldr	r2, [sp, #16]
 800a66c:	b9d8      	cbnz	r0, 800a6a6 <_svfiprintf_r+0xe6>
 800a66e:	06d0      	lsls	r0, r2, #27
 800a670:	bf44      	itt	mi
 800a672:	2320      	movmi	r3, #32
 800a674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a678:	0711      	lsls	r1, r2, #28
 800a67a:	bf44      	itt	mi
 800a67c:	232b      	movmi	r3, #43	; 0x2b
 800a67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a682:	f89a 3000 	ldrb.w	r3, [sl]
 800a686:	2b2a      	cmp	r3, #42	; 0x2a
 800a688:	d015      	beq.n	800a6b6 <_svfiprintf_r+0xf6>
 800a68a:	9a07      	ldr	r2, [sp, #28]
 800a68c:	4654      	mov	r4, sl
 800a68e:	2000      	movs	r0, #0
 800a690:	f04f 0c0a 	mov.w	ip, #10
 800a694:	4621      	mov	r1, r4
 800a696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a69a:	3b30      	subs	r3, #48	; 0x30
 800a69c:	2b09      	cmp	r3, #9
 800a69e:	d94d      	bls.n	800a73c <_svfiprintf_r+0x17c>
 800a6a0:	b1b0      	cbz	r0, 800a6d0 <_svfiprintf_r+0x110>
 800a6a2:	9207      	str	r2, [sp, #28]
 800a6a4:	e014      	b.n	800a6d0 <_svfiprintf_r+0x110>
 800a6a6:	eba0 0308 	sub.w	r3, r0, r8
 800a6aa:	fa09 f303 	lsl.w	r3, r9, r3
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	46a2      	mov	sl, r4
 800a6b4:	e7d2      	b.n	800a65c <_svfiprintf_r+0x9c>
 800a6b6:	9b03      	ldr	r3, [sp, #12]
 800a6b8:	1d19      	adds	r1, r3, #4
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	9103      	str	r1, [sp, #12]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bfbb      	ittet	lt
 800a6c2:	425b      	neglt	r3, r3
 800a6c4:	f042 0202 	orrlt.w	r2, r2, #2
 800a6c8:	9307      	strge	r3, [sp, #28]
 800a6ca:	9307      	strlt	r3, [sp, #28]
 800a6cc:	bfb8      	it	lt
 800a6ce:	9204      	strlt	r2, [sp, #16]
 800a6d0:	7823      	ldrb	r3, [r4, #0]
 800a6d2:	2b2e      	cmp	r3, #46	; 0x2e
 800a6d4:	d10c      	bne.n	800a6f0 <_svfiprintf_r+0x130>
 800a6d6:	7863      	ldrb	r3, [r4, #1]
 800a6d8:	2b2a      	cmp	r3, #42	; 0x2a
 800a6da:	d134      	bne.n	800a746 <_svfiprintf_r+0x186>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	1d1a      	adds	r2, r3, #4
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	9203      	str	r2, [sp, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	bfb8      	it	lt
 800a6e8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6ec:	3402      	adds	r4, #2
 800a6ee:	9305      	str	r3, [sp, #20]
 800a6f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a7b8 <_svfiprintf_r+0x1f8>
 800a6f4:	7821      	ldrb	r1, [r4, #0]
 800a6f6:	2203      	movs	r2, #3
 800a6f8:	4650      	mov	r0, sl
 800a6fa:	f7f5 fd89 	bl	8000210 <memchr>
 800a6fe:	b138      	cbz	r0, 800a710 <_svfiprintf_r+0x150>
 800a700:	9b04      	ldr	r3, [sp, #16]
 800a702:	eba0 000a 	sub.w	r0, r0, sl
 800a706:	2240      	movs	r2, #64	; 0x40
 800a708:	4082      	lsls	r2, r0
 800a70a:	4313      	orrs	r3, r2
 800a70c:	3401      	adds	r4, #1
 800a70e:	9304      	str	r3, [sp, #16]
 800a710:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a714:	4825      	ldr	r0, [pc, #148]	; (800a7ac <_svfiprintf_r+0x1ec>)
 800a716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a71a:	2206      	movs	r2, #6
 800a71c:	f7f5 fd78 	bl	8000210 <memchr>
 800a720:	2800      	cmp	r0, #0
 800a722:	d038      	beq.n	800a796 <_svfiprintf_r+0x1d6>
 800a724:	4b22      	ldr	r3, [pc, #136]	; (800a7b0 <_svfiprintf_r+0x1f0>)
 800a726:	bb1b      	cbnz	r3, 800a770 <_svfiprintf_r+0x1b0>
 800a728:	9b03      	ldr	r3, [sp, #12]
 800a72a:	3307      	adds	r3, #7
 800a72c:	f023 0307 	bic.w	r3, r3, #7
 800a730:	3308      	adds	r3, #8
 800a732:	9303      	str	r3, [sp, #12]
 800a734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a736:	4433      	add	r3, r6
 800a738:	9309      	str	r3, [sp, #36]	; 0x24
 800a73a:	e768      	b.n	800a60e <_svfiprintf_r+0x4e>
 800a73c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a740:	460c      	mov	r4, r1
 800a742:	2001      	movs	r0, #1
 800a744:	e7a6      	b.n	800a694 <_svfiprintf_r+0xd4>
 800a746:	2300      	movs	r3, #0
 800a748:	3401      	adds	r4, #1
 800a74a:	9305      	str	r3, [sp, #20]
 800a74c:	4619      	mov	r1, r3
 800a74e:	f04f 0c0a 	mov.w	ip, #10
 800a752:	4620      	mov	r0, r4
 800a754:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a758:	3a30      	subs	r2, #48	; 0x30
 800a75a:	2a09      	cmp	r2, #9
 800a75c:	d903      	bls.n	800a766 <_svfiprintf_r+0x1a6>
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d0c6      	beq.n	800a6f0 <_svfiprintf_r+0x130>
 800a762:	9105      	str	r1, [sp, #20]
 800a764:	e7c4      	b.n	800a6f0 <_svfiprintf_r+0x130>
 800a766:	fb0c 2101 	mla	r1, ip, r1, r2
 800a76a:	4604      	mov	r4, r0
 800a76c:	2301      	movs	r3, #1
 800a76e:	e7f0      	b.n	800a752 <_svfiprintf_r+0x192>
 800a770:	ab03      	add	r3, sp, #12
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	462a      	mov	r2, r5
 800a776:	4b0f      	ldr	r3, [pc, #60]	; (800a7b4 <_svfiprintf_r+0x1f4>)
 800a778:	a904      	add	r1, sp, #16
 800a77a:	4638      	mov	r0, r7
 800a77c:	f7fc fc06 	bl	8006f8c <_printf_float>
 800a780:	1c42      	adds	r2, r0, #1
 800a782:	4606      	mov	r6, r0
 800a784:	d1d6      	bne.n	800a734 <_svfiprintf_r+0x174>
 800a786:	89ab      	ldrh	r3, [r5, #12]
 800a788:	065b      	lsls	r3, r3, #25
 800a78a:	f53f af2d 	bmi.w	800a5e8 <_svfiprintf_r+0x28>
 800a78e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a790:	b01d      	add	sp, #116	; 0x74
 800a792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a796:	ab03      	add	r3, sp, #12
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	462a      	mov	r2, r5
 800a79c:	4b05      	ldr	r3, [pc, #20]	; (800a7b4 <_svfiprintf_r+0x1f4>)
 800a79e:	a904      	add	r1, sp, #16
 800a7a0:	4638      	mov	r0, r7
 800a7a2:	f7fc fe97 	bl	80074d4 <_printf_i>
 800a7a6:	e7eb      	b.n	800a780 <_svfiprintf_r+0x1c0>
 800a7a8:	0800c389 	.word	0x0800c389
 800a7ac:	0800c393 	.word	0x0800c393
 800a7b0:	08006f8d 	.word	0x08006f8d
 800a7b4:	0800a50d 	.word	0x0800a50d
 800a7b8:	0800c38f 	.word	0x0800c38f

0800a7bc <_sungetc_r>:
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	1c4b      	adds	r3, r1, #1
 800a7c0:	4614      	mov	r4, r2
 800a7c2:	d103      	bne.n	800a7cc <_sungetc_r+0x10>
 800a7c4:	f04f 35ff 	mov.w	r5, #4294967295
 800a7c8:	4628      	mov	r0, r5
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	8993      	ldrh	r3, [r2, #12]
 800a7ce:	f023 0320 	bic.w	r3, r3, #32
 800a7d2:	8193      	strh	r3, [r2, #12]
 800a7d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a7d6:	6852      	ldr	r2, [r2, #4]
 800a7d8:	b2cd      	uxtb	r5, r1
 800a7da:	b18b      	cbz	r3, 800a800 <_sungetc_r+0x44>
 800a7dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	dd08      	ble.n	800a7f4 <_sungetc_r+0x38>
 800a7e2:	6823      	ldr	r3, [r4, #0]
 800a7e4:	1e5a      	subs	r2, r3, #1
 800a7e6:	6022      	str	r2, [r4, #0]
 800a7e8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a7ec:	6863      	ldr	r3, [r4, #4]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	6063      	str	r3, [r4, #4]
 800a7f2:	e7e9      	b.n	800a7c8 <_sungetc_r+0xc>
 800a7f4:	4621      	mov	r1, r4
 800a7f6:	f000 fbe8 	bl	800afca <__submore>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	d0f1      	beq.n	800a7e2 <_sungetc_r+0x26>
 800a7fe:	e7e1      	b.n	800a7c4 <_sungetc_r+0x8>
 800a800:	6921      	ldr	r1, [r4, #16]
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	b151      	cbz	r1, 800a81c <_sungetc_r+0x60>
 800a806:	4299      	cmp	r1, r3
 800a808:	d208      	bcs.n	800a81c <_sungetc_r+0x60>
 800a80a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a80e:	42a9      	cmp	r1, r5
 800a810:	d104      	bne.n	800a81c <_sungetc_r+0x60>
 800a812:	3b01      	subs	r3, #1
 800a814:	3201      	adds	r2, #1
 800a816:	6023      	str	r3, [r4, #0]
 800a818:	6062      	str	r2, [r4, #4]
 800a81a:	e7d5      	b.n	800a7c8 <_sungetc_r+0xc>
 800a81c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a820:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a824:	6363      	str	r3, [r4, #52]	; 0x34
 800a826:	2303      	movs	r3, #3
 800a828:	63a3      	str	r3, [r4, #56]	; 0x38
 800a82a:	4623      	mov	r3, r4
 800a82c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	2301      	movs	r3, #1
 800a834:	e7dc      	b.n	800a7f0 <_sungetc_r+0x34>

0800a836 <__ssrefill_r>:
 800a836:	b510      	push	{r4, lr}
 800a838:	460c      	mov	r4, r1
 800a83a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a83c:	b169      	cbz	r1, 800a85a <__ssrefill_r+0x24>
 800a83e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a842:	4299      	cmp	r1, r3
 800a844:	d001      	beq.n	800a84a <__ssrefill_r+0x14>
 800a846:	f7fe fa1d 	bl	8008c84 <_free_r>
 800a84a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a84c:	6063      	str	r3, [r4, #4]
 800a84e:	2000      	movs	r0, #0
 800a850:	6360      	str	r0, [r4, #52]	; 0x34
 800a852:	b113      	cbz	r3, 800a85a <__ssrefill_r+0x24>
 800a854:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a856:	6023      	str	r3, [r4, #0]
 800a858:	bd10      	pop	{r4, pc}
 800a85a:	6923      	ldr	r3, [r4, #16]
 800a85c:	6023      	str	r3, [r4, #0]
 800a85e:	2300      	movs	r3, #0
 800a860:	6063      	str	r3, [r4, #4]
 800a862:	89a3      	ldrh	r3, [r4, #12]
 800a864:	f043 0320 	orr.w	r3, r3, #32
 800a868:	81a3      	strh	r3, [r4, #12]
 800a86a:	f04f 30ff 	mov.w	r0, #4294967295
 800a86e:	e7f3      	b.n	800a858 <__ssrefill_r+0x22>

0800a870 <__ssvfiscanf_r>:
 800a870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a874:	460c      	mov	r4, r1
 800a876:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a87a:	2100      	movs	r1, #0
 800a87c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a880:	49a6      	ldr	r1, [pc, #664]	; (800ab1c <__ssvfiscanf_r+0x2ac>)
 800a882:	91a0      	str	r1, [sp, #640]	; 0x280
 800a884:	f10d 0804 	add.w	r8, sp, #4
 800a888:	49a5      	ldr	r1, [pc, #660]	; (800ab20 <__ssvfiscanf_r+0x2b0>)
 800a88a:	4fa6      	ldr	r7, [pc, #664]	; (800ab24 <__ssvfiscanf_r+0x2b4>)
 800a88c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800ab28 <__ssvfiscanf_r+0x2b8>
 800a890:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a894:	4606      	mov	r6, r0
 800a896:	91a1      	str	r1, [sp, #644]	; 0x284
 800a898:	9300      	str	r3, [sp, #0]
 800a89a:	7813      	ldrb	r3, [r2, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 815a 	beq.w	800ab56 <__ssvfiscanf_r+0x2e6>
 800a8a2:	5cf9      	ldrb	r1, [r7, r3]
 800a8a4:	f011 0108 	ands.w	r1, r1, #8
 800a8a8:	f102 0501 	add.w	r5, r2, #1
 800a8ac:	d019      	beq.n	800a8e2 <__ssvfiscanf_r+0x72>
 800a8ae:	6863      	ldr	r3, [r4, #4]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	dd0f      	ble.n	800a8d4 <__ssvfiscanf_r+0x64>
 800a8b4:	6823      	ldr	r3, [r4, #0]
 800a8b6:	781a      	ldrb	r2, [r3, #0]
 800a8b8:	5cba      	ldrb	r2, [r7, r2]
 800a8ba:	0712      	lsls	r2, r2, #28
 800a8bc:	d401      	bmi.n	800a8c2 <__ssvfiscanf_r+0x52>
 800a8be:	462a      	mov	r2, r5
 800a8c0:	e7eb      	b.n	800a89a <__ssvfiscanf_r+0x2a>
 800a8c2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a8c4:	3201      	adds	r2, #1
 800a8c6:	9245      	str	r2, [sp, #276]	; 0x114
 800a8c8:	6862      	ldr	r2, [r4, #4]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	3a01      	subs	r2, #1
 800a8ce:	6062      	str	r2, [r4, #4]
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	e7ec      	b.n	800a8ae <__ssvfiscanf_r+0x3e>
 800a8d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	4630      	mov	r0, r6
 800a8da:	4798      	blx	r3
 800a8dc:	2800      	cmp	r0, #0
 800a8de:	d0e9      	beq.n	800a8b4 <__ssvfiscanf_r+0x44>
 800a8e0:	e7ed      	b.n	800a8be <__ssvfiscanf_r+0x4e>
 800a8e2:	2b25      	cmp	r3, #37	; 0x25
 800a8e4:	d012      	beq.n	800a90c <__ssvfiscanf_r+0x9c>
 800a8e6:	469a      	mov	sl, r3
 800a8e8:	6863      	ldr	r3, [r4, #4]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f340 8091 	ble.w	800aa12 <__ssvfiscanf_r+0x1a2>
 800a8f0:	6822      	ldr	r2, [r4, #0]
 800a8f2:	7813      	ldrb	r3, [r2, #0]
 800a8f4:	4553      	cmp	r3, sl
 800a8f6:	f040 812e 	bne.w	800ab56 <__ssvfiscanf_r+0x2e6>
 800a8fa:	6863      	ldr	r3, [r4, #4]
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	6063      	str	r3, [r4, #4]
 800a900:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a902:	3201      	adds	r2, #1
 800a904:	3301      	adds	r3, #1
 800a906:	6022      	str	r2, [r4, #0]
 800a908:	9345      	str	r3, [sp, #276]	; 0x114
 800a90a:	e7d8      	b.n	800a8be <__ssvfiscanf_r+0x4e>
 800a90c:	9141      	str	r1, [sp, #260]	; 0x104
 800a90e:	9143      	str	r1, [sp, #268]	; 0x10c
 800a910:	7853      	ldrb	r3, [r2, #1]
 800a912:	2b2a      	cmp	r3, #42	; 0x2a
 800a914:	bf02      	ittt	eq
 800a916:	2310      	moveq	r3, #16
 800a918:	1c95      	addeq	r5, r2, #2
 800a91a:	9341      	streq	r3, [sp, #260]	; 0x104
 800a91c:	220a      	movs	r2, #10
 800a91e:	46aa      	mov	sl, r5
 800a920:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a924:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a928:	2b09      	cmp	r3, #9
 800a92a:	d91c      	bls.n	800a966 <__ssvfiscanf_r+0xf6>
 800a92c:	487e      	ldr	r0, [pc, #504]	; (800ab28 <__ssvfiscanf_r+0x2b8>)
 800a92e:	2203      	movs	r2, #3
 800a930:	f7f5 fc6e 	bl	8000210 <memchr>
 800a934:	b138      	cbz	r0, 800a946 <__ssvfiscanf_r+0xd6>
 800a936:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a938:	eba0 0009 	sub.w	r0, r0, r9
 800a93c:	2301      	movs	r3, #1
 800a93e:	4083      	lsls	r3, r0
 800a940:	4313      	orrs	r3, r2
 800a942:	9341      	str	r3, [sp, #260]	; 0x104
 800a944:	4655      	mov	r5, sl
 800a946:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a94a:	2b78      	cmp	r3, #120	; 0x78
 800a94c:	d806      	bhi.n	800a95c <__ssvfiscanf_r+0xec>
 800a94e:	2b57      	cmp	r3, #87	; 0x57
 800a950:	d810      	bhi.n	800a974 <__ssvfiscanf_r+0x104>
 800a952:	2b25      	cmp	r3, #37	; 0x25
 800a954:	d0c7      	beq.n	800a8e6 <__ssvfiscanf_r+0x76>
 800a956:	d857      	bhi.n	800aa08 <__ssvfiscanf_r+0x198>
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d065      	beq.n	800aa28 <__ssvfiscanf_r+0x1b8>
 800a95c:	2303      	movs	r3, #3
 800a95e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a960:	230a      	movs	r3, #10
 800a962:	9342      	str	r3, [sp, #264]	; 0x108
 800a964:	e076      	b.n	800aa54 <__ssvfiscanf_r+0x1e4>
 800a966:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a968:	fb02 1103 	mla	r1, r2, r3, r1
 800a96c:	3930      	subs	r1, #48	; 0x30
 800a96e:	9143      	str	r1, [sp, #268]	; 0x10c
 800a970:	4655      	mov	r5, sl
 800a972:	e7d4      	b.n	800a91e <__ssvfiscanf_r+0xae>
 800a974:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a978:	2a20      	cmp	r2, #32
 800a97a:	d8ef      	bhi.n	800a95c <__ssvfiscanf_r+0xec>
 800a97c:	a101      	add	r1, pc, #4	; (adr r1, 800a984 <__ssvfiscanf_r+0x114>)
 800a97e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a982:	bf00      	nop
 800a984:	0800aa37 	.word	0x0800aa37
 800a988:	0800a95d 	.word	0x0800a95d
 800a98c:	0800a95d 	.word	0x0800a95d
 800a990:	0800aa95 	.word	0x0800aa95
 800a994:	0800a95d 	.word	0x0800a95d
 800a998:	0800a95d 	.word	0x0800a95d
 800a99c:	0800a95d 	.word	0x0800a95d
 800a9a0:	0800a95d 	.word	0x0800a95d
 800a9a4:	0800a95d 	.word	0x0800a95d
 800a9a8:	0800a95d 	.word	0x0800a95d
 800a9ac:	0800a95d 	.word	0x0800a95d
 800a9b0:	0800aaab 	.word	0x0800aaab
 800a9b4:	0800aa91 	.word	0x0800aa91
 800a9b8:	0800aa0f 	.word	0x0800aa0f
 800a9bc:	0800aa0f 	.word	0x0800aa0f
 800a9c0:	0800aa0f 	.word	0x0800aa0f
 800a9c4:	0800a95d 	.word	0x0800a95d
 800a9c8:	0800aa4d 	.word	0x0800aa4d
 800a9cc:	0800a95d 	.word	0x0800a95d
 800a9d0:	0800a95d 	.word	0x0800a95d
 800a9d4:	0800a95d 	.word	0x0800a95d
 800a9d8:	0800a95d 	.word	0x0800a95d
 800a9dc:	0800aabb 	.word	0x0800aabb
 800a9e0:	0800aa89 	.word	0x0800aa89
 800a9e4:	0800aa2f 	.word	0x0800aa2f
 800a9e8:	0800a95d 	.word	0x0800a95d
 800a9ec:	0800a95d 	.word	0x0800a95d
 800a9f0:	0800aab7 	.word	0x0800aab7
 800a9f4:	0800a95d 	.word	0x0800a95d
 800a9f8:	0800aa91 	.word	0x0800aa91
 800a9fc:	0800a95d 	.word	0x0800a95d
 800aa00:	0800a95d 	.word	0x0800a95d
 800aa04:	0800aa37 	.word	0x0800aa37
 800aa08:	3b45      	subs	r3, #69	; 0x45
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d8a6      	bhi.n	800a95c <__ssvfiscanf_r+0xec>
 800aa0e:	2305      	movs	r3, #5
 800aa10:	e01f      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aa12:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aa14:	4621      	mov	r1, r4
 800aa16:	4630      	mov	r0, r6
 800aa18:	4798      	blx	r3
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	f43f af68 	beq.w	800a8f0 <__ssvfiscanf_r+0x80>
 800aa20:	9844      	ldr	r0, [sp, #272]	; 0x110
 800aa22:	2800      	cmp	r0, #0
 800aa24:	f040 808d 	bne.w	800ab42 <__ssvfiscanf_r+0x2d2>
 800aa28:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2c:	e08f      	b.n	800ab4e <__ssvfiscanf_r+0x2de>
 800aa2e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800aa30:	f042 0220 	orr.w	r2, r2, #32
 800aa34:	9241      	str	r2, [sp, #260]	; 0x104
 800aa36:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800aa38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aa3c:	9241      	str	r2, [sp, #260]	; 0x104
 800aa3e:	2210      	movs	r2, #16
 800aa40:	2b6f      	cmp	r3, #111	; 0x6f
 800aa42:	9242      	str	r2, [sp, #264]	; 0x108
 800aa44:	bf34      	ite	cc
 800aa46:	2303      	movcc	r3, #3
 800aa48:	2304      	movcs	r3, #4
 800aa4a:	e002      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	9342      	str	r3, [sp, #264]	; 0x108
 800aa50:	2303      	movs	r3, #3
 800aa52:	9347      	str	r3, [sp, #284]	; 0x11c
 800aa54:	6863      	ldr	r3, [r4, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	dd3d      	ble.n	800aad6 <__ssvfiscanf_r+0x266>
 800aa5a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aa5c:	0659      	lsls	r1, r3, #25
 800aa5e:	d404      	bmi.n	800aa6a <__ssvfiscanf_r+0x1fa>
 800aa60:	6823      	ldr	r3, [r4, #0]
 800aa62:	781a      	ldrb	r2, [r3, #0]
 800aa64:	5cba      	ldrb	r2, [r7, r2]
 800aa66:	0712      	lsls	r2, r2, #28
 800aa68:	d43c      	bmi.n	800aae4 <__ssvfiscanf_r+0x274>
 800aa6a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	dc4b      	bgt.n	800ab08 <__ssvfiscanf_r+0x298>
 800aa70:	466b      	mov	r3, sp
 800aa72:	4622      	mov	r2, r4
 800aa74:	a941      	add	r1, sp, #260	; 0x104
 800aa76:	4630      	mov	r0, r6
 800aa78:	f000 f872 	bl	800ab60 <_scanf_chars>
 800aa7c:	2801      	cmp	r0, #1
 800aa7e:	d06a      	beq.n	800ab56 <__ssvfiscanf_r+0x2e6>
 800aa80:	2802      	cmp	r0, #2
 800aa82:	f47f af1c 	bne.w	800a8be <__ssvfiscanf_r+0x4e>
 800aa86:	e7cb      	b.n	800aa20 <__ssvfiscanf_r+0x1b0>
 800aa88:	2308      	movs	r3, #8
 800aa8a:	9342      	str	r3, [sp, #264]	; 0x108
 800aa8c:	2304      	movs	r3, #4
 800aa8e:	e7e0      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aa90:	220a      	movs	r2, #10
 800aa92:	e7d5      	b.n	800aa40 <__ssvfiscanf_r+0x1d0>
 800aa94:	4629      	mov	r1, r5
 800aa96:	4640      	mov	r0, r8
 800aa98:	f000 fa5e 	bl	800af58 <__sccl>
 800aa9c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aa9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaa2:	9341      	str	r3, [sp, #260]	; 0x104
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e7d3      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aaaa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aaac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aab0:	9341      	str	r3, [sp, #260]	; 0x104
 800aab2:	2300      	movs	r3, #0
 800aab4:	e7cd      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aab6:	2302      	movs	r3, #2
 800aab8:	e7cb      	b.n	800aa52 <__ssvfiscanf_r+0x1e2>
 800aaba:	9841      	ldr	r0, [sp, #260]	; 0x104
 800aabc:	06c3      	lsls	r3, r0, #27
 800aabe:	f53f aefe 	bmi.w	800a8be <__ssvfiscanf_r+0x4e>
 800aac2:	9b00      	ldr	r3, [sp, #0]
 800aac4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aac6:	1d19      	adds	r1, r3, #4
 800aac8:	9100      	str	r1, [sp, #0]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	07c0      	lsls	r0, r0, #31
 800aace:	bf4c      	ite	mi
 800aad0:	801a      	strhmi	r2, [r3, #0]
 800aad2:	601a      	strpl	r2, [r3, #0]
 800aad4:	e6f3      	b.n	800a8be <__ssvfiscanf_r+0x4e>
 800aad6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aad8:	4621      	mov	r1, r4
 800aada:	4630      	mov	r0, r6
 800aadc:	4798      	blx	r3
 800aade:	2800      	cmp	r0, #0
 800aae0:	d0bb      	beq.n	800aa5a <__ssvfiscanf_r+0x1ea>
 800aae2:	e79d      	b.n	800aa20 <__ssvfiscanf_r+0x1b0>
 800aae4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aae6:	3201      	adds	r2, #1
 800aae8:	9245      	str	r2, [sp, #276]	; 0x114
 800aaea:	6862      	ldr	r2, [r4, #4]
 800aaec:	3a01      	subs	r2, #1
 800aaee:	2a00      	cmp	r2, #0
 800aaf0:	6062      	str	r2, [r4, #4]
 800aaf2:	dd02      	ble.n	800aafa <__ssvfiscanf_r+0x28a>
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	6023      	str	r3, [r4, #0]
 800aaf8:	e7b2      	b.n	800aa60 <__ssvfiscanf_r+0x1f0>
 800aafa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aafc:	4621      	mov	r1, r4
 800aafe:	4630      	mov	r0, r6
 800ab00:	4798      	blx	r3
 800ab02:	2800      	cmp	r0, #0
 800ab04:	d0ac      	beq.n	800aa60 <__ssvfiscanf_r+0x1f0>
 800ab06:	e78b      	b.n	800aa20 <__ssvfiscanf_r+0x1b0>
 800ab08:	2b04      	cmp	r3, #4
 800ab0a:	dc0f      	bgt.n	800ab2c <__ssvfiscanf_r+0x2bc>
 800ab0c:	466b      	mov	r3, sp
 800ab0e:	4622      	mov	r2, r4
 800ab10:	a941      	add	r1, sp, #260	; 0x104
 800ab12:	4630      	mov	r0, r6
 800ab14:	f000 f87e 	bl	800ac14 <_scanf_i>
 800ab18:	e7b0      	b.n	800aa7c <__ssvfiscanf_r+0x20c>
 800ab1a:	bf00      	nop
 800ab1c:	0800a7bd 	.word	0x0800a7bd
 800ab20:	0800a837 	.word	0x0800a837
 800ab24:	0800c289 	.word	0x0800c289
 800ab28:	0800c38f 	.word	0x0800c38f
 800ab2c:	4b0b      	ldr	r3, [pc, #44]	; (800ab5c <__ssvfiscanf_r+0x2ec>)
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	f43f aec5 	beq.w	800a8be <__ssvfiscanf_r+0x4e>
 800ab34:	466b      	mov	r3, sp
 800ab36:	4622      	mov	r2, r4
 800ab38:	a941      	add	r1, sp, #260	; 0x104
 800ab3a:	4630      	mov	r0, r6
 800ab3c:	f7fc fdec 	bl	8007718 <_scanf_float>
 800ab40:	e79c      	b.n	800aa7c <__ssvfiscanf_r+0x20c>
 800ab42:	89a3      	ldrh	r3, [r4, #12]
 800ab44:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ab48:	bf18      	it	ne
 800ab4a:	f04f 30ff 	movne.w	r0, #4294967295
 800ab4e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800ab52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab56:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ab58:	e7f9      	b.n	800ab4e <__ssvfiscanf_r+0x2de>
 800ab5a:	bf00      	nop
 800ab5c:	08007719 	.word	0x08007719

0800ab60 <_scanf_chars>:
 800ab60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab64:	4615      	mov	r5, r2
 800ab66:	688a      	ldr	r2, [r1, #8]
 800ab68:	4680      	mov	r8, r0
 800ab6a:	460c      	mov	r4, r1
 800ab6c:	b932      	cbnz	r2, 800ab7c <_scanf_chars+0x1c>
 800ab6e:	698a      	ldr	r2, [r1, #24]
 800ab70:	2a00      	cmp	r2, #0
 800ab72:	bf0c      	ite	eq
 800ab74:	2201      	moveq	r2, #1
 800ab76:	f04f 32ff 	movne.w	r2, #4294967295
 800ab7a:	608a      	str	r2, [r1, #8]
 800ab7c:	6822      	ldr	r2, [r4, #0]
 800ab7e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800ac10 <_scanf_chars+0xb0>
 800ab82:	06d1      	lsls	r1, r2, #27
 800ab84:	bf5f      	itttt	pl
 800ab86:	681a      	ldrpl	r2, [r3, #0]
 800ab88:	1d11      	addpl	r1, r2, #4
 800ab8a:	6019      	strpl	r1, [r3, #0]
 800ab8c:	6816      	ldrpl	r6, [r2, #0]
 800ab8e:	2700      	movs	r7, #0
 800ab90:	69a0      	ldr	r0, [r4, #24]
 800ab92:	b188      	cbz	r0, 800abb8 <_scanf_chars+0x58>
 800ab94:	2801      	cmp	r0, #1
 800ab96:	d107      	bne.n	800aba8 <_scanf_chars+0x48>
 800ab98:	682a      	ldr	r2, [r5, #0]
 800ab9a:	7811      	ldrb	r1, [r2, #0]
 800ab9c:	6962      	ldr	r2, [r4, #20]
 800ab9e:	5c52      	ldrb	r2, [r2, r1]
 800aba0:	b952      	cbnz	r2, 800abb8 <_scanf_chars+0x58>
 800aba2:	2f00      	cmp	r7, #0
 800aba4:	d031      	beq.n	800ac0a <_scanf_chars+0xaa>
 800aba6:	e022      	b.n	800abee <_scanf_chars+0x8e>
 800aba8:	2802      	cmp	r0, #2
 800abaa:	d120      	bne.n	800abee <_scanf_chars+0x8e>
 800abac:	682b      	ldr	r3, [r5, #0]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800abb4:	071b      	lsls	r3, r3, #28
 800abb6:	d41a      	bmi.n	800abee <_scanf_chars+0x8e>
 800abb8:	6823      	ldr	r3, [r4, #0]
 800abba:	06da      	lsls	r2, r3, #27
 800abbc:	bf5e      	ittt	pl
 800abbe:	682b      	ldrpl	r3, [r5, #0]
 800abc0:	781b      	ldrbpl	r3, [r3, #0]
 800abc2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800abc6:	682a      	ldr	r2, [r5, #0]
 800abc8:	686b      	ldr	r3, [r5, #4]
 800abca:	3201      	adds	r2, #1
 800abcc:	602a      	str	r2, [r5, #0]
 800abce:	68a2      	ldr	r2, [r4, #8]
 800abd0:	3b01      	subs	r3, #1
 800abd2:	3a01      	subs	r2, #1
 800abd4:	606b      	str	r3, [r5, #4]
 800abd6:	3701      	adds	r7, #1
 800abd8:	60a2      	str	r2, [r4, #8]
 800abda:	b142      	cbz	r2, 800abee <_scanf_chars+0x8e>
 800abdc:	2b00      	cmp	r3, #0
 800abde:	dcd7      	bgt.n	800ab90 <_scanf_chars+0x30>
 800abe0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800abe4:	4629      	mov	r1, r5
 800abe6:	4640      	mov	r0, r8
 800abe8:	4798      	blx	r3
 800abea:	2800      	cmp	r0, #0
 800abec:	d0d0      	beq.n	800ab90 <_scanf_chars+0x30>
 800abee:	6823      	ldr	r3, [r4, #0]
 800abf0:	f013 0310 	ands.w	r3, r3, #16
 800abf4:	d105      	bne.n	800ac02 <_scanf_chars+0xa2>
 800abf6:	68e2      	ldr	r2, [r4, #12]
 800abf8:	3201      	adds	r2, #1
 800abfa:	60e2      	str	r2, [r4, #12]
 800abfc:	69a2      	ldr	r2, [r4, #24]
 800abfe:	b102      	cbz	r2, 800ac02 <_scanf_chars+0xa2>
 800ac00:	7033      	strb	r3, [r6, #0]
 800ac02:	6923      	ldr	r3, [r4, #16]
 800ac04:	443b      	add	r3, r7
 800ac06:	6123      	str	r3, [r4, #16]
 800ac08:	2000      	movs	r0, #0
 800ac0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac0e:	bf00      	nop
 800ac10:	0800c289 	.word	0x0800c289

0800ac14 <_scanf_i>:
 800ac14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac18:	4698      	mov	r8, r3
 800ac1a:	4b74      	ldr	r3, [pc, #464]	; (800adec <_scanf_i+0x1d8>)
 800ac1c:	460c      	mov	r4, r1
 800ac1e:	4682      	mov	sl, r0
 800ac20:	4616      	mov	r6, r2
 800ac22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ac26:	b087      	sub	sp, #28
 800ac28:	ab03      	add	r3, sp, #12
 800ac2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ac2e:	4b70      	ldr	r3, [pc, #448]	; (800adf0 <_scanf_i+0x1dc>)
 800ac30:	69a1      	ldr	r1, [r4, #24]
 800ac32:	4a70      	ldr	r2, [pc, #448]	; (800adf4 <_scanf_i+0x1e0>)
 800ac34:	2903      	cmp	r1, #3
 800ac36:	bf18      	it	ne
 800ac38:	461a      	movne	r2, r3
 800ac3a:	68a3      	ldr	r3, [r4, #8]
 800ac3c:	9201      	str	r2, [sp, #4]
 800ac3e:	1e5a      	subs	r2, r3, #1
 800ac40:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ac44:	bf88      	it	hi
 800ac46:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ac4a:	4627      	mov	r7, r4
 800ac4c:	bf82      	ittt	hi
 800ac4e:	eb03 0905 	addhi.w	r9, r3, r5
 800ac52:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ac56:	60a3      	strhi	r3, [r4, #8]
 800ac58:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ac5c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ac60:	bf98      	it	ls
 800ac62:	f04f 0900 	movls.w	r9, #0
 800ac66:	6023      	str	r3, [r4, #0]
 800ac68:	463d      	mov	r5, r7
 800ac6a:	f04f 0b00 	mov.w	fp, #0
 800ac6e:	6831      	ldr	r1, [r6, #0]
 800ac70:	ab03      	add	r3, sp, #12
 800ac72:	7809      	ldrb	r1, [r1, #0]
 800ac74:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ac78:	2202      	movs	r2, #2
 800ac7a:	f7f5 fac9 	bl	8000210 <memchr>
 800ac7e:	b328      	cbz	r0, 800accc <_scanf_i+0xb8>
 800ac80:	f1bb 0f01 	cmp.w	fp, #1
 800ac84:	d159      	bne.n	800ad3a <_scanf_i+0x126>
 800ac86:	6862      	ldr	r2, [r4, #4]
 800ac88:	b92a      	cbnz	r2, 800ac96 <_scanf_i+0x82>
 800ac8a:	6822      	ldr	r2, [r4, #0]
 800ac8c:	2308      	movs	r3, #8
 800ac8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac92:	6063      	str	r3, [r4, #4]
 800ac94:	6022      	str	r2, [r4, #0]
 800ac96:	6822      	ldr	r2, [r4, #0]
 800ac98:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800ac9c:	6022      	str	r2, [r4, #0]
 800ac9e:	68a2      	ldr	r2, [r4, #8]
 800aca0:	1e51      	subs	r1, r2, #1
 800aca2:	60a1      	str	r1, [r4, #8]
 800aca4:	b192      	cbz	r2, 800accc <_scanf_i+0xb8>
 800aca6:	6832      	ldr	r2, [r6, #0]
 800aca8:	1c51      	adds	r1, r2, #1
 800acaa:	6031      	str	r1, [r6, #0]
 800acac:	7812      	ldrb	r2, [r2, #0]
 800acae:	f805 2b01 	strb.w	r2, [r5], #1
 800acb2:	6872      	ldr	r2, [r6, #4]
 800acb4:	3a01      	subs	r2, #1
 800acb6:	2a00      	cmp	r2, #0
 800acb8:	6072      	str	r2, [r6, #4]
 800acba:	dc07      	bgt.n	800accc <_scanf_i+0xb8>
 800acbc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800acc0:	4631      	mov	r1, r6
 800acc2:	4650      	mov	r0, sl
 800acc4:	4790      	blx	r2
 800acc6:	2800      	cmp	r0, #0
 800acc8:	f040 8085 	bne.w	800add6 <_scanf_i+0x1c2>
 800accc:	f10b 0b01 	add.w	fp, fp, #1
 800acd0:	f1bb 0f03 	cmp.w	fp, #3
 800acd4:	d1cb      	bne.n	800ac6e <_scanf_i+0x5a>
 800acd6:	6863      	ldr	r3, [r4, #4]
 800acd8:	b90b      	cbnz	r3, 800acde <_scanf_i+0xca>
 800acda:	230a      	movs	r3, #10
 800acdc:	6063      	str	r3, [r4, #4]
 800acde:	6863      	ldr	r3, [r4, #4]
 800ace0:	4945      	ldr	r1, [pc, #276]	; (800adf8 <_scanf_i+0x1e4>)
 800ace2:	6960      	ldr	r0, [r4, #20]
 800ace4:	1ac9      	subs	r1, r1, r3
 800ace6:	f000 f937 	bl	800af58 <__sccl>
 800acea:	f04f 0b00 	mov.w	fp, #0
 800acee:	68a3      	ldr	r3, [r4, #8]
 800acf0:	6822      	ldr	r2, [r4, #0]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d03d      	beq.n	800ad72 <_scanf_i+0x15e>
 800acf6:	6831      	ldr	r1, [r6, #0]
 800acf8:	6960      	ldr	r0, [r4, #20]
 800acfa:	f891 c000 	ldrb.w	ip, [r1]
 800acfe:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ad02:	2800      	cmp	r0, #0
 800ad04:	d035      	beq.n	800ad72 <_scanf_i+0x15e>
 800ad06:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ad0a:	d124      	bne.n	800ad56 <_scanf_i+0x142>
 800ad0c:	0510      	lsls	r0, r2, #20
 800ad0e:	d522      	bpl.n	800ad56 <_scanf_i+0x142>
 800ad10:	f10b 0b01 	add.w	fp, fp, #1
 800ad14:	f1b9 0f00 	cmp.w	r9, #0
 800ad18:	d003      	beq.n	800ad22 <_scanf_i+0x10e>
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	f109 39ff 	add.w	r9, r9, #4294967295
 800ad20:	60a3      	str	r3, [r4, #8]
 800ad22:	6873      	ldr	r3, [r6, #4]
 800ad24:	3b01      	subs	r3, #1
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	6073      	str	r3, [r6, #4]
 800ad2a:	dd1b      	ble.n	800ad64 <_scanf_i+0x150>
 800ad2c:	6833      	ldr	r3, [r6, #0]
 800ad2e:	3301      	adds	r3, #1
 800ad30:	6033      	str	r3, [r6, #0]
 800ad32:	68a3      	ldr	r3, [r4, #8]
 800ad34:	3b01      	subs	r3, #1
 800ad36:	60a3      	str	r3, [r4, #8]
 800ad38:	e7d9      	b.n	800acee <_scanf_i+0xda>
 800ad3a:	f1bb 0f02 	cmp.w	fp, #2
 800ad3e:	d1ae      	bne.n	800ac9e <_scanf_i+0x8a>
 800ad40:	6822      	ldr	r2, [r4, #0]
 800ad42:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ad46:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ad4a:	d1bf      	bne.n	800accc <_scanf_i+0xb8>
 800ad4c:	2310      	movs	r3, #16
 800ad4e:	6063      	str	r3, [r4, #4]
 800ad50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad54:	e7a2      	b.n	800ac9c <_scanf_i+0x88>
 800ad56:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ad5a:	6022      	str	r2, [r4, #0]
 800ad5c:	780b      	ldrb	r3, [r1, #0]
 800ad5e:	f805 3b01 	strb.w	r3, [r5], #1
 800ad62:	e7de      	b.n	800ad22 <_scanf_i+0x10e>
 800ad64:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ad68:	4631      	mov	r1, r6
 800ad6a:	4650      	mov	r0, sl
 800ad6c:	4798      	blx	r3
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d0df      	beq.n	800ad32 <_scanf_i+0x11e>
 800ad72:	6823      	ldr	r3, [r4, #0]
 800ad74:	05d9      	lsls	r1, r3, #23
 800ad76:	d50d      	bpl.n	800ad94 <_scanf_i+0x180>
 800ad78:	42bd      	cmp	r5, r7
 800ad7a:	d909      	bls.n	800ad90 <_scanf_i+0x17c>
 800ad7c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ad80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad84:	4632      	mov	r2, r6
 800ad86:	4650      	mov	r0, sl
 800ad88:	4798      	blx	r3
 800ad8a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ad8e:	464d      	mov	r5, r9
 800ad90:	42bd      	cmp	r5, r7
 800ad92:	d028      	beq.n	800ade6 <_scanf_i+0x1d2>
 800ad94:	6822      	ldr	r2, [r4, #0]
 800ad96:	f012 0210 	ands.w	r2, r2, #16
 800ad9a:	d113      	bne.n	800adc4 <_scanf_i+0x1b0>
 800ad9c:	702a      	strb	r2, [r5, #0]
 800ad9e:	6863      	ldr	r3, [r4, #4]
 800ada0:	9e01      	ldr	r6, [sp, #4]
 800ada2:	4639      	mov	r1, r7
 800ada4:	4650      	mov	r0, sl
 800ada6:	47b0      	blx	r6
 800ada8:	f8d8 3000 	ldr.w	r3, [r8]
 800adac:	6821      	ldr	r1, [r4, #0]
 800adae:	1d1a      	adds	r2, r3, #4
 800adb0:	f8c8 2000 	str.w	r2, [r8]
 800adb4:	f011 0f20 	tst.w	r1, #32
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	d00f      	beq.n	800addc <_scanf_i+0x1c8>
 800adbc:	6018      	str	r0, [r3, #0]
 800adbe:	68e3      	ldr	r3, [r4, #12]
 800adc0:	3301      	adds	r3, #1
 800adc2:	60e3      	str	r3, [r4, #12]
 800adc4:	6923      	ldr	r3, [r4, #16]
 800adc6:	1bed      	subs	r5, r5, r7
 800adc8:	445d      	add	r5, fp
 800adca:	442b      	add	r3, r5
 800adcc:	6123      	str	r3, [r4, #16]
 800adce:	2000      	movs	r0, #0
 800add0:	b007      	add	sp, #28
 800add2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800add6:	f04f 0b00 	mov.w	fp, #0
 800adda:	e7ca      	b.n	800ad72 <_scanf_i+0x15e>
 800addc:	07ca      	lsls	r2, r1, #31
 800adde:	bf4c      	ite	mi
 800ade0:	8018      	strhmi	r0, [r3, #0]
 800ade2:	6018      	strpl	r0, [r3, #0]
 800ade4:	e7eb      	b.n	800adbe <_scanf_i+0x1aa>
 800ade6:	2001      	movs	r0, #1
 800ade8:	e7f2      	b.n	800add0 <_scanf_i+0x1bc>
 800adea:	bf00      	nop
 800adec:	0800bf84 	.word	0x0800bf84
 800adf0:	0800b945 	.word	0x0800b945
 800adf4:	0800a509 	.word	0x0800a509
 800adf8:	0800c3aa 	.word	0x0800c3aa

0800adfc <__sflush_r>:
 800adfc:	898a      	ldrh	r2, [r1, #12]
 800adfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae02:	4605      	mov	r5, r0
 800ae04:	0710      	lsls	r0, r2, #28
 800ae06:	460c      	mov	r4, r1
 800ae08:	d458      	bmi.n	800aebc <__sflush_r+0xc0>
 800ae0a:	684b      	ldr	r3, [r1, #4]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	dc05      	bgt.n	800ae1c <__sflush_r+0x20>
 800ae10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	dc02      	bgt.n	800ae1c <__sflush_r+0x20>
 800ae16:	2000      	movs	r0, #0
 800ae18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae1e:	2e00      	cmp	r6, #0
 800ae20:	d0f9      	beq.n	800ae16 <__sflush_r+0x1a>
 800ae22:	2300      	movs	r3, #0
 800ae24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae28:	682f      	ldr	r7, [r5, #0]
 800ae2a:	6a21      	ldr	r1, [r4, #32]
 800ae2c:	602b      	str	r3, [r5, #0]
 800ae2e:	d032      	beq.n	800ae96 <__sflush_r+0x9a>
 800ae30:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae32:	89a3      	ldrh	r3, [r4, #12]
 800ae34:	075a      	lsls	r2, r3, #29
 800ae36:	d505      	bpl.n	800ae44 <__sflush_r+0x48>
 800ae38:	6863      	ldr	r3, [r4, #4]
 800ae3a:	1ac0      	subs	r0, r0, r3
 800ae3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae3e:	b10b      	cbz	r3, 800ae44 <__sflush_r+0x48>
 800ae40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae42:	1ac0      	subs	r0, r0, r3
 800ae44:	2300      	movs	r3, #0
 800ae46:	4602      	mov	r2, r0
 800ae48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae4a:	6a21      	ldr	r1, [r4, #32]
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	47b0      	blx	r6
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	89a3      	ldrh	r3, [r4, #12]
 800ae54:	d106      	bne.n	800ae64 <__sflush_r+0x68>
 800ae56:	6829      	ldr	r1, [r5, #0]
 800ae58:	291d      	cmp	r1, #29
 800ae5a:	d82b      	bhi.n	800aeb4 <__sflush_r+0xb8>
 800ae5c:	4a29      	ldr	r2, [pc, #164]	; (800af04 <__sflush_r+0x108>)
 800ae5e:	410a      	asrs	r2, r1
 800ae60:	07d6      	lsls	r6, r2, #31
 800ae62:	d427      	bmi.n	800aeb4 <__sflush_r+0xb8>
 800ae64:	2200      	movs	r2, #0
 800ae66:	6062      	str	r2, [r4, #4]
 800ae68:	04d9      	lsls	r1, r3, #19
 800ae6a:	6922      	ldr	r2, [r4, #16]
 800ae6c:	6022      	str	r2, [r4, #0]
 800ae6e:	d504      	bpl.n	800ae7a <__sflush_r+0x7e>
 800ae70:	1c42      	adds	r2, r0, #1
 800ae72:	d101      	bne.n	800ae78 <__sflush_r+0x7c>
 800ae74:	682b      	ldr	r3, [r5, #0]
 800ae76:	b903      	cbnz	r3, 800ae7a <__sflush_r+0x7e>
 800ae78:	6560      	str	r0, [r4, #84]	; 0x54
 800ae7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae7c:	602f      	str	r7, [r5, #0]
 800ae7e:	2900      	cmp	r1, #0
 800ae80:	d0c9      	beq.n	800ae16 <__sflush_r+0x1a>
 800ae82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae86:	4299      	cmp	r1, r3
 800ae88:	d002      	beq.n	800ae90 <__sflush_r+0x94>
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	f7fd fefa 	bl	8008c84 <_free_r>
 800ae90:	2000      	movs	r0, #0
 800ae92:	6360      	str	r0, [r4, #52]	; 0x34
 800ae94:	e7c0      	b.n	800ae18 <__sflush_r+0x1c>
 800ae96:	2301      	movs	r3, #1
 800ae98:	4628      	mov	r0, r5
 800ae9a:	47b0      	blx	r6
 800ae9c:	1c41      	adds	r1, r0, #1
 800ae9e:	d1c8      	bne.n	800ae32 <__sflush_r+0x36>
 800aea0:	682b      	ldr	r3, [r5, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d0c5      	beq.n	800ae32 <__sflush_r+0x36>
 800aea6:	2b1d      	cmp	r3, #29
 800aea8:	d001      	beq.n	800aeae <__sflush_r+0xb2>
 800aeaa:	2b16      	cmp	r3, #22
 800aeac:	d101      	bne.n	800aeb2 <__sflush_r+0xb6>
 800aeae:	602f      	str	r7, [r5, #0]
 800aeb0:	e7b1      	b.n	800ae16 <__sflush_r+0x1a>
 800aeb2:	89a3      	ldrh	r3, [r4, #12]
 800aeb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeb8:	81a3      	strh	r3, [r4, #12]
 800aeba:	e7ad      	b.n	800ae18 <__sflush_r+0x1c>
 800aebc:	690f      	ldr	r7, [r1, #16]
 800aebe:	2f00      	cmp	r7, #0
 800aec0:	d0a9      	beq.n	800ae16 <__sflush_r+0x1a>
 800aec2:	0793      	lsls	r3, r2, #30
 800aec4:	680e      	ldr	r6, [r1, #0]
 800aec6:	bf08      	it	eq
 800aec8:	694b      	ldreq	r3, [r1, #20]
 800aeca:	600f      	str	r7, [r1, #0]
 800aecc:	bf18      	it	ne
 800aece:	2300      	movne	r3, #0
 800aed0:	eba6 0807 	sub.w	r8, r6, r7
 800aed4:	608b      	str	r3, [r1, #8]
 800aed6:	f1b8 0f00 	cmp.w	r8, #0
 800aeda:	dd9c      	ble.n	800ae16 <__sflush_r+0x1a>
 800aedc:	6a21      	ldr	r1, [r4, #32]
 800aede:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aee0:	4643      	mov	r3, r8
 800aee2:	463a      	mov	r2, r7
 800aee4:	4628      	mov	r0, r5
 800aee6:	47b0      	blx	r6
 800aee8:	2800      	cmp	r0, #0
 800aeea:	dc06      	bgt.n	800aefa <__sflush_r+0xfe>
 800aeec:	89a3      	ldrh	r3, [r4, #12]
 800aeee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aef2:	81a3      	strh	r3, [r4, #12]
 800aef4:	f04f 30ff 	mov.w	r0, #4294967295
 800aef8:	e78e      	b.n	800ae18 <__sflush_r+0x1c>
 800aefa:	4407      	add	r7, r0
 800aefc:	eba8 0800 	sub.w	r8, r8, r0
 800af00:	e7e9      	b.n	800aed6 <__sflush_r+0xda>
 800af02:	bf00      	nop
 800af04:	dfbffffe 	.word	0xdfbffffe

0800af08 <_fflush_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	690b      	ldr	r3, [r1, #16]
 800af0c:	4605      	mov	r5, r0
 800af0e:	460c      	mov	r4, r1
 800af10:	b913      	cbnz	r3, 800af18 <_fflush_r+0x10>
 800af12:	2500      	movs	r5, #0
 800af14:	4628      	mov	r0, r5
 800af16:	bd38      	pop	{r3, r4, r5, pc}
 800af18:	b118      	cbz	r0, 800af22 <_fflush_r+0x1a>
 800af1a:	6a03      	ldr	r3, [r0, #32]
 800af1c:	b90b      	cbnz	r3, 800af22 <_fflush_r+0x1a>
 800af1e:	f7fc fe85 	bl	8007c2c <__sinit>
 800af22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d0f3      	beq.n	800af12 <_fflush_r+0xa>
 800af2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af2c:	07d0      	lsls	r0, r2, #31
 800af2e:	d404      	bmi.n	800af3a <_fflush_r+0x32>
 800af30:	0599      	lsls	r1, r3, #22
 800af32:	d402      	bmi.n	800af3a <_fflush_r+0x32>
 800af34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af36:	f7fd f813 	bl	8007f60 <__retarget_lock_acquire_recursive>
 800af3a:	4628      	mov	r0, r5
 800af3c:	4621      	mov	r1, r4
 800af3e:	f7ff ff5d 	bl	800adfc <__sflush_r>
 800af42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af44:	07da      	lsls	r2, r3, #31
 800af46:	4605      	mov	r5, r0
 800af48:	d4e4      	bmi.n	800af14 <_fflush_r+0xc>
 800af4a:	89a3      	ldrh	r3, [r4, #12]
 800af4c:	059b      	lsls	r3, r3, #22
 800af4e:	d4e1      	bmi.n	800af14 <_fflush_r+0xc>
 800af50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af52:	f7fd f806 	bl	8007f62 <__retarget_lock_release_recursive>
 800af56:	e7dd      	b.n	800af14 <_fflush_r+0xc>

0800af58 <__sccl>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	780b      	ldrb	r3, [r1, #0]
 800af5c:	4604      	mov	r4, r0
 800af5e:	2b5e      	cmp	r3, #94	; 0x5e
 800af60:	bf0b      	itete	eq
 800af62:	784b      	ldrbeq	r3, [r1, #1]
 800af64:	1c4a      	addne	r2, r1, #1
 800af66:	1c8a      	addeq	r2, r1, #2
 800af68:	2100      	movne	r1, #0
 800af6a:	bf08      	it	eq
 800af6c:	2101      	moveq	r1, #1
 800af6e:	3801      	subs	r0, #1
 800af70:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800af74:	f800 1f01 	strb.w	r1, [r0, #1]!
 800af78:	42a8      	cmp	r0, r5
 800af7a:	d1fb      	bne.n	800af74 <__sccl+0x1c>
 800af7c:	b90b      	cbnz	r3, 800af82 <__sccl+0x2a>
 800af7e:	1e50      	subs	r0, r2, #1
 800af80:	bd70      	pop	{r4, r5, r6, pc}
 800af82:	f081 0101 	eor.w	r1, r1, #1
 800af86:	54e1      	strb	r1, [r4, r3]
 800af88:	4610      	mov	r0, r2
 800af8a:	4602      	mov	r2, r0
 800af8c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800af90:	2d2d      	cmp	r5, #45	; 0x2d
 800af92:	d005      	beq.n	800afa0 <__sccl+0x48>
 800af94:	2d5d      	cmp	r5, #93	; 0x5d
 800af96:	d016      	beq.n	800afc6 <__sccl+0x6e>
 800af98:	2d00      	cmp	r5, #0
 800af9a:	d0f1      	beq.n	800af80 <__sccl+0x28>
 800af9c:	462b      	mov	r3, r5
 800af9e:	e7f2      	b.n	800af86 <__sccl+0x2e>
 800afa0:	7846      	ldrb	r6, [r0, #1]
 800afa2:	2e5d      	cmp	r6, #93	; 0x5d
 800afa4:	d0fa      	beq.n	800af9c <__sccl+0x44>
 800afa6:	42b3      	cmp	r3, r6
 800afa8:	dcf8      	bgt.n	800af9c <__sccl+0x44>
 800afaa:	3002      	adds	r0, #2
 800afac:	461a      	mov	r2, r3
 800afae:	3201      	adds	r2, #1
 800afb0:	4296      	cmp	r6, r2
 800afb2:	54a1      	strb	r1, [r4, r2]
 800afb4:	dcfb      	bgt.n	800afae <__sccl+0x56>
 800afb6:	1af2      	subs	r2, r6, r3
 800afb8:	3a01      	subs	r2, #1
 800afba:	1c5d      	adds	r5, r3, #1
 800afbc:	42b3      	cmp	r3, r6
 800afbe:	bfa8      	it	ge
 800afc0:	2200      	movge	r2, #0
 800afc2:	18ab      	adds	r3, r5, r2
 800afc4:	e7e1      	b.n	800af8a <__sccl+0x32>
 800afc6:	4610      	mov	r0, r2
 800afc8:	e7da      	b.n	800af80 <__sccl+0x28>

0800afca <__submore>:
 800afca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afce:	460c      	mov	r4, r1
 800afd0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800afd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afd6:	4299      	cmp	r1, r3
 800afd8:	d11d      	bne.n	800b016 <__submore+0x4c>
 800afda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800afde:	f7fd fec5 	bl	8008d6c <_malloc_r>
 800afe2:	b918      	cbnz	r0, 800afec <__submore+0x22>
 800afe4:	f04f 30ff 	mov.w	r0, #4294967295
 800afe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aff0:	63a3      	str	r3, [r4, #56]	; 0x38
 800aff2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800aff6:	6360      	str	r0, [r4, #52]	; 0x34
 800aff8:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800affc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b000:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b004:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b008:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b00c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b010:	6020      	str	r0, [r4, #0]
 800b012:	2000      	movs	r0, #0
 800b014:	e7e8      	b.n	800afe8 <__submore+0x1e>
 800b016:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b018:	0077      	lsls	r7, r6, #1
 800b01a:	463a      	mov	r2, r7
 800b01c:	f000 fbf1 	bl	800b802 <_realloc_r>
 800b020:	4605      	mov	r5, r0
 800b022:	2800      	cmp	r0, #0
 800b024:	d0de      	beq.n	800afe4 <__submore+0x1a>
 800b026:	eb00 0806 	add.w	r8, r0, r6
 800b02a:	4601      	mov	r1, r0
 800b02c:	4632      	mov	r2, r6
 800b02e:	4640      	mov	r0, r8
 800b030:	f7fc ff98 	bl	8007f64 <memcpy>
 800b034:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b038:	f8c4 8000 	str.w	r8, [r4]
 800b03c:	e7e9      	b.n	800b012 <__submore+0x48>

0800b03e <memmove>:
 800b03e:	4288      	cmp	r0, r1
 800b040:	b510      	push	{r4, lr}
 800b042:	eb01 0402 	add.w	r4, r1, r2
 800b046:	d902      	bls.n	800b04e <memmove+0x10>
 800b048:	4284      	cmp	r4, r0
 800b04a:	4623      	mov	r3, r4
 800b04c:	d807      	bhi.n	800b05e <memmove+0x20>
 800b04e:	1e43      	subs	r3, r0, #1
 800b050:	42a1      	cmp	r1, r4
 800b052:	d008      	beq.n	800b066 <memmove+0x28>
 800b054:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b058:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b05c:	e7f8      	b.n	800b050 <memmove+0x12>
 800b05e:	4402      	add	r2, r0
 800b060:	4601      	mov	r1, r0
 800b062:	428a      	cmp	r2, r1
 800b064:	d100      	bne.n	800b068 <memmove+0x2a>
 800b066:	bd10      	pop	{r4, pc}
 800b068:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b06c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b070:	e7f7      	b.n	800b062 <memmove+0x24>

0800b072 <strncmp>:
 800b072:	b510      	push	{r4, lr}
 800b074:	b16a      	cbz	r2, 800b092 <strncmp+0x20>
 800b076:	3901      	subs	r1, #1
 800b078:	1884      	adds	r4, r0, r2
 800b07a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b07e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b082:	429a      	cmp	r2, r3
 800b084:	d103      	bne.n	800b08e <strncmp+0x1c>
 800b086:	42a0      	cmp	r0, r4
 800b088:	d001      	beq.n	800b08e <strncmp+0x1c>
 800b08a:	2a00      	cmp	r2, #0
 800b08c:	d1f5      	bne.n	800b07a <strncmp+0x8>
 800b08e:	1ad0      	subs	r0, r2, r3
 800b090:	bd10      	pop	{r4, pc}
 800b092:	4610      	mov	r0, r2
 800b094:	e7fc      	b.n	800b090 <strncmp+0x1e>
	...

0800b098 <_sbrk_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	4d06      	ldr	r5, [pc, #24]	; (800b0b4 <_sbrk_r+0x1c>)
 800b09c:	2300      	movs	r3, #0
 800b09e:	4604      	mov	r4, r0
 800b0a0:	4608      	mov	r0, r1
 800b0a2:	602b      	str	r3, [r5, #0]
 800b0a4:	f7f6 fbaa 	bl	80017fc <_sbrk>
 800b0a8:	1c43      	adds	r3, r0, #1
 800b0aa:	d102      	bne.n	800b0b2 <_sbrk_r+0x1a>
 800b0ac:	682b      	ldr	r3, [r5, #0]
 800b0ae:	b103      	cbz	r3, 800b0b2 <_sbrk_r+0x1a>
 800b0b0:	6023      	str	r3, [r4, #0]
 800b0b2:	bd38      	pop	{r3, r4, r5, pc}
 800b0b4:	20004f54 	.word	0x20004f54

0800b0b8 <nan>:
 800b0b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b0c0 <nan+0x8>
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	00000000 	.word	0x00000000
 800b0c4:	7ff80000 	.word	0x7ff80000

0800b0c8 <__assert_func>:
 800b0c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0ca:	4614      	mov	r4, r2
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	4b09      	ldr	r3, [pc, #36]	; (800b0f4 <__assert_func+0x2c>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	68d8      	ldr	r0, [r3, #12]
 800b0d6:	b14c      	cbz	r4, 800b0ec <__assert_func+0x24>
 800b0d8:	4b07      	ldr	r3, [pc, #28]	; (800b0f8 <__assert_func+0x30>)
 800b0da:	9100      	str	r1, [sp, #0]
 800b0dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0e0:	4906      	ldr	r1, [pc, #24]	; (800b0fc <__assert_func+0x34>)
 800b0e2:	462b      	mov	r3, r5
 800b0e4:	f000 fc3e 	bl	800b964 <fiprintf>
 800b0e8:	f000 fc4e 	bl	800b988 <abort>
 800b0ec:	4b04      	ldr	r3, [pc, #16]	; (800b100 <__assert_func+0x38>)
 800b0ee:	461c      	mov	r4, r3
 800b0f0:	e7f3      	b.n	800b0da <__assert_func+0x12>
 800b0f2:	bf00      	nop
 800b0f4:	2000006c 	.word	0x2000006c
 800b0f8:	0800c3bd 	.word	0x0800c3bd
 800b0fc:	0800c3ca 	.word	0x0800c3ca
 800b100:	0800c3f8 	.word	0x0800c3f8

0800b104 <_calloc_r>:
 800b104:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b106:	fba1 2402 	umull	r2, r4, r1, r2
 800b10a:	b94c      	cbnz	r4, 800b120 <_calloc_r+0x1c>
 800b10c:	4611      	mov	r1, r2
 800b10e:	9201      	str	r2, [sp, #4]
 800b110:	f7fd fe2c 	bl	8008d6c <_malloc_r>
 800b114:	9a01      	ldr	r2, [sp, #4]
 800b116:	4605      	mov	r5, r0
 800b118:	b930      	cbnz	r0, 800b128 <_calloc_r+0x24>
 800b11a:	4628      	mov	r0, r5
 800b11c:	b003      	add	sp, #12
 800b11e:	bd30      	pop	{r4, r5, pc}
 800b120:	220c      	movs	r2, #12
 800b122:	6002      	str	r2, [r0, #0]
 800b124:	2500      	movs	r5, #0
 800b126:	e7f8      	b.n	800b11a <_calloc_r+0x16>
 800b128:	4621      	mov	r1, r4
 800b12a:	f7fc fe46 	bl	8007dba <memset>
 800b12e:	e7f4      	b.n	800b11a <_calloc_r+0x16>

0800b130 <rshift>:
 800b130:	6903      	ldr	r3, [r0, #16]
 800b132:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b136:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b13a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b13e:	f100 0414 	add.w	r4, r0, #20
 800b142:	dd45      	ble.n	800b1d0 <rshift+0xa0>
 800b144:	f011 011f 	ands.w	r1, r1, #31
 800b148:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b14c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b150:	d10c      	bne.n	800b16c <rshift+0x3c>
 800b152:	f100 0710 	add.w	r7, r0, #16
 800b156:	4629      	mov	r1, r5
 800b158:	42b1      	cmp	r1, r6
 800b15a:	d334      	bcc.n	800b1c6 <rshift+0x96>
 800b15c:	1a9b      	subs	r3, r3, r2
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	1eea      	subs	r2, r5, #3
 800b162:	4296      	cmp	r6, r2
 800b164:	bf38      	it	cc
 800b166:	2300      	movcc	r3, #0
 800b168:	4423      	add	r3, r4
 800b16a:	e015      	b.n	800b198 <rshift+0x68>
 800b16c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b170:	f1c1 0820 	rsb	r8, r1, #32
 800b174:	40cf      	lsrs	r7, r1
 800b176:	f105 0e04 	add.w	lr, r5, #4
 800b17a:	46a1      	mov	r9, r4
 800b17c:	4576      	cmp	r6, lr
 800b17e:	46f4      	mov	ip, lr
 800b180:	d815      	bhi.n	800b1ae <rshift+0x7e>
 800b182:	1a9a      	subs	r2, r3, r2
 800b184:	0092      	lsls	r2, r2, #2
 800b186:	3a04      	subs	r2, #4
 800b188:	3501      	adds	r5, #1
 800b18a:	42ae      	cmp	r6, r5
 800b18c:	bf38      	it	cc
 800b18e:	2200      	movcc	r2, #0
 800b190:	18a3      	adds	r3, r4, r2
 800b192:	50a7      	str	r7, [r4, r2]
 800b194:	b107      	cbz	r7, 800b198 <rshift+0x68>
 800b196:	3304      	adds	r3, #4
 800b198:	1b1a      	subs	r2, r3, r4
 800b19a:	42a3      	cmp	r3, r4
 800b19c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b1a0:	bf08      	it	eq
 800b1a2:	2300      	moveq	r3, #0
 800b1a4:	6102      	str	r2, [r0, #16]
 800b1a6:	bf08      	it	eq
 800b1a8:	6143      	streq	r3, [r0, #20]
 800b1aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1ae:	f8dc c000 	ldr.w	ip, [ip]
 800b1b2:	fa0c fc08 	lsl.w	ip, ip, r8
 800b1b6:	ea4c 0707 	orr.w	r7, ip, r7
 800b1ba:	f849 7b04 	str.w	r7, [r9], #4
 800b1be:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1c2:	40cf      	lsrs	r7, r1
 800b1c4:	e7da      	b.n	800b17c <rshift+0x4c>
 800b1c6:	f851 cb04 	ldr.w	ip, [r1], #4
 800b1ca:	f847 cf04 	str.w	ip, [r7, #4]!
 800b1ce:	e7c3      	b.n	800b158 <rshift+0x28>
 800b1d0:	4623      	mov	r3, r4
 800b1d2:	e7e1      	b.n	800b198 <rshift+0x68>

0800b1d4 <__hexdig_fun>:
 800b1d4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b1d8:	2b09      	cmp	r3, #9
 800b1da:	d802      	bhi.n	800b1e2 <__hexdig_fun+0xe>
 800b1dc:	3820      	subs	r0, #32
 800b1de:	b2c0      	uxtb	r0, r0
 800b1e0:	4770      	bx	lr
 800b1e2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b1e6:	2b05      	cmp	r3, #5
 800b1e8:	d801      	bhi.n	800b1ee <__hexdig_fun+0x1a>
 800b1ea:	3847      	subs	r0, #71	; 0x47
 800b1ec:	e7f7      	b.n	800b1de <__hexdig_fun+0xa>
 800b1ee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b1f2:	2b05      	cmp	r3, #5
 800b1f4:	d801      	bhi.n	800b1fa <__hexdig_fun+0x26>
 800b1f6:	3827      	subs	r0, #39	; 0x27
 800b1f8:	e7f1      	b.n	800b1de <__hexdig_fun+0xa>
 800b1fa:	2000      	movs	r0, #0
 800b1fc:	4770      	bx	lr
	...

0800b200 <__gethex>:
 800b200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b204:	4617      	mov	r7, r2
 800b206:	680a      	ldr	r2, [r1, #0]
 800b208:	b085      	sub	sp, #20
 800b20a:	f102 0b02 	add.w	fp, r2, #2
 800b20e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b212:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b216:	4681      	mov	r9, r0
 800b218:	468a      	mov	sl, r1
 800b21a:	9302      	str	r3, [sp, #8]
 800b21c:	32fe      	adds	r2, #254	; 0xfe
 800b21e:	eb02 030b 	add.w	r3, r2, fp
 800b222:	46d8      	mov	r8, fp
 800b224:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b228:	9301      	str	r3, [sp, #4]
 800b22a:	2830      	cmp	r0, #48	; 0x30
 800b22c:	d0f7      	beq.n	800b21e <__gethex+0x1e>
 800b22e:	f7ff ffd1 	bl	800b1d4 <__hexdig_fun>
 800b232:	4604      	mov	r4, r0
 800b234:	2800      	cmp	r0, #0
 800b236:	d138      	bne.n	800b2aa <__gethex+0xaa>
 800b238:	49a7      	ldr	r1, [pc, #668]	; (800b4d8 <__gethex+0x2d8>)
 800b23a:	2201      	movs	r2, #1
 800b23c:	4640      	mov	r0, r8
 800b23e:	f7ff ff18 	bl	800b072 <strncmp>
 800b242:	4606      	mov	r6, r0
 800b244:	2800      	cmp	r0, #0
 800b246:	d169      	bne.n	800b31c <__gethex+0x11c>
 800b248:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b24c:	465d      	mov	r5, fp
 800b24e:	f7ff ffc1 	bl	800b1d4 <__hexdig_fun>
 800b252:	2800      	cmp	r0, #0
 800b254:	d064      	beq.n	800b320 <__gethex+0x120>
 800b256:	465a      	mov	r2, fp
 800b258:	7810      	ldrb	r0, [r2, #0]
 800b25a:	2830      	cmp	r0, #48	; 0x30
 800b25c:	4690      	mov	r8, r2
 800b25e:	f102 0201 	add.w	r2, r2, #1
 800b262:	d0f9      	beq.n	800b258 <__gethex+0x58>
 800b264:	f7ff ffb6 	bl	800b1d4 <__hexdig_fun>
 800b268:	2301      	movs	r3, #1
 800b26a:	fab0 f480 	clz	r4, r0
 800b26e:	0964      	lsrs	r4, r4, #5
 800b270:	465e      	mov	r6, fp
 800b272:	9301      	str	r3, [sp, #4]
 800b274:	4642      	mov	r2, r8
 800b276:	4615      	mov	r5, r2
 800b278:	3201      	adds	r2, #1
 800b27a:	7828      	ldrb	r0, [r5, #0]
 800b27c:	f7ff ffaa 	bl	800b1d4 <__hexdig_fun>
 800b280:	2800      	cmp	r0, #0
 800b282:	d1f8      	bne.n	800b276 <__gethex+0x76>
 800b284:	4994      	ldr	r1, [pc, #592]	; (800b4d8 <__gethex+0x2d8>)
 800b286:	2201      	movs	r2, #1
 800b288:	4628      	mov	r0, r5
 800b28a:	f7ff fef2 	bl	800b072 <strncmp>
 800b28e:	b978      	cbnz	r0, 800b2b0 <__gethex+0xb0>
 800b290:	b946      	cbnz	r6, 800b2a4 <__gethex+0xa4>
 800b292:	1c6e      	adds	r6, r5, #1
 800b294:	4632      	mov	r2, r6
 800b296:	4615      	mov	r5, r2
 800b298:	3201      	adds	r2, #1
 800b29a:	7828      	ldrb	r0, [r5, #0]
 800b29c:	f7ff ff9a 	bl	800b1d4 <__hexdig_fun>
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	d1f8      	bne.n	800b296 <__gethex+0x96>
 800b2a4:	1b73      	subs	r3, r6, r5
 800b2a6:	009e      	lsls	r6, r3, #2
 800b2a8:	e004      	b.n	800b2b4 <__gethex+0xb4>
 800b2aa:	2400      	movs	r4, #0
 800b2ac:	4626      	mov	r6, r4
 800b2ae:	e7e1      	b.n	800b274 <__gethex+0x74>
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	d1f7      	bne.n	800b2a4 <__gethex+0xa4>
 800b2b4:	782b      	ldrb	r3, [r5, #0]
 800b2b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b2ba:	2b50      	cmp	r3, #80	; 0x50
 800b2bc:	d13d      	bne.n	800b33a <__gethex+0x13a>
 800b2be:	786b      	ldrb	r3, [r5, #1]
 800b2c0:	2b2b      	cmp	r3, #43	; 0x2b
 800b2c2:	d02f      	beq.n	800b324 <__gethex+0x124>
 800b2c4:	2b2d      	cmp	r3, #45	; 0x2d
 800b2c6:	d031      	beq.n	800b32c <__gethex+0x12c>
 800b2c8:	1c69      	adds	r1, r5, #1
 800b2ca:	f04f 0b00 	mov.w	fp, #0
 800b2ce:	7808      	ldrb	r0, [r1, #0]
 800b2d0:	f7ff ff80 	bl	800b1d4 <__hexdig_fun>
 800b2d4:	1e42      	subs	r2, r0, #1
 800b2d6:	b2d2      	uxtb	r2, r2
 800b2d8:	2a18      	cmp	r2, #24
 800b2da:	d82e      	bhi.n	800b33a <__gethex+0x13a>
 800b2dc:	f1a0 0210 	sub.w	r2, r0, #16
 800b2e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b2e4:	f7ff ff76 	bl	800b1d4 <__hexdig_fun>
 800b2e8:	f100 3cff 	add.w	ip, r0, #4294967295
 800b2ec:	fa5f fc8c 	uxtb.w	ip, ip
 800b2f0:	f1bc 0f18 	cmp.w	ip, #24
 800b2f4:	d91d      	bls.n	800b332 <__gethex+0x132>
 800b2f6:	f1bb 0f00 	cmp.w	fp, #0
 800b2fa:	d000      	beq.n	800b2fe <__gethex+0xfe>
 800b2fc:	4252      	negs	r2, r2
 800b2fe:	4416      	add	r6, r2
 800b300:	f8ca 1000 	str.w	r1, [sl]
 800b304:	b1dc      	cbz	r4, 800b33e <__gethex+0x13e>
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bf14      	ite	ne
 800b30c:	f04f 0800 	movne.w	r8, #0
 800b310:	f04f 0806 	moveq.w	r8, #6
 800b314:	4640      	mov	r0, r8
 800b316:	b005      	add	sp, #20
 800b318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31c:	4645      	mov	r5, r8
 800b31e:	4626      	mov	r6, r4
 800b320:	2401      	movs	r4, #1
 800b322:	e7c7      	b.n	800b2b4 <__gethex+0xb4>
 800b324:	f04f 0b00 	mov.w	fp, #0
 800b328:	1ca9      	adds	r1, r5, #2
 800b32a:	e7d0      	b.n	800b2ce <__gethex+0xce>
 800b32c:	f04f 0b01 	mov.w	fp, #1
 800b330:	e7fa      	b.n	800b328 <__gethex+0x128>
 800b332:	230a      	movs	r3, #10
 800b334:	fb03 0002 	mla	r0, r3, r2, r0
 800b338:	e7d0      	b.n	800b2dc <__gethex+0xdc>
 800b33a:	4629      	mov	r1, r5
 800b33c:	e7e0      	b.n	800b300 <__gethex+0x100>
 800b33e:	eba5 0308 	sub.w	r3, r5, r8
 800b342:	3b01      	subs	r3, #1
 800b344:	4621      	mov	r1, r4
 800b346:	2b07      	cmp	r3, #7
 800b348:	dc0a      	bgt.n	800b360 <__gethex+0x160>
 800b34a:	4648      	mov	r0, r9
 800b34c:	f7fd fd9a 	bl	8008e84 <_Balloc>
 800b350:	4604      	mov	r4, r0
 800b352:	b940      	cbnz	r0, 800b366 <__gethex+0x166>
 800b354:	4b61      	ldr	r3, [pc, #388]	; (800b4dc <__gethex+0x2dc>)
 800b356:	4602      	mov	r2, r0
 800b358:	21e4      	movs	r1, #228	; 0xe4
 800b35a:	4861      	ldr	r0, [pc, #388]	; (800b4e0 <__gethex+0x2e0>)
 800b35c:	f7ff feb4 	bl	800b0c8 <__assert_func>
 800b360:	3101      	adds	r1, #1
 800b362:	105b      	asrs	r3, r3, #1
 800b364:	e7ef      	b.n	800b346 <__gethex+0x146>
 800b366:	f100 0a14 	add.w	sl, r0, #20
 800b36a:	2300      	movs	r3, #0
 800b36c:	495a      	ldr	r1, [pc, #360]	; (800b4d8 <__gethex+0x2d8>)
 800b36e:	f8cd a004 	str.w	sl, [sp, #4]
 800b372:	469b      	mov	fp, r3
 800b374:	45a8      	cmp	r8, r5
 800b376:	d342      	bcc.n	800b3fe <__gethex+0x1fe>
 800b378:	9801      	ldr	r0, [sp, #4]
 800b37a:	f840 bb04 	str.w	fp, [r0], #4
 800b37e:	eba0 000a 	sub.w	r0, r0, sl
 800b382:	1080      	asrs	r0, r0, #2
 800b384:	6120      	str	r0, [r4, #16]
 800b386:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b38a:	4658      	mov	r0, fp
 800b38c:	f7fd fe6c 	bl	8009068 <__hi0bits>
 800b390:	683d      	ldr	r5, [r7, #0]
 800b392:	eba8 0000 	sub.w	r0, r8, r0
 800b396:	42a8      	cmp	r0, r5
 800b398:	dd59      	ble.n	800b44e <__gethex+0x24e>
 800b39a:	eba0 0805 	sub.w	r8, r0, r5
 800b39e:	4641      	mov	r1, r8
 800b3a0:	4620      	mov	r0, r4
 800b3a2:	f7fe f9fb 	bl	800979c <__any_on>
 800b3a6:	4683      	mov	fp, r0
 800b3a8:	b1b8      	cbz	r0, 800b3da <__gethex+0x1da>
 800b3aa:	f108 33ff 	add.w	r3, r8, #4294967295
 800b3ae:	1159      	asrs	r1, r3, #5
 800b3b0:	f003 021f 	and.w	r2, r3, #31
 800b3b4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b3b8:	f04f 0b01 	mov.w	fp, #1
 800b3bc:	fa0b f202 	lsl.w	r2, fp, r2
 800b3c0:	420a      	tst	r2, r1
 800b3c2:	d00a      	beq.n	800b3da <__gethex+0x1da>
 800b3c4:	455b      	cmp	r3, fp
 800b3c6:	dd06      	ble.n	800b3d6 <__gethex+0x1d6>
 800b3c8:	f1a8 0102 	sub.w	r1, r8, #2
 800b3cc:	4620      	mov	r0, r4
 800b3ce:	f7fe f9e5 	bl	800979c <__any_on>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d138      	bne.n	800b448 <__gethex+0x248>
 800b3d6:	f04f 0b02 	mov.w	fp, #2
 800b3da:	4641      	mov	r1, r8
 800b3dc:	4620      	mov	r0, r4
 800b3de:	f7ff fea7 	bl	800b130 <rshift>
 800b3e2:	4446      	add	r6, r8
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	42b3      	cmp	r3, r6
 800b3e8:	da41      	bge.n	800b46e <__gethex+0x26e>
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	4648      	mov	r0, r9
 800b3ee:	f7fd fd89 	bl	8008f04 <_Bfree>
 800b3f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	6013      	str	r3, [r2, #0]
 800b3f8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b3fc:	e78a      	b.n	800b314 <__gethex+0x114>
 800b3fe:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b402:	2a2e      	cmp	r2, #46	; 0x2e
 800b404:	d014      	beq.n	800b430 <__gethex+0x230>
 800b406:	2b20      	cmp	r3, #32
 800b408:	d106      	bne.n	800b418 <__gethex+0x218>
 800b40a:	9b01      	ldr	r3, [sp, #4]
 800b40c:	f843 bb04 	str.w	fp, [r3], #4
 800b410:	f04f 0b00 	mov.w	fp, #0
 800b414:	9301      	str	r3, [sp, #4]
 800b416:	465b      	mov	r3, fp
 800b418:	7828      	ldrb	r0, [r5, #0]
 800b41a:	9303      	str	r3, [sp, #12]
 800b41c:	f7ff feda 	bl	800b1d4 <__hexdig_fun>
 800b420:	9b03      	ldr	r3, [sp, #12]
 800b422:	f000 000f 	and.w	r0, r0, #15
 800b426:	4098      	lsls	r0, r3
 800b428:	ea4b 0b00 	orr.w	fp, fp, r0
 800b42c:	3304      	adds	r3, #4
 800b42e:	e7a1      	b.n	800b374 <__gethex+0x174>
 800b430:	45a8      	cmp	r8, r5
 800b432:	d8e8      	bhi.n	800b406 <__gethex+0x206>
 800b434:	2201      	movs	r2, #1
 800b436:	4628      	mov	r0, r5
 800b438:	9303      	str	r3, [sp, #12]
 800b43a:	f7ff fe1a 	bl	800b072 <strncmp>
 800b43e:	4926      	ldr	r1, [pc, #152]	; (800b4d8 <__gethex+0x2d8>)
 800b440:	9b03      	ldr	r3, [sp, #12]
 800b442:	2800      	cmp	r0, #0
 800b444:	d1df      	bne.n	800b406 <__gethex+0x206>
 800b446:	e795      	b.n	800b374 <__gethex+0x174>
 800b448:	f04f 0b03 	mov.w	fp, #3
 800b44c:	e7c5      	b.n	800b3da <__gethex+0x1da>
 800b44e:	da0b      	bge.n	800b468 <__gethex+0x268>
 800b450:	eba5 0800 	sub.w	r8, r5, r0
 800b454:	4621      	mov	r1, r4
 800b456:	4642      	mov	r2, r8
 800b458:	4648      	mov	r0, r9
 800b45a:	f7fd ff6d 	bl	8009338 <__lshift>
 800b45e:	eba6 0608 	sub.w	r6, r6, r8
 800b462:	4604      	mov	r4, r0
 800b464:	f100 0a14 	add.w	sl, r0, #20
 800b468:	f04f 0b00 	mov.w	fp, #0
 800b46c:	e7ba      	b.n	800b3e4 <__gethex+0x1e4>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	42b3      	cmp	r3, r6
 800b472:	dd73      	ble.n	800b55c <__gethex+0x35c>
 800b474:	1b9e      	subs	r6, r3, r6
 800b476:	42b5      	cmp	r5, r6
 800b478:	dc34      	bgt.n	800b4e4 <__gethex+0x2e4>
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2b02      	cmp	r3, #2
 800b47e:	d023      	beq.n	800b4c8 <__gethex+0x2c8>
 800b480:	2b03      	cmp	r3, #3
 800b482:	d025      	beq.n	800b4d0 <__gethex+0x2d0>
 800b484:	2b01      	cmp	r3, #1
 800b486:	d115      	bne.n	800b4b4 <__gethex+0x2b4>
 800b488:	42b5      	cmp	r5, r6
 800b48a:	d113      	bne.n	800b4b4 <__gethex+0x2b4>
 800b48c:	2d01      	cmp	r5, #1
 800b48e:	d10b      	bne.n	800b4a8 <__gethex+0x2a8>
 800b490:	9a02      	ldr	r2, [sp, #8]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6013      	str	r3, [r2, #0]
 800b496:	2301      	movs	r3, #1
 800b498:	6123      	str	r3, [r4, #16]
 800b49a:	f8ca 3000 	str.w	r3, [sl]
 800b49e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4a0:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b4a4:	601c      	str	r4, [r3, #0]
 800b4a6:	e735      	b.n	800b314 <__gethex+0x114>
 800b4a8:	1e69      	subs	r1, r5, #1
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	f7fe f976 	bl	800979c <__any_on>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d1ed      	bne.n	800b490 <__gethex+0x290>
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	4648      	mov	r0, r9
 800b4b8:	f7fd fd24 	bl	8008f04 <_Bfree>
 800b4bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4be:	2300      	movs	r3, #0
 800b4c0:	6013      	str	r3, [r2, #0]
 800b4c2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b4c6:	e725      	b.n	800b314 <__gethex+0x114>
 800b4c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1f2      	bne.n	800b4b4 <__gethex+0x2b4>
 800b4ce:	e7df      	b.n	800b490 <__gethex+0x290>
 800b4d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1dc      	bne.n	800b490 <__gethex+0x290>
 800b4d6:	e7ed      	b.n	800b4b4 <__gethex+0x2b4>
 800b4d8:	0800c234 	.word	0x0800c234
 800b4dc:	0800c0c7 	.word	0x0800c0c7
 800b4e0:	0800c3f9 	.word	0x0800c3f9
 800b4e4:	f106 38ff 	add.w	r8, r6, #4294967295
 800b4e8:	f1bb 0f00 	cmp.w	fp, #0
 800b4ec:	d133      	bne.n	800b556 <__gethex+0x356>
 800b4ee:	f1b8 0f00 	cmp.w	r8, #0
 800b4f2:	d004      	beq.n	800b4fe <__gethex+0x2fe>
 800b4f4:	4641      	mov	r1, r8
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	f7fe f950 	bl	800979c <__any_on>
 800b4fc:	4683      	mov	fp, r0
 800b4fe:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b502:	2301      	movs	r3, #1
 800b504:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b508:	f008 081f 	and.w	r8, r8, #31
 800b50c:	fa03 f308 	lsl.w	r3, r3, r8
 800b510:	4213      	tst	r3, r2
 800b512:	4631      	mov	r1, r6
 800b514:	4620      	mov	r0, r4
 800b516:	bf18      	it	ne
 800b518:	f04b 0b02 	orrne.w	fp, fp, #2
 800b51c:	1bad      	subs	r5, r5, r6
 800b51e:	f7ff fe07 	bl	800b130 <rshift>
 800b522:	687e      	ldr	r6, [r7, #4]
 800b524:	f04f 0802 	mov.w	r8, #2
 800b528:	f1bb 0f00 	cmp.w	fp, #0
 800b52c:	d04a      	beq.n	800b5c4 <__gethex+0x3c4>
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2b02      	cmp	r3, #2
 800b532:	d016      	beq.n	800b562 <__gethex+0x362>
 800b534:	2b03      	cmp	r3, #3
 800b536:	d018      	beq.n	800b56a <__gethex+0x36a>
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d109      	bne.n	800b550 <__gethex+0x350>
 800b53c:	f01b 0f02 	tst.w	fp, #2
 800b540:	d006      	beq.n	800b550 <__gethex+0x350>
 800b542:	f8da 3000 	ldr.w	r3, [sl]
 800b546:	ea4b 0b03 	orr.w	fp, fp, r3
 800b54a:	f01b 0f01 	tst.w	fp, #1
 800b54e:	d10f      	bne.n	800b570 <__gethex+0x370>
 800b550:	f048 0810 	orr.w	r8, r8, #16
 800b554:	e036      	b.n	800b5c4 <__gethex+0x3c4>
 800b556:	f04f 0b01 	mov.w	fp, #1
 800b55a:	e7d0      	b.n	800b4fe <__gethex+0x2fe>
 800b55c:	f04f 0801 	mov.w	r8, #1
 800b560:	e7e2      	b.n	800b528 <__gethex+0x328>
 800b562:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b564:	f1c3 0301 	rsb	r3, r3, #1
 800b568:	930f      	str	r3, [sp, #60]	; 0x3c
 800b56a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d0ef      	beq.n	800b550 <__gethex+0x350>
 800b570:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b574:	f104 0214 	add.w	r2, r4, #20
 800b578:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b57c:	9301      	str	r3, [sp, #4]
 800b57e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b582:	2300      	movs	r3, #0
 800b584:	4694      	mov	ip, r2
 800b586:	f852 1b04 	ldr.w	r1, [r2], #4
 800b58a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b58e:	d01e      	beq.n	800b5ce <__gethex+0x3ce>
 800b590:	3101      	adds	r1, #1
 800b592:	f8cc 1000 	str.w	r1, [ip]
 800b596:	f1b8 0f02 	cmp.w	r8, #2
 800b59a:	f104 0214 	add.w	r2, r4, #20
 800b59e:	d13d      	bne.n	800b61c <__gethex+0x41c>
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	3b01      	subs	r3, #1
 800b5a4:	42ab      	cmp	r3, r5
 800b5a6:	d10b      	bne.n	800b5c0 <__gethex+0x3c0>
 800b5a8:	1169      	asrs	r1, r5, #5
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	f005 051f 	and.w	r5, r5, #31
 800b5b0:	fa03 f505 	lsl.w	r5, r3, r5
 800b5b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5b8:	421d      	tst	r5, r3
 800b5ba:	bf18      	it	ne
 800b5bc:	f04f 0801 	movne.w	r8, #1
 800b5c0:	f048 0820 	orr.w	r8, r8, #32
 800b5c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5c6:	601c      	str	r4, [r3, #0]
 800b5c8:	9b02      	ldr	r3, [sp, #8]
 800b5ca:	601e      	str	r6, [r3, #0]
 800b5cc:	e6a2      	b.n	800b314 <__gethex+0x114>
 800b5ce:	4290      	cmp	r0, r2
 800b5d0:	f842 3c04 	str.w	r3, [r2, #-4]
 800b5d4:	d8d6      	bhi.n	800b584 <__gethex+0x384>
 800b5d6:	68a2      	ldr	r2, [r4, #8]
 800b5d8:	4593      	cmp	fp, r2
 800b5da:	db17      	blt.n	800b60c <__gethex+0x40c>
 800b5dc:	6861      	ldr	r1, [r4, #4]
 800b5de:	4648      	mov	r0, r9
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	f7fd fc4f 	bl	8008e84 <_Balloc>
 800b5e6:	4682      	mov	sl, r0
 800b5e8:	b918      	cbnz	r0, 800b5f2 <__gethex+0x3f2>
 800b5ea:	4b1b      	ldr	r3, [pc, #108]	; (800b658 <__gethex+0x458>)
 800b5ec:	4602      	mov	r2, r0
 800b5ee:	2184      	movs	r1, #132	; 0x84
 800b5f0:	e6b3      	b.n	800b35a <__gethex+0x15a>
 800b5f2:	6922      	ldr	r2, [r4, #16]
 800b5f4:	3202      	adds	r2, #2
 800b5f6:	f104 010c 	add.w	r1, r4, #12
 800b5fa:	0092      	lsls	r2, r2, #2
 800b5fc:	300c      	adds	r0, #12
 800b5fe:	f7fc fcb1 	bl	8007f64 <memcpy>
 800b602:	4621      	mov	r1, r4
 800b604:	4648      	mov	r0, r9
 800b606:	f7fd fc7d 	bl	8008f04 <_Bfree>
 800b60a:	4654      	mov	r4, sl
 800b60c:	6922      	ldr	r2, [r4, #16]
 800b60e:	1c51      	adds	r1, r2, #1
 800b610:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b614:	6121      	str	r1, [r4, #16]
 800b616:	2101      	movs	r1, #1
 800b618:	6151      	str	r1, [r2, #20]
 800b61a:	e7bc      	b.n	800b596 <__gethex+0x396>
 800b61c:	6921      	ldr	r1, [r4, #16]
 800b61e:	4559      	cmp	r1, fp
 800b620:	dd0b      	ble.n	800b63a <__gethex+0x43a>
 800b622:	2101      	movs	r1, #1
 800b624:	4620      	mov	r0, r4
 800b626:	f7ff fd83 	bl	800b130 <rshift>
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	3601      	adds	r6, #1
 800b62e:	42b3      	cmp	r3, r6
 800b630:	f6ff aedb 	blt.w	800b3ea <__gethex+0x1ea>
 800b634:	f04f 0801 	mov.w	r8, #1
 800b638:	e7c2      	b.n	800b5c0 <__gethex+0x3c0>
 800b63a:	f015 051f 	ands.w	r5, r5, #31
 800b63e:	d0f9      	beq.n	800b634 <__gethex+0x434>
 800b640:	9b01      	ldr	r3, [sp, #4]
 800b642:	441a      	add	r2, r3
 800b644:	f1c5 0520 	rsb	r5, r5, #32
 800b648:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b64c:	f7fd fd0c 	bl	8009068 <__hi0bits>
 800b650:	42a8      	cmp	r0, r5
 800b652:	dbe6      	blt.n	800b622 <__gethex+0x422>
 800b654:	e7ee      	b.n	800b634 <__gethex+0x434>
 800b656:	bf00      	nop
 800b658:	0800c0c7 	.word	0x0800c0c7

0800b65c <L_shift>:
 800b65c:	f1c2 0208 	rsb	r2, r2, #8
 800b660:	0092      	lsls	r2, r2, #2
 800b662:	b570      	push	{r4, r5, r6, lr}
 800b664:	f1c2 0620 	rsb	r6, r2, #32
 800b668:	6843      	ldr	r3, [r0, #4]
 800b66a:	6804      	ldr	r4, [r0, #0]
 800b66c:	fa03 f506 	lsl.w	r5, r3, r6
 800b670:	432c      	orrs	r4, r5
 800b672:	40d3      	lsrs	r3, r2
 800b674:	6004      	str	r4, [r0, #0]
 800b676:	f840 3f04 	str.w	r3, [r0, #4]!
 800b67a:	4288      	cmp	r0, r1
 800b67c:	d3f4      	bcc.n	800b668 <L_shift+0xc>
 800b67e:	bd70      	pop	{r4, r5, r6, pc}

0800b680 <__match>:
 800b680:	b530      	push	{r4, r5, lr}
 800b682:	6803      	ldr	r3, [r0, #0]
 800b684:	3301      	adds	r3, #1
 800b686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b68a:	b914      	cbnz	r4, 800b692 <__match+0x12>
 800b68c:	6003      	str	r3, [r0, #0]
 800b68e:	2001      	movs	r0, #1
 800b690:	bd30      	pop	{r4, r5, pc}
 800b692:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b696:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b69a:	2d19      	cmp	r5, #25
 800b69c:	bf98      	it	ls
 800b69e:	3220      	addls	r2, #32
 800b6a0:	42a2      	cmp	r2, r4
 800b6a2:	d0f0      	beq.n	800b686 <__match+0x6>
 800b6a4:	2000      	movs	r0, #0
 800b6a6:	e7f3      	b.n	800b690 <__match+0x10>

0800b6a8 <__hexnan>:
 800b6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ac:	680b      	ldr	r3, [r1, #0]
 800b6ae:	6801      	ldr	r1, [r0, #0]
 800b6b0:	115e      	asrs	r6, r3, #5
 800b6b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b6b6:	f013 031f 	ands.w	r3, r3, #31
 800b6ba:	b087      	sub	sp, #28
 800b6bc:	bf18      	it	ne
 800b6be:	3604      	addne	r6, #4
 800b6c0:	2500      	movs	r5, #0
 800b6c2:	1f37      	subs	r7, r6, #4
 800b6c4:	4682      	mov	sl, r0
 800b6c6:	4690      	mov	r8, r2
 800b6c8:	9301      	str	r3, [sp, #4]
 800b6ca:	f846 5c04 	str.w	r5, [r6, #-4]
 800b6ce:	46b9      	mov	r9, r7
 800b6d0:	463c      	mov	r4, r7
 800b6d2:	9502      	str	r5, [sp, #8]
 800b6d4:	46ab      	mov	fp, r5
 800b6d6:	784a      	ldrb	r2, [r1, #1]
 800b6d8:	1c4b      	adds	r3, r1, #1
 800b6da:	9303      	str	r3, [sp, #12]
 800b6dc:	b342      	cbz	r2, 800b730 <__hexnan+0x88>
 800b6de:	4610      	mov	r0, r2
 800b6e0:	9105      	str	r1, [sp, #20]
 800b6e2:	9204      	str	r2, [sp, #16]
 800b6e4:	f7ff fd76 	bl	800b1d4 <__hexdig_fun>
 800b6e8:	2800      	cmp	r0, #0
 800b6ea:	d14f      	bne.n	800b78c <__hexnan+0xe4>
 800b6ec:	9a04      	ldr	r2, [sp, #16]
 800b6ee:	9905      	ldr	r1, [sp, #20]
 800b6f0:	2a20      	cmp	r2, #32
 800b6f2:	d818      	bhi.n	800b726 <__hexnan+0x7e>
 800b6f4:	9b02      	ldr	r3, [sp, #8]
 800b6f6:	459b      	cmp	fp, r3
 800b6f8:	dd13      	ble.n	800b722 <__hexnan+0x7a>
 800b6fa:	454c      	cmp	r4, r9
 800b6fc:	d206      	bcs.n	800b70c <__hexnan+0x64>
 800b6fe:	2d07      	cmp	r5, #7
 800b700:	dc04      	bgt.n	800b70c <__hexnan+0x64>
 800b702:	462a      	mov	r2, r5
 800b704:	4649      	mov	r1, r9
 800b706:	4620      	mov	r0, r4
 800b708:	f7ff ffa8 	bl	800b65c <L_shift>
 800b70c:	4544      	cmp	r4, r8
 800b70e:	d950      	bls.n	800b7b2 <__hexnan+0x10a>
 800b710:	2300      	movs	r3, #0
 800b712:	f1a4 0904 	sub.w	r9, r4, #4
 800b716:	f844 3c04 	str.w	r3, [r4, #-4]
 800b71a:	f8cd b008 	str.w	fp, [sp, #8]
 800b71e:	464c      	mov	r4, r9
 800b720:	461d      	mov	r5, r3
 800b722:	9903      	ldr	r1, [sp, #12]
 800b724:	e7d7      	b.n	800b6d6 <__hexnan+0x2e>
 800b726:	2a29      	cmp	r2, #41	; 0x29
 800b728:	d155      	bne.n	800b7d6 <__hexnan+0x12e>
 800b72a:	3102      	adds	r1, #2
 800b72c:	f8ca 1000 	str.w	r1, [sl]
 800b730:	f1bb 0f00 	cmp.w	fp, #0
 800b734:	d04f      	beq.n	800b7d6 <__hexnan+0x12e>
 800b736:	454c      	cmp	r4, r9
 800b738:	d206      	bcs.n	800b748 <__hexnan+0xa0>
 800b73a:	2d07      	cmp	r5, #7
 800b73c:	dc04      	bgt.n	800b748 <__hexnan+0xa0>
 800b73e:	462a      	mov	r2, r5
 800b740:	4649      	mov	r1, r9
 800b742:	4620      	mov	r0, r4
 800b744:	f7ff ff8a 	bl	800b65c <L_shift>
 800b748:	4544      	cmp	r4, r8
 800b74a:	d934      	bls.n	800b7b6 <__hexnan+0x10e>
 800b74c:	f1a8 0204 	sub.w	r2, r8, #4
 800b750:	4623      	mov	r3, r4
 800b752:	f853 1b04 	ldr.w	r1, [r3], #4
 800b756:	f842 1f04 	str.w	r1, [r2, #4]!
 800b75a:	429f      	cmp	r7, r3
 800b75c:	d2f9      	bcs.n	800b752 <__hexnan+0xaa>
 800b75e:	1b3b      	subs	r3, r7, r4
 800b760:	f023 0303 	bic.w	r3, r3, #3
 800b764:	3304      	adds	r3, #4
 800b766:	3e03      	subs	r6, #3
 800b768:	3401      	adds	r4, #1
 800b76a:	42a6      	cmp	r6, r4
 800b76c:	bf38      	it	cc
 800b76e:	2304      	movcc	r3, #4
 800b770:	4443      	add	r3, r8
 800b772:	2200      	movs	r2, #0
 800b774:	f843 2b04 	str.w	r2, [r3], #4
 800b778:	429f      	cmp	r7, r3
 800b77a:	d2fb      	bcs.n	800b774 <__hexnan+0xcc>
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	b91b      	cbnz	r3, 800b788 <__hexnan+0xe0>
 800b780:	4547      	cmp	r7, r8
 800b782:	d126      	bne.n	800b7d2 <__hexnan+0x12a>
 800b784:	2301      	movs	r3, #1
 800b786:	603b      	str	r3, [r7, #0]
 800b788:	2005      	movs	r0, #5
 800b78a:	e025      	b.n	800b7d8 <__hexnan+0x130>
 800b78c:	3501      	adds	r5, #1
 800b78e:	2d08      	cmp	r5, #8
 800b790:	f10b 0b01 	add.w	fp, fp, #1
 800b794:	dd06      	ble.n	800b7a4 <__hexnan+0xfc>
 800b796:	4544      	cmp	r4, r8
 800b798:	d9c3      	bls.n	800b722 <__hexnan+0x7a>
 800b79a:	2300      	movs	r3, #0
 800b79c:	f844 3c04 	str.w	r3, [r4, #-4]
 800b7a0:	2501      	movs	r5, #1
 800b7a2:	3c04      	subs	r4, #4
 800b7a4:	6822      	ldr	r2, [r4, #0]
 800b7a6:	f000 000f 	and.w	r0, r0, #15
 800b7aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b7ae:	6020      	str	r0, [r4, #0]
 800b7b0:	e7b7      	b.n	800b722 <__hexnan+0x7a>
 800b7b2:	2508      	movs	r5, #8
 800b7b4:	e7b5      	b.n	800b722 <__hexnan+0x7a>
 800b7b6:	9b01      	ldr	r3, [sp, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d0df      	beq.n	800b77c <__hexnan+0xd4>
 800b7bc:	f1c3 0320 	rsb	r3, r3, #32
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7c4:	40da      	lsrs	r2, r3
 800b7c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b7ca:	4013      	ands	r3, r2
 800b7cc:	f846 3c04 	str.w	r3, [r6, #-4]
 800b7d0:	e7d4      	b.n	800b77c <__hexnan+0xd4>
 800b7d2:	3f04      	subs	r7, #4
 800b7d4:	e7d2      	b.n	800b77c <__hexnan+0xd4>
 800b7d6:	2004      	movs	r0, #4
 800b7d8:	b007      	add	sp, #28
 800b7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b7de <__ascii_mbtowc>:
 800b7de:	b082      	sub	sp, #8
 800b7e0:	b901      	cbnz	r1, 800b7e4 <__ascii_mbtowc+0x6>
 800b7e2:	a901      	add	r1, sp, #4
 800b7e4:	b142      	cbz	r2, 800b7f8 <__ascii_mbtowc+0x1a>
 800b7e6:	b14b      	cbz	r3, 800b7fc <__ascii_mbtowc+0x1e>
 800b7e8:	7813      	ldrb	r3, [r2, #0]
 800b7ea:	600b      	str	r3, [r1, #0]
 800b7ec:	7812      	ldrb	r2, [r2, #0]
 800b7ee:	1e10      	subs	r0, r2, #0
 800b7f0:	bf18      	it	ne
 800b7f2:	2001      	movne	r0, #1
 800b7f4:	b002      	add	sp, #8
 800b7f6:	4770      	bx	lr
 800b7f8:	4610      	mov	r0, r2
 800b7fa:	e7fb      	b.n	800b7f4 <__ascii_mbtowc+0x16>
 800b7fc:	f06f 0001 	mvn.w	r0, #1
 800b800:	e7f8      	b.n	800b7f4 <__ascii_mbtowc+0x16>

0800b802 <_realloc_r>:
 800b802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b806:	4680      	mov	r8, r0
 800b808:	4614      	mov	r4, r2
 800b80a:	460e      	mov	r6, r1
 800b80c:	b921      	cbnz	r1, 800b818 <_realloc_r+0x16>
 800b80e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b812:	4611      	mov	r1, r2
 800b814:	f7fd baaa 	b.w	8008d6c <_malloc_r>
 800b818:	b92a      	cbnz	r2, 800b826 <_realloc_r+0x24>
 800b81a:	f7fd fa33 	bl	8008c84 <_free_r>
 800b81e:	4625      	mov	r5, r4
 800b820:	4628      	mov	r0, r5
 800b822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b826:	f000 f8b6 	bl	800b996 <_malloc_usable_size_r>
 800b82a:	4284      	cmp	r4, r0
 800b82c:	4607      	mov	r7, r0
 800b82e:	d802      	bhi.n	800b836 <_realloc_r+0x34>
 800b830:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b834:	d812      	bhi.n	800b85c <_realloc_r+0x5a>
 800b836:	4621      	mov	r1, r4
 800b838:	4640      	mov	r0, r8
 800b83a:	f7fd fa97 	bl	8008d6c <_malloc_r>
 800b83e:	4605      	mov	r5, r0
 800b840:	2800      	cmp	r0, #0
 800b842:	d0ed      	beq.n	800b820 <_realloc_r+0x1e>
 800b844:	42bc      	cmp	r4, r7
 800b846:	4622      	mov	r2, r4
 800b848:	4631      	mov	r1, r6
 800b84a:	bf28      	it	cs
 800b84c:	463a      	movcs	r2, r7
 800b84e:	f7fc fb89 	bl	8007f64 <memcpy>
 800b852:	4631      	mov	r1, r6
 800b854:	4640      	mov	r0, r8
 800b856:	f7fd fa15 	bl	8008c84 <_free_r>
 800b85a:	e7e1      	b.n	800b820 <_realloc_r+0x1e>
 800b85c:	4635      	mov	r5, r6
 800b85e:	e7df      	b.n	800b820 <_realloc_r+0x1e>

0800b860 <_strtoul_l.constprop.0>:
 800b860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b864:	4f36      	ldr	r7, [pc, #216]	; (800b940 <_strtoul_l.constprop.0+0xe0>)
 800b866:	4686      	mov	lr, r0
 800b868:	460d      	mov	r5, r1
 800b86a:	4628      	mov	r0, r5
 800b86c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b870:	5d3e      	ldrb	r6, [r7, r4]
 800b872:	f016 0608 	ands.w	r6, r6, #8
 800b876:	d1f8      	bne.n	800b86a <_strtoul_l.constprop.0+0xa>
 800b878:	2c2d      	cmp	r4, #45	; 0x2d
 800b87a:	d130      	bne.n	800b8de <_strtoul_l.constprop.0+0x7e>
 800b87c:	782c      	ldrb	r4, [r5, #0]
 800b87e:	2601      	movs	r6, #1
 800b880:	1c85      	adds	r5, r0, #2
 800b882:	2b00      	cmp	r3, #0
 800b884:	d057      	beq.n	800b936 <_strtoul_l.constprop.0+0xd6>
 800b886:	2b10      	cmp	r3, #16
 800b888:	d109      	bne.n	800b89e <_strtoul_l.constprop.0+0x3e>
 800b88a:	2c30      	cmp	r4, #48	; 0x30
 800b88c:	d107      	bne.n	800b89e <_strtoul_l.constprop.0+0x3e>
 800b88e:	7828      	ldrb	r0, [r5, #0]
 800b890:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b894:	2858      	cmp	r0, #88	; 0x58
 800b896:	d149      	bne.n	800b92c <_strtoul_l.constprop.0+0xcc>
 800b898:	786c      	ldrb	r4, [r5, #1]
 800b89a:	2310      	movs	r3, #16
 800b89c:	3502      	adds	r5, #2
 800b89e:	f04f 38ff 	mov.w	r8, #4294967295
 800b8a2:	2700      	movs	r7, #0
 800b8a4:	fbb8 f8f3 	udiv	r8, r8, r3
 800b8a8:	fb03 f908 	mul.w	r9, r3, r8
 800b8ac:	ea6f 0909 	mvn.w	r9, r9
 800b8b0:	4638      	mov	r0, r7
 800b8b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b8b6:	f1bc 0f09 	cmp.w	ip, #9
 800b8ba:	d815      	bhi.n	800b8e8 <_strtoul_l.constprop.0+0x88>
 800b8bc:	4664      	mov	r4, ip
 800b8be:	42a3      	cmp	r3, r4
 800b8c0:	dd23      	ble.n	800b90a <_strtoul_l.constprop.0+0xaa>
 800b8c2:	f1b7 3fff 	cmp.w	r7, #4294967295
 800b8c6:	d007      	beq.n	800b8d8 <_strtoul_l.constprop.0+0x78>
 800b8c8:	4580      	cmp	r8, r0
 800b8ca:	d31b      	bcc.n	800b904 <_strtoul_l.constprop.0+0xa4>
 800b8cc:	d101      	bne.n	800b8d2 <_strtoul_l.constprop.0+0x72>
 800b8ce:	45a1      	cmp	r9, r4
 800b8d0:	db18      	blt.n	800b904 <_strtoul_l.constprop.0+0xa4>
 800b8d2:	fb00 4003 	mla	r0, r0, r3, r4
 800b8d6:	2701      	movs	r7, #1
 800b8d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b8dc:	e7e9      	b.n	800b8b2 <_strtoul_l.constprop.0+0x52>
 800b8de:	2c2b      	cmp	r4, #43	; 0x2b
 800b8e0:	bf04      	itt	eq
 800b8e2:	782c      	ldrbeq	r4, [r5, #0]
 800b8e4:	1c85      	addeq	r5, r0, #2
 800b8e6:	e7cc      	b.n	800b882 <_strtoul_l.constprop.0+0x22>
 800b8e8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b8ec:	f1bc 0f19 	cmp.w	ip, #25
 800b8f0:	d801      	bhi.n	800b8f6 <_strtoul_l.constprop.0+0x96>
 800b8f2:	3c37      	subs	r4, #55	; 0x37
 800b8f4:	e7e3      	b.n	800b8be <_strtoul_l.constprop.0+0x5e>
 800b8f6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b8fa:	f1bc 0f19 	cmp.w	ip, #25
 800b8fe:	d804      	bhi.n	800b90a <_strtoul_l.constprop.0+0xaa>
 800b900:	3c57      	subs	r4, #87	; 0x57
 800b902:	e7dc      	b.n	800b8be <_strtoul_l.constprop.0+0x5e>
 800b904:	f04f 37ff 	mov.w	r7, #4294967295
 800b908:	e7e6      	b.n	800b8d8 <_strtoul_l.constprop.0+0x78>
 800b90a:	1c7b      	adds	r3, r7, #1
 800b90c:	d106      	bne.n	800b91c <_strtoul_l.constprop.0+0xbc>
 800b90e:	2322      	movs	r3, #34	; 0x22
 800b910:	f8ce 3000 	str.w	r3, [lr]
 800b914:	4638      	mov	r0, r7
 800b916:	b932      	cbnz	r2, 800b926 <_strtoul_l.constprop.0+0xc6>
 800b918:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b91c:	b106      	cbz	r6, 800b920 <_strtoul_l.constprop.0+0xc0>
 800b91e:	4240      	negs	r0, r0
 800b920:	2a00      	cmp	r2, #0
 800b922:	d0f9      	beq.n	800b918 <_strtoul_l.constprop.0+0xb8>
 800b924:	b107      	cbz	r7, 800b928 <_strtoul_l.constprop.0+0xc8>
 800b926:	1e69      	subs	r1, r5, #1
 800b928:	6011      	str	r1, [r2, #0]
 800b92a:	e7f5      	b.n	800b918 <_strtoul_l.constprop.0+0xb8>
 800b92c:	2430      	movs	r4, #48	; 0x30
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d1b5      	bne.n	800b89e <_strtoul_l.constprop.0+0x3e>
 800b932:	2308      	movs	r3, #8
 800b934:	e7b3      	b.n	800b89e <_strtoul_l.constprop.0+0x3e>
 800b936:	2c30      	cmp	r4, #48	; 0x30
 800b938:	d0a9      	beq.n	800b88e <_strtoul_l.constprop.0+0x2e>
 800b93a:	230a      	movs	r3, #10
 800b93c:	e7af      	b.n	800b89e <_strtoul_l.constprop.0+0x3e>
 800b93e:	bf00      	nop
 800b940:	0800c289 	.word	0x0800c289

0800b944 <_strtoul_r>:
 800b944:	f7ff bf8c 	b.w	800b860 <_strtoul_l.constprop.0>

0800b948 <__ascii_wctomb>:
 800b948:	b149      	cbz	r1, 800b95e <__ascii_wctomb+0x16>
 800b94a:	2aff      	cmp	r2, #255	; 0xff
 800b94c:	bf85      	ittet	hi
 800b94e:	238a      	movhi	r3, #138	; 0x8a
 800b950:	6003      	strhi	r3, [r0, #0]
 800b952:	700a      	strbls	r2, [r1, #0]
 800b954:	f04f 30ff 	movhi.w	r0, #4294967295
 800b958:	bf98      	it	ls
 800b95a:	2001      	movls	r0, #1
 800b95c:	4770      	bx	lr
 800b95e:	4608      	mov	r0, r1
 800b960:	4770      	bx	lr
	...

0800b964 <fiprintf>:
 800b964:	b40e      	push	{r1, r2, r3}
 800b966:	b503      	push	{r0, r1, lr}
 800b968:	4601      	mov	r1, r0
 800b96a:	ab03      	add	r3, sp, #12
 800b96c:	4805      	ldr	r0, [pc, #20]	; (800b984 <fiprintf+0x20>)
 800b96e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b972:	6800      	ldr	r0, [r0, #0]
 800b974:	9301      	str	r3, [sp, #4]
 800b976:	f000 f83f 	bl	800b9f8 <_vfiprintf_r>
 800b97a:	b002      	add	sp, #8
 800b97c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b980:	b003      	add	sp, #12
 800b982:	4770      	bx	lr
 800b984:	2000006c 	.word	0x2000006c

0800b988 <abort>:
 800b988:	b508      	push	{r3, lr}
 800b98a:	2006      	movs	r0, #6
 800b98c:	f000 fa0c 	bl	800bda8 <raise>
 800b990:	2001      	movs	r0, #1
 800b992:	f7f5 febb 	bl	800170c <_exit>

0800b996 <_malloc_usable_size_r>:
 800b996:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b99a:	1f18      	subs	r0, r3, #4
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	bfbc      	itt	lt
 800b9a0:	580b      	ldrlt	r3, [r1, r0]
 800b9a2:	18c0      	addlt	r0, r0, r3
 800b9a4:	4770      	bx	lr

0800b9a6 <__sfputc_r>:
 800b9a6:	6893      	ldr	r3, [r2, #8]
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	b410      	push	{r4}
 800b9ae:	6093      	str	r3, [r2, #8]
 800b9b0:	da08      	bge.n	800b9c4 <__sfputc_r+0x1e>
 800b9b2:	6994      	ldr	r4, [r2, #24]
 800b9b4:	42a3      	cmp	r3, r4
 800b9b6:	db01      	blt.n	800b9bc <__sfputc_r+0x16>
 800b9b8:	290a      	cmp	r1, #10
 800b9ba:	d103      	bne.n	800b9c4 <__sfputc_r+0x1e>
 800b9bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9c0:	f000 b934 	b.w	800bc2c <__swbuf_r>
 800b9c4:	6813      	ldr	r3, [r2, #0]
 800b9c6:	1c58      	adds	r0, r3, #1
 800b9c8:	6010      	str	r0, [r2, #0]
 800b9ca:	7019      	strb	r1, [r3, #0]
 800b9cc:	4608      	mov	r0, r1
 800b9ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <__sfputs_r>:
 800b9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	460f      	mov	r7, r1
 800b9da:	4614      	mov	r4, r2
 800b9dc:	18d5      	adds	r5, r2, r3
 800b9de:	42ac      	cmp	r4, r5
 800b9e0:	d101      	bne.n	800b9e6 <__sfputs_r+0x12>
 800b9e2:	2000      	movs	r0, #0
 800b9e4:	e007      	b.n	800b9f6 <__sfputs_r+0x22>
 800b9e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9ea:	463a      	mov	r2, r7
 800b9ec:	4630      	mov	r0, r6
 800b9ee:	f7ff ffda 	bl	800b9a6 <__sfputc_r>
 800b9f2:	1c43      	adds	r3, r0, #1
 800b9f4:	d1f3      	bne.n	800b9de <__sfputs_r+0xa>
 800b9f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9f8 <_vfiprintf_r>:
 800b9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9fc:	460d      	mov	r5, r1
 800b9fe:	b09d      	sub	sp, #116	; 0x74
 800ba00:	4614      	mov	r4, r2
 800ba02:	4698      	mov	r8, r3
 800ba04:	4606      	mov	r6, r0
 800ba06:	b118      	cbz	r0, 800ba10 <_vfiprintf_r+0x18>
 800ba08:	6a03      	ldr	r3, [r0, #32]
 800ba0a:	b90b      	cbnz	r3, 800ba10 <_vfiprintf_r+0x18>
 800ba0c:	f7fc f90e 	bl	8007c2c <__sinit>
 800ba10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba12:	07d9      	lsls	r1, r3, #31
 800ba14:	d405      	bmi.n	800ba22 <_vfiprintf_r+0x2a>
 800ba16:	89ab      	ldrh	r3, [r5, #12]
 800ba18:	059a      	lsls	r2, r3, #22
 800ba1a:	d402      	bmi.n	800ba22 <_vfiprintf_r+0x2a>
 800ba1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba1e:	f7fc fa9f 	bl	8007f60 <__retarget_lock_acquire_recursive>
 800ba22:	89ab      	ldrh	r3, [r5, #12]
 800ba24:	071b      	lsls	r3, r3, #28
 800ba26:	d501      	bpl.n	800ba2c <_vfiprintf_r+0x34>
 800ba28:	692b      	ldr	r3, [r5, #16]
 800ba2a:	b99b      	cbnz	r3, 800ba54 <_vfiprintf_r+0x5c>
 800ba2c:	4629      	mov	r1, r5
 800ba2e:	4630      	mov	r0, r6
 800ba30:	f000 f93a 	bl	800bca8 <__swsetup_r>
 800ba34:	b170      	cbz	r0, 800ba54 <_vfiprintf_r+0x5c>
 800ba36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba38:	07dc      	lsls	r4, r3, #31
 800ba3a:	d504      	bpl.n	800ba46 <_vfiprintf_r+0x4e>
 800ba3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba40:	b01d      	add	sp, #116	; 0x74
 800ba42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba46:	89ab      	ldrh	r3, [r5, #12]
 800ba48:	0598      	lsls	r0, r3, #22
 800ba4a:	d4f7      	bmi.n	800ba3c <_vfiprintf_r+0x44>
 800ba4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba4e:	f7fc fa88 	bl	8007f62 <__retarget_lock_release_recursive>
 800ba52:	e7f3      	b.n	800ba3c <_vfiprintf_r+0x44>
 800ba54:	2300      	movs	r3, #0
 800ba56:	9309      	str	r3, [sp, #36]	; 0x24
 800ba58:	2320      	movs	r3, #32
 800ba5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba62:	2330      	movs	r3, #48	; 0x30
 800ba64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bc18 <_vfiprintf_r+0x220>
 800ba68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba6c:	f04f 0901 	mov.w	r9, #1
 800ba70:	4623      	mov	r3, r4
 800ba72:	469a      	mov	sl, r3
 800ba74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba78:	b10a      	cbz	r2, 800ba7e <_vfiprintf_r+0x86>
 800ba7a:	2a25      	cmp	r2, #37	; 0x25
 800ba7c:	d1f9      	bne.n	800ba72 <_vfiprintf_r+0x7a>
 800ba7e:	ebba 0b04 	subs.w	fp, sl, r4
 800ba82:	d00b      	beq.n	800ba9c <_vfiprintf_r+0xa4>
 800ba84:	465b      	mov	r3, fp
 800ba86:	4622      	mov	r2, r4
 800ba88:	4629      	mov	r1, r5
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ffa2 	bl	800b9d4 <__sfputs_r>
 800ba90:	3001      	adds	r0, #1
 800ba92:	f000 80a9 	beq.w	800bbe8 <_vfiprintf_r+0x1f0>
 800ba96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba98:	445a      	add	r2, fp
 800ba9a:	9209      	str	r2, [sp, #36]	; 0x24
 800ba9c:	f89a 3000 	ldrb.w	r3, [sl]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	f000 80a1 	beq.w	800bbe8 <_vfiprintf_r+0x1f0>
 800baa6:	2300      	movs	r3, #0
 800baa8:	f04f 32ff 	mov.w	r2, #4294967295
 800baac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bab0:	f10a 0a01 	add.w	sl, sl, #1
 800bab4:	9304      	str	r3, [sp, #16]
 800bab6:	9307      	str	r3, [sp, #28]
 800bab8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800babc:	931a      	str	r3, [sp, #104]	; 0x68
 800babe:	4654      	mov	r4, sl
 800bac0:	2205      	movs	r2, #5
 800bac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac6:	4854      	ldr	r0, [pc, #336]	; (800bc18 <_vfiprintf_r+0x220>)
 800bac8:	f7f4 fba2 	bl	8000210 <memchr>
 800bacc:	9a04      	ldr	r2, [sp, #16]
 800bace:	b9d8      	cbnz	r0, 800bb08 <_vfiprintf_r+0x110>
 800bad0:	06d1      	lsls	r1, r2, #27
 800bad2:	bf44      	itt	mi
 800bad4:	2320      	movmi	r3, #32
 800bad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bada:	0713      	lsls	r3, r2, #28
 800badc:	bf44      	itt	mi
 800bade:	232b      	movmi	r3, #43	; 0x2b
 800bae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bae4:	f89a 3000 	ldrb.w	r3, [sl]
 800bae8:	2b2a      	cmp	r3, #42	; 0x2a
 800baea:	d015      	beq.n	800bb18 <_vfiprintf_r+0x120>
 800baec:	9a07      	ldr	r2, [sp, #28]
 800baee:	4654      	mov	r4, sl
 800baf0:	2000      	movs	r0, #0
 800baf2:	f04f 0c0a 	mov.w	ip, #10
 800baf6:	4621      	mov	r1, r4
 800baf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bafc:	3b30      	subs	r3, #48	; 0x30
 800bafe:	2b09      	cmp	r3, #9
 800bb00:	d94d      	bls.n	800bb9e <_vfiprintf_r+0x1a6>
 800bb02:	b1b0      	cbz	r0, 800bb32 <_vfiprintf_r+0x13a>
 800bb04:	9207      	str	r2, [sp, #28]
 800bb06:	e014      	b.n	800bb32 <_vfiprintf_r+0x13a>
 800bb08:	eba0 0308 	sub.w	r3, r0, r8
 800bb0c:	fa09 f303 	lsl.w	r3, r9, r3
 800bb10:	4313      	orrs	r3, r2
 800bb12:	9304      	str	r3, [sp, #16]
 800bb14:	46a2      	mov	sl, r4
 800bb16:	e7d2      	b.n	800babe <_vfiprintf_r+0xc6>
 800bb18:	9b03      	ldr	r3, [sp, #12]
 800bb1a:	1d19      	adds	r1, r3, #4
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	9103      	str	r1, [sp, #12]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	bfbb      	ittet	lt
 800bb24:	425b      	neglt	r3, r3
 800bb26:	f042 0202 	orrlt.w	r2, r2, #2
 800bb2a:	9307      	strge	r3, [sp, #28]
 800bb2c:	9307      	strlt	r3, [sp, #28]
 800bb2e:	bfb8      	it	lt
 800bb30:	9204      	strlt	r2, [sp, #16]
 800bb32:	7823      	ldrb	r3, [r4, #0]
 800bb34:	2b2e      	cmp	r3, #46	; 0x2e
 800bb36:	d10c      	bne.n	800bb52 <_vfiprintf_r+0x15a>
 800bb38:	7863      	ldrb	r3, [r4, #1]
 800bb3a:	2b2a      	cmp	r3, #42	; 0x2a
 800bb3c:	d134      	bne.n	800bba8 <_vfiprintf_r+0x1b0>
 800bb3e:	9b03      	ldr	r3, [sp, #12]
 800bb40:	1d1a      	adds	r2, r3, #4
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	9203      	str	r2, [sp, #12]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	bfb8      	it	lt
 800bb4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb4e:	3402      	adds	r4, #2
 800bb50:	9305      	str	r3, [sp, #20]
 800bb52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bc28 <_vfiprintf_r+0x230>
 800bb56:	7821      	ldrb	r1, [r4, #0]
 800bb58:	2203      	movs	r2, #3
 800bb5a:	4650      	mov	r0, sl
 800bb5c:	f7f4 fb58 	bl	8000210 <memchr>
 800bb60:	b138      	cbz	r0, 800bb72 <_vfiprintf_r+0x17a>
 800bb62:	9b04      	ldr	r3, [sp, #16]
 800bb64:	eba0 000a 	sub.w	r0, r0, sl
 800bb68:	2240      	movs	r2, #64	; 0x40
 800bb6a:	4082      	lsls	r2, r0
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	3401      	adds	r4, #1
 800bb70:	9304      	str	r3, [sp, #16]
 800bb72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb76:	4829      	ldr	r0, [pc, #164]	; (800bc1c <_vfiprintf_r+0x224>)
 800bb78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb7c:	2206      	movs	r2, #6
 800bb7e:	f7f4 fb47 	bl	8000210 <memchr>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d03f      	beq.n	800bc06 <_vfiprintf_r+0x20e>
 800bb86:	4b26      	ldr	r3, [pc, #152]	; (800bc20 <_vfiprintf_r+0x228>)
 800bb88:	bb1b      	cbnz	r3, 800bbd2 <_vfiprintf_r+0x1da>
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	3307      	adds	r3, #7
 800bb8e:	f023 0307 	bic.w	r3, r3, #7
 800bb92:	3308      	adds	r3, #8
 800bb94:	9303      	str	r3, [sp, #12]
 800bb96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb98:	443b      	add	r3, r7
 800bb9a:	9309      	str	r3, [sp, #36]	; 0x24
 800bb9c:	e768      	b.n	800ba70 <_vfiprintf_r+0x78>
 800bb9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bba2:	460c      	mov	r4, r1
 800bba4:	2001      	movs	r0, #1
 800bba6:	e7a6      	b.n	800baf6 <_vfiprintf_r+0xfe>
 800bba8:	2300      	movs	r3, #0
 800bbaa:	3401      	adds	r4, #1
 800bbac:	9305      	str	r3, [sp, #20]
 800bbae:	4619      	mov	r1, r3
 800bbb0:	f04f 0c0a 	mov.w	ip, #10
 800bbb4:	4620      	mov	r0, r4
 800bbb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbba:	3a30      	subs	r2, #48	; 0x30
 800bbbc:	2a09      	cmp	r2, #9
 800bbbe:	d903      	bls.n	800bbc8 <_vfiprintf_r+0x1d0>
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d0c6      	beq.n	800bb52 <_vfiprintf_r+0x15a>
 800bbc4:	9105      	str	r1, [sp, #20]
 800bbc6:	e7c4      	b.n	800bb52 <_vfiprintf_r+0x15a>
 800bbc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbcc:	4604      	mov	r4, r0
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e7f0      	b.n	800bbb4 <_vfiprintf_r+0x1bc>
 800bbd2:	ab03      	add	r3, sp, #12
 800bbd4:	9300      	str	r3, [sp, #0]
 800bbd6:	462a      	mov	r2, r5
 800bbd8:	4b12      	ldr	r3, [pc, #72]	; (800bc24 <_vfiprintf_r+0x22c>)
 800bbda:	a904      	add	r1, sp, #16
 800bbdc:	4630      	mov	r0, r6
 800bbde:	f7fb f9d5 	bl	8006f8c <_printf_float>
 800bbe2:	4607      	mov	r7, r0
 800bbe4:	1c78      	adds	r0, r7, #1
 800bbe6:	d1d6      	bne.n	800bb96 <_vfiprintf_r+0x19e>
 800bbe8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbea:	07d9      	lsls	r1, r3, #31
 800bbec:	d405      	bmi.n	800bbfa <_vfiprintf_r+0x202>
 800bbee:	89ab      	ldrh	r3, [r5, #12]
 800bbf0:	059a      	lsls	r2, r3, #22
 800bbf2:	d402      	bmi.n	800bbfa <_vfiprintf_r+0x202>
 800bbf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbf6:	f7fc f9b4 	bl	8007f62 <__retarget_lock_release_recursive>
 800bbfa:	89ab      	ldrh	r3, [r5, #12]
 800bbfc:	065b      	lsls	r3, r3, #25
 800bbfe:	f53f af1d 	bmi.w	800ba3c <_vfiprintf_r+0x44>
 800bc02:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc04:	e71c      	b.n	800ba40 <_vfiprintf_r+0x48>
 800bc06:	ab03      	add	r3, sp, #12
 800bc08:	9300      	str	r3, [sp, #0]
 800bc0a:	462a      	mov	r2, r5
 800bc0c:	4b05      	ldr	r3, [pc, #20]	; (800bc24 <_vfiprintf_r+0x22c>)
 800bc0e:	a904      	add	r1, sp, #16
 800bc10:	4630      	mov	r0, r6
 800bc12:	f7fb fc5f 	bl	80074d4 <_printf_i>
 800bc16:	e7e4      	b.n	800bbe2 <_vfiprintf_r+0x1ea>
 800bc18:	0800c389 	.word	0x0800c389
 800bc1c:	0800c393 	.word	0x0800c393
 800bc20:	08006f8d 	.word	0x08006f8d
 800bc24:	0800b9d5 	.word	0x0800b9d5
 800bc28:	0800c38f 	.word	0x0800c38f

0800bc2c <__swbuf_r>:
 800bc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2e:	460e      	mov	r6, r1
 800bc30:	4614      	mov	r4, r2
 800bc32:	4605      	mov	r5, r0
 800bc34:	b118      	cbz	r0, 800bc3e <__swbuf_r+0x12>
 800bc36:	6a03      	ldr	r3, [r0, #32]
 800bc38:	b90b      	cbnz	r3, 800bc3e <__swbuf_r+0x12>
 800bc3a:	f7fb fff7 	bl	8007c2c <__sinit>
 800bc3e:	69a3      	ldr	r3, [r4, #24]
 800bc40:	60a3      	str	r3, [r4, #8]
 800bc42:	89a3      	ldrh	r3, [r4, #12]
 800bc44:	071a      	lsls	r2, r3, #28
 800bc46:	d525      	bpl.n	800bc94 <__swbuf_r+0x68>
 800bc48:	6923      	ldr	r3, [r4, #16]
 800bc4a:	b31b      	cbz	r3, 800bc94 <__swbuf_r+0x68>
 800bc4c:	6823      	ldr	r3, [r4, #0]
 800bc4e:	6922      	ldr	r2, [r4, #16]
 800bc50:	1a98      	subs	r0, r3, r2
 800bc52:	6963      	ldr	r3, [r4, #20]
 800bc54:	b2f6      	uxtb	r6, r6
 800bc56:	4283      	cmp	r3, r0
 800bc58:	4637      	mov	r7, r6
 800bc5a:	dc04      	bgt.n	800bc66 <__swbuf_r+0x3a>
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	4628      	mov	r0, r5
 800bc60:	f7ff f952 	bl	800af08 <_fflush_r>
 800bc64:	b9e0      	cbnz	r0, 800bca0 <__swbuf_r+0x74>
 800bc66:	68a3      	ldr	r3, [r4, #8]
 800bc68:	3b01      	subs	r3, #1
 800bc6a:	60a3      	str	r3, [r4, #8]
 800bc6c:	6823      	ldr	r3, [r4, #0]
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	6022      	str	r2, [r4, #0]
 800bc72:	701e      	strb	r6, [r3, #0]
 800bc74:	6962      	ldr	r2, [r4, #20]
 800bc76:	1c43      	adds	r3, r0, #1
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d004      	beq.n	800bc86 <__swbuf_r+0x5a>
 800bc7c:	89a3      	ldrh	r3, [r4, #12]
 800bc7e:	07db      	lsls	r3, r3, #31
 800bc80:	d506      	bpl.n	800bc90 <__swbuf_r+0x64>
 800bc82:	2e0a      	cmp	r6, #10
 800bc84:	d104      	bne.n	800bc90 <__swbuf_r+0x64>
 800bc86:	4621      	mov	r1, r4
 800bc88:	4628      	mov	r0, r5
 800bc8a:	f7ff f93d 	bl	800af08 <_fflush_r>
 800bc8e:	b938      	cbnz	r0, 800bca0 <__swbuf_r+0x74>
 800bc90:	4638      	mov	r0, r7
 800bc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc94:	4621      	mov	r1, r4
 800bc96:	4628      	mov	r0, r5
 800bc98:	f000 f806 	bl	800bca8 <__swsetup_r>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	d0d5      	beq.n	800bc4c <__swbuf_r+0x20>
 800bca0:	f04f 37ff 	mov.w	r7, #4294967295
 800bca4:	e7f4      	b.n	800bc90 <__swbuf_r+0x64>
	...

0800bca8 <__swsetup_r>:
 800bca8:	b538      	push	{r3, r4, r5, lr}
 800bcaa:	4b2a      	ldr	r3, [pc, #168]	; (800bd54 <__swsetup_r+0xac>)
 800bcac:	4605      	mov	r5, r0
 800bcae:	6818      	ldr	r0, [r3, #0]
 800bcb0:	460c      	mov	r4, r1
 800bcb2:	b118      	cbz	r0, 800bcbc <__swsetup_r+0x14>
 800bcb4:	6a03      	ldr	r3, [r0, #32]
 800bcb6:	b90b      	cbnz	r3, 800bcbc <__swsetup_r+0x14>
 800bcb8:	f7fb ffb8 	bl	8007c2c <__sinit>
 800bcbc:	89a3      	ldrh	r3, [r4, #12]
 800bcbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcc2:	0718      	lsls	r0, r3, #28
 800bcc4:	d422      	bmi.n	800bd0c <__swsetup_r+0x64>
 800bcc6:	06d9      	lsls	r1, r3, #27
 800bcc8:	d407      	bmi.n	800bcda <__swsetup_r+0x32>
 800bcca:	2309      	movs	r3, #9
 800bccc:	602b      	str	r3, [r5, #0]
 800bcce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bcd2:	81a3      	strh	r3, [r4, #12]
 800bcd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd8:	e034      	b.n	800bd44 <__swsetup_r+0x9c>
 800bcda:	0758      	lsls	r0, r3, #29
 800bcdc:	d512      	bpl.n	800bd04 <__swsetup_r+0x5c>
 800bcde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bce0:	b141      	cbz	r1, 800bcf4 <__swsetup_r+0x4c>
 800bce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bce6:	4299      	cmp	r1, r3
 800bce8:	d002      	beq.n	800bcf0 <__swsetup_r+0x48>
 800bcea:	4628      	mov	r0, r5
 800bcec:	f7fc ffca 	bl	8008c84 <_free_r>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	6363      	str	r3, [r4, #52]	; 0x34
 800bcf4:	89a3      	ldrh	r3, [r4, #12]
 800bcf6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bcfa:	81a3      	strh	r3, [r4, #12]
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	6063      	str	r3, [r4, #4]
 800bd00:	6923      	ldr	r3, [r4, #16]
 800bd02:	6023      	str	r3, [r4, #0]
 800bd04:	89a3      	ldrh	r3, [r4, #12]
 800bd06:	f043 0308 	orr.w	r3, r3, #8
 800bd0a:	81a3      	strh	r3, [r4, #12]
 800bd0c:	6923      	ldr	r3, [r4, #16]
 800bd0e:	b94b      	cbnz	r3, 800bd24 <__swsetup_r+0x7c>
 800bd10:	89a3      	ldrh	r3, [r4, #12]
 800bd12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd1a:	d003      	beq.n	800bd24 <__swsetup_r+0x7c>
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	4628      	mov	r0, r5
 800bd20:	f000 f884 	bl	800be2c <__smakebuf_r>
 800bd24:	89a0      	ldrh	r0, [r4, #12]
 800bd26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd2a:	f010 0301 	ands.w	r3, r0, #1
 800bd2e:	d00a      	beq.n	800bd46 <__swsetup_r+0x9e>
 800bd30:	2300      	movs	r3, #0
 800bd32:	60a3      	str	r3, [r4, #8]
 800bd34:	6963      	ldr	r3, [r4, #20]
 800bd36:	425b      	negs	r3, r3
 800bd38:	61a3      	str	r3, [r4, #24]
 800bd3a:	6923      	ldr	r3, [r4, #16]
 800bd3c:	b943      	cbnz	r3, 800bd50 <__swsetup_r+0xa8>
 800bd3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd42:	d1c4      	bne.n	800bcce <__swsetup_r+0x26>
 800bd44:	bd38      	pop	{r3, r4, r5, pc}
 800bd46:	0781      	lsls	r1, r0, #30
 800bd48:	bf58      	it	pl
 800bd4a:	6963      	ldrpl	r3, [r4, #20]
 800bd4c:	60a3      	str	r3, [r4, #8]
 800bd4e:	e7f4      	b.n	800bd3a <__swsetup_r+0x92>
 800bd50:	2000      	movs	r0, #0
 800bd52:	e7f7      	b.n	800bd44 <__swsetup_r+0x9c>
 800bd54:	2000006c 	.word	0x2000006c

0800bd58 <_raise_r>:
 800bd58:	291f      	cmp	r1, #31
 800bd5a:	b538      	push	{r3, r4, r5, lr}
 800bd5c:	4604      	mov	r4, r0
 800bd5e:	460d      	mov	r5, r1
 800bd60:	d904      	bls.n	800bd6c <_raise_r+0x14>
 800bd62:	2316      	movs	r3, #22
 800bd64:	6003      	str	r3, [r0, #0]
 800bd66:	f04f 30ff 	mov.w	r0, #4294967295
 800bd6a:	bd38      	pop	{r3, r4, r5, pc}
 800bd6c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bd6e:	b112      	cbz	r2, 800bd76 <_raise_r+0x1e>
 800bd70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd74:	b94b      	cbnz	r3, 800bd8a <_raise_r+0x32>
 800bd76:	4620      	mov	r0, r4
 800bd78:	f000 f830 	bl	800bddc <_getpid_r>
 800bd7c:	462a      	mov	r2, r5
 800bd7e:	4601      	mov	r1, r0
 800bd80:	4620      	mov	r0, r4
 800bd82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd86:	f000 b817 	b.w	800bdb8 <_kill_r>
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	d00a      	beq.n	800bda4 <_raise_r+0x4c>
 800bd8e:	1c59      	adds	r1, r3, #1
 800bd90:	d103      	bne.n	800bd9a <_raise_r+0x42>
 800bd92:	2316      	movs	r3, #22
 800bd94:	6003      	str	r3, [r0, #0]
 800bd96:	2001      	movs	r0, #1
 800bd98:	e7e7      	b.n	800bd6a <_raise_r+0x12>
 800bd9a:	2400      	movs	r4, #0
 800bd9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bda0:	4628      	mov	r0, r5
 800bda2:	4798      	blx	r3
 800bda4:	2000      	movs	r0, #0
 800bda6:	e7e0      	b.n	800bd6a <_raise_r+0x12>

0800bda8 <raise>:
 800bda8:	4b02      	ldr	r3, [pc, #8]	; (800bdb4 <raise+0xc>)
 800bdaa:	4601      	mov	r1, r0
 800bdac:	6818      	ldr	r0, [r3, #0]
 800bdae:	f7ff bfd3 	b.w	800bd58 <_raise_r>
 800bdb2:	bf00      	nop
 800bdb4:	2000006c 	.word	0x2000006c

0800bdb8 <_kill_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4d07      	ldr	r5, [pc, #28]	; (800bdd8 <_kill_r+0x20>)
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	4608      	mov	r0, r1
 800bdc2:	4611      	mov	r1, r2
 800bdc4:	602b      	str	r3, [r5, #0]
 800bdc6:	f7f5 fc91 	bl	80016ec <_kill>
 800bdca:	1c43      	adds	r3, r0, #1
 800bdcc:	d102      	bne.n	800bdd4 <_kill_r+0x1c>
 800bdce:	682b      	ldr	r3, [r5, #0]
 800bdd0:	b103      	cbz	r3, 800bdd4 <_kill_r+0x1c>
 800bdd2:	6023      	str	r3, [r4, #0]
 800bdd4:	bd38      	pop	{r3, r4, r5, pc}
 800bdd6:	bf00      	nop
 800bdd8:	20004f54 	.word	0x20004f54

0800bddc <_getpid_r>:
 800bddc:	f7f5 bc7e 	b.w	80016dc <_getpid>

0800bde0 <__swhatbuf_r>:
 800bde0:	b570      	push	{r4, r5, r6, lr}
 800bde2:	460c      	mov	r4, r1
 800bde4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bde8:	2900      	cmp	r1, #0
 800bdea:	b096      	sub	sp, #88	; 0x58
 800bdec:	4615      	mov	r5, r2
 800bdee:	461e      	mov	r6, r3
 800bdf0:	da0d      	bge.n	800be0e <__swhatbuf_r+0x2e>
 800bdf2:	89a3      	ldrh	r3, [r4, #12]
 800bdf4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bdf8:	f04f 0100 	mov.w	r1, #0
 800bdfc:	bf0c      	ite	eq
 800bdfe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800be02:	2340      	movne	r3, #64	; 0x40
 800be04:	2000      	movs	r0, #0
 800be06:	6031      	str	r1, [r6, #0]
 800be08:	602b      	str	r3, [r5, #0]
 800be0a:	b016      	add	sp, #88	; 0x58
 800be0c:	bd70      	pop	{r4, r5, r6, pc}
 800be0e:	466a      	mov	r2, sp
 800be10:	f000 f848 	bl	800bea4 <_fstat_r>
 800be14:	2800      	cmp	r0, #0
 800be16:	dbec      	blt.n	800bdf2 <__swhatbuf_r+0x12>
 800be18:	9901      	ldr	r1, [sp, #4]
 800be1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800be1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800be22:	4259      	negs	r1, r3
 800be24:	4159      	adcs	r1, r3
 800be26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be2a:	e7eb      	b.n	800be04 <__swhatbuf_r+0x24>

0800be2c <__smakebuf_r>:
 800be2c:	898b      	ldrh	r3, [r1, #12]
 800be2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be30:	079d      	lsls	r5, r3, #30
 800be32:	4606      	mov	r6, r0
 800be34:	460c      	mov	r4, r1
 800be36:	d507      	bpl.n	800be48 <__smakebuf_r+0x1c>
 800be38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	6123      	str	r3, [r4, #16]
 800be40:	2301      	movs	r3, #1
 800be42:	6163      	str	r3, [r4, #20]
 800be44:	b002      	add	sp, #8
 800be46:	bd70      	pop	{r4, r5, r6, pc}
 800be48:	ab01      	add	r3, sp, #4
 800be4a:	466a      	mov	r2, sp
 800be4c:	f7ff ffc8 	bl	800bde0 <__swhatbuf_r>
 800be50:	9900      	ldr	r1, [sp, #0]
 800be52:	4605      	mov	r5, r0
 800be54:	4630      	mov	r0, r6
 800be56:	f7fc ff89 	bl	8008d6c <_malloc_r>
 800be5a:	b948      	cbnz	r0, 800be70 <__smakebuf_r+0x44>
 800be5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be60:	059a      	lsls	r2, r3, #22
 800be62:	d4ef      	bmi.n	800be44 <__smakebuf_r+0x18>
 800be64:	f023 0303 	bic.w	r3, r3, #3
 800be68:	f043 0302 	orr.w	r3, r3, #2
 800be6c:	81a3      	strh	r3, [r4, #12]
 800be6e:	e7e3      	b.n	800be38 <__smakebuf_r+0xc>
 800be70:	89a3      	ldrh	r3, [r4, #12]
 800be72:	6020      	str	r0, [r4, #0]
 800be74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be78:	81a3      	strh	r3, [r4, #12]
 800be7a:	9b00      	ldr	r3, [sp, #0]
 800be7c:	6163      	str	r3, [r4, #20]
 800be7e:	9b01      	ldr	r3, [sp, #4]
 800be80:	6120      	str	r0, [r4, #16]
 800be82:	b15b      	cbz	r3, 800be9c <__smakebuf_r+0x70>
 800be84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be88:	4630      	mov	r0, r6
 800be8a:	f000 f81d 	bl	800bec8 <_isatty_r>
 800be8e:	b128      	cbz	r0, 800be9c <__smakebuf_r+0x70>
 800be90:	89a3      	ldrh	r3, [r4, #12]
 800be92:	f023 0303 	bic.w	r3, r3, #3
 800be96:	f043 0301 	orr.w	r3, r3, #1
 800be9a:	81a3      	strh	r3, [r4, #12]
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	431d      	orrs	r5, r3
 800bea0:	81a5      	strh	r5, [r4, #12]
 800bea2:	e7cf      	b.n	800be44 <__smakebuf_r+0x18>

0800bea4 <_fstat_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	4d07      	ldr	r5, [pc, #28]	; (800bec4 <_fstat_r+0x20>)
 800bea8:	2300      	movs	r3, #0
 800beaa:	4604      	mov	r4, r0
 800beac:	4608      	mov	r0, r1
 800beae:	4611      	mov	r1, r2
 800beb0:	602b      	str	r3, [r5, #0]
 800beb2:	f7f5 fc7a 	bl	80017aa <_fstat>
 800beb6:	1c43      	adds	r3, r0, #1
 800beb8:	d102      	bne.n	800bec0 <_fstat_r+0x1c>
 800beba:	682b      	ldr	r3, [r5, #0]
 800bebc:	b103      	cbz	r3, 800bec0 <_fstat_r+0x1c>
 800bebe:	6023      	str	r3, [r4, #0]
 800bec0:	bd38      	pop	{r3, r4, r5, pc}
 800bec2:	bf00      	nop
 800bec4:	20004f54 	.word	0x20004f54

0800bec8 <_isatty_r>:
 800bec8:	b538      	push	{r3, r4, r5, lr}
 800beca:	4d06      	ldr	r5, [pc, #24]	; (800bee4 <_isatty_r+0x1c>)
 800becc:	2300      	movs	r3, #0
 800bece:	4604      	mov	r4, r0
 800bed0:	4608      	mov	r0, r1
 800bed2:	602b      	str	r3, [r5, #0]
 800bed4:	f7f5 fc79 	bl	80017ca <_isatty>
 800bed8:	1c43      	adds	r3, r0, #1
 800beda:	d102      	bne.n	800bee2 <_isatty_r+0x1a>
 800bedc:	682b      	ldr	r3, [r5, #0]
 800bede:	b103      	cbz	r3, 800bee2 <_isatty_r+0x1a>
 800bee0:	6023      	str	r3, [r4, #0]
 800bee2:	bd38      	pop	{r3, r4, r5, pc}
 800bee4:	20004f54 	.word	0x20004f54

0800bee8 <_init>:
 800bee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beea:	bf00      	nop
 800beec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beee:	bc08      	pop	{r3}
 800bef0:	469e      	mov	lr, r3
 800bef2:	4770      	bx	lr

0800bef4 <_fini>:
 800bef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef6:	bf00      	nop
 800bef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800befa:	bc08      	pop	{r3}
 800befc:	469e      	mov	lr, r3
 800befe:	4770      	bx	lr
