<stg><name>mem_hw.entry3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %mask_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str10, [1 x i8]* @p_str11, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str12, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %mask_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mask)

]]></Node>
<StgValue><ssdm name="mask_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mask_out, i32 %mask_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0">
<![CDATA[
entry:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="6" name="mask" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mask"/></StgValue>
</port>
<port id="7" name="mask_out" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="mask_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="9" from="_ssdm_op_SpecInterface" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="10" from="mask_out" to="StgValue_2" fromId="7" toId="2">
</dataflow>
<dataflow id="12" from="ap_fifo_str" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="14" from="StgValue_13" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="15" from="StgValue_13" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="17" from="p_str8" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="StgValue_13" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="19" from="StgValue_13" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="21" from="p_str9" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="23" from="p_str10" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="25" from="p_str11" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="27" from="StgValue_26" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="28" from="StgValue_26" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="30" from="StgValue_29" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="31" from="StgValue_29" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="33" from="p_str12" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="35" from="p_str13" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i32" to="mask_read" fromId="36" toId="3">
</dataflow>
<dataflow id="38" from="mask" to="mask_read" fromId="6" toId="3">
</dataflow>
<dataflow id="40" from="_ssdm_op_Write.ap_fifo.i32P" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="41" from="mask_out" to="StgValue_4" fromId="7" toId="4">
</dataflow>
<dataflow id="42" from="mask_read" to="StgValue_4" fromId="3" toId="4">
</dataflow>
</dataflows>


</stg>
