Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec  3 08:47:38 2025
| Host         : Azmis_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file soc_design_wrapper_timing_summary_routed.rpt -pb soc_design_wrapper_timing_summary_routed.pb -rpx soc_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.451        0.000                      0                 1896        0.064        0.000                      0                 1896        4.020        0.000                       0                   918  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.451        0.000                      0                 1896        0.064        0.000                      0                 1896        4.020        0.000                       0                   918  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 2.665ns (36.007%)  route 4.736ns (63.993%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.706    10.270    <hidden>
    SLICE_X31Y93         LUT5 (Prop_lut5_I1_O)        0.124    10.394 r  <hidden>
                         net (fo=1, routed)           0.000    10.394    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.665ns (36.032%)  route 4.731ns (63.968%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.701    10.265    <hidden>
    SLICE_X31Y93         LUT5 (Prop_lut5_I1_O)        0.124    10.389 r  <hidden>
                         net (fo=1, routed)           0.000    10.389    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.029    12.843    <hidden>
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 2.665ns (36.543%)  route 4.628ns (63.457%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.597    10.162    <hidden>
    SLICE_X29Y96         LUT4 (Prop_lut4_I1_O)        0.124    10.286 r  <hidden>
                         net (fo=1, routed)           0.000    10.286    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.267    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    12.848    <hidden>
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 2.665ns (36.931%)  route 4.551ns (63.069%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.520    10.085    <hidden>
    SLICE_X29Y96         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  <hidden>
                         net (fo=1, routed)           0.000    10.209    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.267    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    12.846    <hidden>
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.665ns (36.947%)  route 4.548ns (63.053%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.517    10.082    <hidden>
    SLICE_X29Y96         LUT4 (Prop_lut4_I1_O)        0.124    10.206 r  <hidden>
                         net (fo=1, routed)           0.000    10.206    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X29Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.267    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    12.848    <hidden>
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.665ns (37.066%)  route 4.525ns (62.934%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.494    10.059    <hidden>
    SLICE_X31Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.183 r  <hidden>
                         net (fo=1, routed)           0.000    10.183    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.029    12.843    <hidden>
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.665ns (37.082%)  route 4.522ns (62.918%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.491    10.056    <hidden>
    SLICE_X31Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.180 r  <hidden>
                         net (fo=1, routed)           0.000    10.180    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.665ns (37.186%)  route 4.502ns (62.814%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.471    10.036    <hidden>
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.160 r  <hidden>
                         net (fo=1, routed)           0.000    10.160    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.665ns (37.191%)  route 4.501ns (62.809%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.470    10.035    <hidden>
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.159 r  <hidden>
                         net (fo=1, routed)           0.000    10.159    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.032    12.846    <hidden>
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 2.665ns (37.285%)  route 4.483ns (62.715%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.699     2.993    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=21, routed)          0.877     4.289    <hidden>
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.327     4.616 f  <hidden>
                         net (fo=2, routed)           0.984     5.601    <hidden>
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.332     5.933 r  <hidden>
                         net (fo=3, routed)           0.600     6.533    <hidden>
    SLICE_X28Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.207 r  <hidden>
                         net (fo=1, routed)           0.000     7.207    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  <hidden>
                         net (fo=1, routed)           0.407     7.853    <hidden>
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.302     8.155 f  <hidden>
                         net (fo=1, routed)           0.866     9.021    <hidden>
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.145 f  <hidden>
                         net (fo=1, routed)           0.296     9.441    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.565 r  <hidden>
                         net (fo=12, routed)          0.452    10.017    <hidden>
    SLICE_X31Y93         LUT5 (Prop_lut5_I1_O)        0.124    10.141 r  <hidden>
                         net (fo=1, routed)           0.000    10.141    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.525    12.704    <hidden>
    SLICE_X31Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  2.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.708%)  route 0.274ns (54.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.557     0.893    <hidden>
    SLICE_X39Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=3, routed)           0.098     1.132    <hidden>
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  <hidden>
                         net (fo=4, routed)           0.176     1.353    <hidden>
    SLICE_X37Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  <hidden>
                         net (fo=1, routed)           0.000     1.398    <hidden>
    SLICE_X37Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.911     1.277    <hidden>
    SLICE_X37Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.355%)  route 0.176ns (48.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.659     0.995    <hidden>
    SLICE_X28Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  <hidden>
                         net (fo=4, routed)           0.176     1.312    <hidden>
    SLICE_X28Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.357 r  <hidden>
                         net (fo=1, routed)           0.000     1.357    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.845     1.211    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.905%)  route 0.320ns (58.095%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.557     0.893    <hidden>
    SLICE_X39Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=3, routed)           0.205     1.239    <hidden>
    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.284 r  <hidden>
                         net (fo=3, routed)           0.115     1.399    <hidden>
    SLICE_X37Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X37Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.911     1.277    <hidden>
    SLICE_X37Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.315%)  route 0.357ns (60.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.577     0.913    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  <hidden>
                         net (fo=31, routed)          0.205     1.258    <hidden>
    SLICE_X30Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.303 f  <hidden>
                         net (fo=2, routed)           0.152     1.455    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.500 r  <hidden>
                         net (fo=1, routed)           0.000     1.500    <hidden>
    SLICE_X30Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.931     1.297    <hidden>
    SLICE_X30Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.552     0.888    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.095    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.140 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.140    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.819     1.185    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.121     1.022    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.554     0.890    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X37Y88         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.086    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff[0]
    SLICE_X37Y88         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X37Y88         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/C
                         clock pessimism             -0.298     0.890    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.075     0.965    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.640     0.976    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  <hidden>
                         net (fo=1, routed)           0.056     1.173    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.911     1.277    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.976    
    SLICE_X35Y104        FDCE (Hold_fdce_C_D)         0.075     1.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.639     0.975    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  <hidden>
                         net (fo=1, routed)           0.056     1.172    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.911     1.277    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.075     1.050    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.639     0.975    <hidden>
    SLICE_X37Y102        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  <hidden>
                         net (fo=1, routed)           0.056     1.172    <hidden>
    SLICE_X37Y102        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.911     1.277    <hidden>
    SLICE_X37Y102        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.075     1.050    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.638     0.974    <hidden>
    SLICE_X39Y103        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  <hidden>
                         net (fo=1, routed)           0.056     1.171    <hidden>
    SLICE_X39Y103        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.910     1.276    <hidden>
    SLICE_X39Y103        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.974    
    SLICE_X39Y103        FDCE (Hold_fdce_C_D)         0.075     1.049    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y87    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y89    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y89    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y89    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y87    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y87    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y87    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y87    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y88    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.741ns  (logic 0.124ns (7.124%)  route 1.617ns (92.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.617     1.617    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X39Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.741 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.741    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X39Y84         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.473     2.652    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X39Y84         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.045ns (6.642%)  route 0.633ns (93.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.633     0.633    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X39Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.678 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.678    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X39Y84         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.818     1.184    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X39Y84         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 0.580ns (13.317%)  route 3.775ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.970     6.367    <hidden>
    SLICE_X33Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.806     7.296    <hidden>
    SLICE_X33Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.653     2.832    <hidden>
    SLICE_X33Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 0.580ns (13.317%)  route 3.775ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.970     6.367    <hidden>
    SLICE_X33Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.806     7.296    <hidden>
    SLICE_X33Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.653     2.832    <hidden>
    SLICE_X33Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 0.580ns (13.317%)  route 3.775ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.970     6.367    <hidden>
    SLICE_X33Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.806     7.296    <hidden>
    SLICE_X33Y103        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.653     2.832    <hidden>
    SLICE_X33Y103        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.609ns (14.051%)  route 3.725ns (85.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.153     6.640 f  <hidden>
                         net (fo=3, routed)           0.636     7.275    <hidden>
    SLICE_X34Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X34Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.609ns (14.051%)  route 3.725ns (85.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.153     6.640 f  <hidden>
                         net (fo=3, routed)           0.636     7.275    <hidden>
    SLICE_X34Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X34Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.609ns (14.051%)  route 3.725ns (85.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.153     6.640 f  <hidden>
                         net (fo=3, routed)           0.636     7.275    <hidden>
    SLICE_X34Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X34Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.660%)  route 3.666ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.611 f  <hidden>
                         net (fo=3, routed)           0.576     7.187    <hidden>
    SLICE_X35Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.660%)  route 3.666ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.611 f  <hidden>
                         net (fo=3, routed)           0.576     7.187    <hidden>
    SLICE_X35Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.660%)  route 3.666ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.090     6.487    <hidden>
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.611 f  <hidden>
                         net (fo=3, routed)           0.576     7.187    <hidden>
    SLICE_X35Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.654     2.833    <hidden>
    SLICE_X35Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 0.610ns (14.453%)  route 3.611ns (85.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.647     2.941    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.970     6.367    <hidden>
    SLICE_X33Y103        LUT1 (Prop_lut1_I0_O)        0.154     6.521 f  <hidden>
                         net (fo=3, routed)           0.641     7.162    <hidden>
    SLICE_X33Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         1.653     2.832    <hidden>
    SLICE_X33Y104        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.210ns (40.619%)  route 0.307ns (59.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.552     0.888    soc_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y84         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.307     1.359    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.046     1.405 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.405    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X38Y89         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X38Y89         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.693%)  route 0.420ns (69.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  <hidden>
                         net (fo=3, routed)           0.231     1.495    <hidden>
    SLICE_X42Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X42Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.693%)  route 0.420ns (69.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  <hidden>
                         net (fo=3, routed)           0.231     1.495    <hidden>
    SLICE_X42Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X42Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.693%)  route 0.420ns (69.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  <hidden>
                         net (fo=3, routed)           0.231     1.495    <hidden>
    SLICE_X42Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X42Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.192ns (31.506%)  route 0.417ns (68.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.051     1.270 f  <hidden>
                         net (fo=3, routed)           0.228     1.498    <hidden>
    SLICE_X43Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X43Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.192ns (31.506%)  route 0.417ns (68.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.051     1.270 f  <hidden>
                         net (fo=3, routed)           0.228     1.498    <hidden>
    SLICE_X43Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X43Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.192ns (31.506%)  route 0.417ns (68.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.189     1.219    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.051     1.270 f  <hidden>
                         net (fo=3, routed)           0.228     1.498    <hidden>
    SLICE_X43Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.822     1.188    <hidden>
    SLICE_X43Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.587%)  route 0.514ns (73.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.336     1.365    <hidden>
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  <hidden>
                         net (fo=3, routed)           0.178     1.588    <hidden>
    SLICE_X44Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.823     1.189    <hidden>
    SLICE_X44Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.587%)  route 0.514ns (73.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.336     1.365    <hidden>
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  <hidden>
                         net (fo=3, routed)           0.178     1.588    <hidden>
    SLICE_X44Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.823     1.189    <hidden>
    SLICE_X44Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.587%)  route 0.514ns (73.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.553     0.889    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y87         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.336     1.365    <hidden>
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  <hidden>
                         net (fo=3, routed)           0.178     1.588    <hidden>
    SLICE_X44Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=918, routed)         0.823     1.189    <hidden>
    SLICE_X44Y90         FDCE                                         r  <hidden>





