Vivado Simulator 2018.3
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
Error: [XPM_FIFO 15-6] Write Data Count is enabled, but WR_DATA_COUNT_WIDTH (16) value is outside of legal range. WR_DATA_COUNT_WIDTH value must be between 0 and 5. tb.dut.t.router.acceptorBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/acceptorBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_776  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Error: [XPM_FIFO 15-7] Read Data Count is enabled, but RD_DATA_COUNT_WIDTH (16) value is outside of legal range. RD_DATA_COUNT_WIDTH value must be between 0 and 5. tb.dut.t.router.acceptorBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/acceptorBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_776  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Error: [XPM_FIFO 15-6] Write Data Count is enabled, but WR_DATA_COUNT_WIDTH (16) value is outside of legal range. WR_DATA_COUNT_WIDTH value must be between 0 and 5. tb.dut.t.router.transmitterBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/transmitterBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_885  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Error: [XPM_FIFO 15-7] Read Data Count is enabled, but RD_DATA_COUNT_WIDTH (16) value is outside of legal range. RD_DATA_COUNT_WIDTH value must be between 0 and 5. tb.dut.t.router.transmitterBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/transmitterBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_885  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Error: [XPM_FIFO 15-6] Write Data Count is enabled, but WR_DATA_COUNT_WIDTH (16) value is outside of legal range. WR_DATA_COUNT_WIDTH value must be between 0 and 12. tb.dut.t.router.ipBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/ipBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_988  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Error: [XPM_FIFO 15-7] Read Data Count is enabled, but RD_DATA_COUNT_WIDTH (16) value is outside of legal range. RD_DATA_COUNT_WIDTH value must be between 0 and 12. tb.dut.t.router.ipBridge.inner.gnuram_async_fifo.xpm_fifo_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/dut/t/router/ipBridge/inner/gnuram_async_fifo.xpm_fifo_base_inst/Initial308_988  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
$finish called at time : 2 ps : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 427
$finish called at time : 2 ps : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 427
$finish called at time : 2 ps : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 427
[       60 ns]  --- Device is Ready (end of start-up time) --- 
