From 6dd13ca1c6f8e7db51c0528493640f248c001090 Mon Sep 17 00:00:00 2001
From: "kele.bai" <kele.bai@amlogic.com>
Date: Tue, 27 May 2014 19:22:14 +0800
Subject: [PATCH 4236/5965] PD #91545:fix black screen issue when p processed
 by frame switch to i.

---
 drivers/amlogic/deinterlace/deinterlace.c    | 2 +-
 drivers/amlogic/deinterlace/deinterlace_hw.c | 7 ++++---
 2 files changed, 5 insertions(+), 4 deletions(-)

diff --git a/drivers/amlogic/deinterlace/deinterlace.c b/drivers/amlogic/deinterlace/deinterlace.c
index 7acb7e6097fe..42dabf0c6226 100755
--- a/drivers/amlogic/deinterlace/deinterlace.c
+++ b/drivers/amlogic/deinterlace/deinterlace.c
@@ -181,7 +181,7 @@ static dev_t di_id;
 static struct class *di_class;
 
 #define INIT_FLAG_NOT_LOAD 0x80
-static char version_s[] = "2014-05-05a";
+static char version_s[] = "2014-04-27a";//fix black screen p by frame switch to i
 static unsigned char boot_init_flag=0;
 static int receiver_is_amvideo = 1;
 
diff --git a/drivers/amlogic/deinterlace/deinterlace_hw.c b/drivers/amlogic/deinterlace/deinterlace_hw.c
index a0eb66ccaa34..6271fbc57c73 100755
--- a/drivers/amlogic/deinterlace/deinterlace_hw.c
+++ b/drivers/amlogic/deinterlace/deinterlace_hw.c
@@ -1536,7 +1536,7 @@ void initial_di_post_2 ( int hsize_post, int vsize_post, int hold_line )
                       (0 << 9)  |        				// mif0 to VPP enable.
                       (0 << 10) |        				// post drop first.
                       (0 << 11) |        				// post repeat.
-                      (1 << 12) |        				// post viu link
+                      (0 << 12) |        				// post viu link
                       (hold_line << 16) |      			// post hold line number
                       (0 << 29) |        				// post field number.
                       (0x3 << 30)       				// post soft rst  post frame rst.
@@ -1956,9 +1956,10 @@ void enable_di_post_pd(
 
 void disable_post_deinterlace_2(void)
 {
-	VSYNC_WR_MPEG_REG(DI_POST_CTRL, 0x3 << 30);
+    VSYNC_WR_MPEG_REG(DI_POST_CTRL, 0x3 << 30);
     VSYNC_WR_MPEG_REG(DI_POST_SIZE, (32-1) | ((128-1) << 16));
-	VSYNC_WR_MPEG_REG(DI_IF1_GEN_REG, Rd(DI_IF1_GEN_REG) & 0xfffffffe);
+    VSYNC_WR_MPEG_REG(DI_IF1_GEN_REG, 0x3 << 30);
+    //VSYNC_WR_MPEG_REG(DI_IF1_GEN_REG, Rd(DI_IF1_GEN_REG) & 0xfffffffe);
 }
 
 void enable_di_mode_check_2( int win0_start_x, int win0_end_x, int win0_start_y, int win0_end_y,
-- 
2.19.0

