{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494340570835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494340570851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 11:36:10 2017 " "Processing started: Tue May 09 11:36:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494340570851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494340570851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494340570851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494340571288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_segmentos-structural " "Found design unit 1: sete_segmentos-structural" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-data_flow " "Found design unit 1: or_5-data_flow" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-data_flow " "Found design unit 1: or_4-data_flow" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-data_flow " "Found design unit 1: or_3-data_flow" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data_flow " "Found design unit 1: or_2-data_flow" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-data_flow " "Found design unit 1: not_1-data_flow" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-data_flow " "Found design unit 1: and_3-data_flow" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-data_flow " "Found design unit 1: and_2-data_flow" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-structural " "Found design unit 1: FlipFlopD-structural" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterFFD-structural " "Found design unit 1: counterFFD-structural" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterFFD " "Found entity 1: counterFFD" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroanove.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroanove.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroAnove-structural " "Found design unit 1: zeroAnove-structural" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroAnove " "Found entity 1: zeroAnove" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentwclockflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentwclockflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegmentwclockflipflop-structural " "Found design unit 1: sevensegmentwclockflipflop-structural" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentwclockflipflop " "Found entity 1: sevensegmentwclockflipflop" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494340596914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevensegmentwclockflipflop " "Elaborating entity \"sevensegmentwclockflipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494340596945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout sevensegmentwclockflipflop.vhd(27) " "Verilog HDL or VHDL warning at sevensegmentwclockflipflop.vhd(27): object \"Cout\" assigned a value but never read" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counterFFD counterFFD:counter A:structural " "Elaborating entity \"counterFFD\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\"" {  } { { "sevensegmentwclockflipflop.vhd" "counter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qn_reg counterFFD.vhd(17) " "Verilog HDL or VHDL warning at counterFFD.vhd(17): object \"Qn_reg\" assigned a value but never read" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wxyz_reg counterFFD.vhd(20) " "VHDL Process Statement warning at counterFFD.vhd(20): inferring latch(es) for signal or variable \"wxyz_reg\", which holds its previous value in one or more paths through the process" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A counterFFD.vhd(20) " "VHDL Process Statement warning at counterFFD.vhd(20): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wxyz_reg\[0\] counterFFD.vhd(20) " "Inferred latch for \"wxyz_reg\[0\]\" at counterFFD.vhd(20)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wxyz_reg\[1\] counterFFD.vhd(20) " "Inferred latch for \"wxyz_reg\[1\]\" at counterFFD.vhd(20)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wxyz_reg\[2\] counterFFD.vhd(20) " "Inferred latch for \"wxyz_reg\[2\]\" at counterFFD.vhd(20)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wxyz_reg\[3\] counterFFD.vhd(20) " "Inferred latch for \"wxyz_reg\[3\]\" at counterFFD.vhd(20)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wxyz_reg\[3\] counterFFD.vhd(43) " "Can't resolve multiple constant drivers for net \"wxyz_reg\[3\]\" at counterFFD.vhd(43)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "counterFFD.vhd(20) " "Constant driver at counterFFD.vhd(20)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 20 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wxyz_reg\[2\] counterFFD.vhd(42) " "Can't resolve multiple constant drivers for net \"wxyz_reg\[2\]\" at counterFFD.vhd(42)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wxyz_reg\[1\] counterFFD.vhd(41) " "Can't resolve multiple constant drivers for net \"wxyz_reg\[1\]\" at counterFFD.vhd(41)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wxyz_reg\[0\] counterFFD.vhd(40) " "Can't resolve multiple constant drivers for net \"wxyz_reg\[0\]\" at counterFFD.vhd(40)" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counterFFD:counter " "Can't elaborate user hierarchy \"counterFFD:counter\"" {  } { { "sevensegmentwclockflipflop.vhd" "counter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494340597023 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494340597195 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 11:36:37 2017 " "Processing ended: Tue May 09 11:36:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494340597195 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494340597195 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494340597195 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494340597195 ""}
