[{"commit":{"message":"Fix RISC-V too"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRGenerator_riscv.cpp"}],"sha":"66448a5e86cbeb0ac7770606486a403aadfa909a"},{"commit":{"message":"Merge branch 'master' into JDK-8280003-c1-logical-and"},"files":[],"sha":"c8442c5c59611c18260de7fe2953e02537e5dda3"},{"commit":{"message":"Merge branch 'master' into JDK-8280003-c1-logical-and"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRGenerator_riscv.cpp"}],"sha":"efc32767e38c41078c99234bd178c39803205bb0"},{"commit":{"message":"Revert ARM32 checks"},"files":[],"sha":"784cff469534e53ed896279872d8b8664ffd3698"},{"commit":{"message":"Merge branch 'master' into JDK-8280003-c1-logical-and"},"files":[],"sha":"f2331d051a2298e8910b27b9f7848b9fdfd19bb4"},{"commit":{"message":"Fixing failures in ARM32"},"files":[],"sha":"13c07faf6746c6a302649929fe942c6e6469a7c7"},{"commit":{"message":"Merge branch 'master' into JDK-8280003-c1-logical-and"},"files":[],"sha":"548ee1c50034765408456eef831af96053d141fc"},{"commit":{"message":"Checking ARM32 code"},"files":[],"sha":"cc63f3ba007b2a9d4bfb8327dd712dad2b50d45b"},{"commit":{"message":"Use checked_cast<jint>"},"files":[],"sha":"2db28f17093a4dce5db9804564cb8e490e3b045a"},{"commit":{"message":"Merge branch 'master' into JDK-8280003-c1-logical-and"},"files":[],"sha":"37b3270ce1abbc7f18a093d4645d93b6e81ca695"},{"commit":{"message":"Fix"},"files":[],"sha":"8768dcb452f6ee82d8da95b27c614c5f7068f409"}]