|progetto_VHDL_Leandro
CLOCK_50 => bandpass:left_filter.clock
CLOCK_50 => bandpass:right_filter.clock
CLOCK_50 => volume_selector:vol_sel.clock
CLOCK_50 => audio_and_video_config:cfg.CLOCK_50
CLOCK_50 => audio_codec:codec.CLOCK_50
CLOCK2_50 => clock_generator:my_clock_gen.CLOCK2_50
AUD_DACLRCK => audio_codec:codec.AUD_DACLRCK
AUD_ADCLRCK => audio_codec:codec.AUD_ADCLRCK
AUD_BCLK => audio_codec:codec.AUD_BCLK
AUD_ADCDAT => audio_codec:codec.AUD_ADCDAT
KEY[0] => volume_selector:vol_sel.reset
KEY[0] => clock_generator:my_clock_gen.reset
KEY[0] => audio_and_video_config:cfg.reset
KEY[0] => audio_codec:codec.reset
KEY[1] => volume_selector:vol_sel.key1
KEY[2] => volume_selector:vol_sel.key2
SW[0] => in_volume_left[23].OUTPUTSELECT
SW[0] => in_volume_left[22].OUTPUTSELECT
SW[0] => in_volume_left[21].OUTPUTSELECT
SW[0] => in_volume_left[20].OUTPUTSELECT
SW[0] => in_volume_left[19].OUTPUTSELECT
SW[0] => in_volume_left[18].OUTPUTSELECT
SW[0] => in_volume_left[17].OUTPUTSELECT
SW[0] => in_volume_left[16].OUTPUTSELECT
SW[0] => in_volume_left[15].OUTPUTSELECT
SW[0] => in_volume_left[14].OUTPUTSELECT
SW[0] => in_volume_left[13].OUTPUTSELECT
SW[0] => in_volume_left[12].OUTPUTSELECT
SW[0] => in_volume_left[11].OUTPUTSELECT
SW[0] => in_volume_left[10].OUTPUTSELECT
SW[0] => in_volume_left[9].OUTPUTSELECT
SW[0] => in_volume_left[8].OUTPUTSELECT
SW[0] => in_volume_left[7].OUTPUTSELECT
SW[0] => in_volume_left[6].OUTPUTSELECT
SW[0] => in_volume_left[5].OUTPUTSELECT
SW[0] => in_volume_left[4].OUTPUTSELECT
SW[0] => in_volume_left[3].OUTPUTSELECT
SW[0] => in_volume_left[2].OUTPUTSELECT
SW[0] => in_volume_left[1].OUTPUTSELECT
SW[0] => in_volume_left[0].OUTPUTSELECT
SW[0] => in_volume_right[23].OUTPUTSELECT
SW[0] => in_volume_right[22].OUTPUTSELECT
SW[0] => in_volume_right[21].OUTPUTSELECT
SW[0] => in_volume_right[20].OUTPUTSELECT
SW[0] => in_volume_right[19].OUTPUTSELECT
SW[0] => in_volume_right[18].OUTPUTSELECT
SW[0] => in_volume_right[17].OUTPUTSELECT
SW[0] => in_volume_right[16].OUTPUTSELECT
SW[0] => in_volume_right[15].OUTPUTSELECT
SW[0] => in_volume_right[14].OUTPUTSELECT
SW[0] => in_volume_right[13].OUTPUTSELECT
SW[0] => in_volume_right[12].OUTPUTSELECT
SW[0] => in_volume_right[11].OUTPUTSELECT
SW[0] => in_volume_right[10].OUTPUTSELECT
SW[0] => in_volume_right[9].OUTPUTSELECT
SW[0] => in_volume_right[8].OUTPUTSELECT
SW[0] => in_volume_right[7].OUTPUTSELECT
SW[0] => in_volume_right[6].OUTPUTSELECT
SW[0] => in_volume_right[5].OUTPUTSELECT
SW[0] => in_volume_right[4].OUTPUTSELECT
SW[0] => in_volume_right[3].OUTPUTSELECT
SW[0] => in_volume_right[2].OUTPUTSELECT
SW[0] => in_volume_right[1].OUTPUTSELECT
SW[0] => in_volume_right[0].OUTPUTSELECT
FPGA_I2C_SDAT <> audio_and_video_config:cfg.I2C_SDAT
FPGA_I2C_SCLK << audio_and_video_config:cfg.I2C_SCLK
AUD_DACDAT << audio_codec:codec.AUD_DACDAT
AUD_XCK << clock_generator:my_clock_gen.AUD_XCK
HEX0[6] << volume_selector:vol_sel.HEX0[6]
HEX0[5] << volume_selector:vol_sel.HEX0[5]
HEX0[4] << volume_selector:vol_sel.HEX0[4]
HEX0[3] << volume_selector:vol_sel.HEX0[3]
HEX0[2] << volume_selector:vol_sel.HEX0[2]
HEX0[1] << volume_selector:vol_sel.HEX0[1]
HEX0[0] << volume_selector:vol_sel.HEX0[0]
HEX1[6] << volume_selector:vol_sel.HEX1[6]
HEX1[5] << volume_selector:vol_sel.HEX1[5]
HEX1[4] << volume_selector:vol_sel.HEX1[4]
HEX1[3] << volume_selector:vol_sel.HEX1[3]
HEX1[2] << volume_selector:vol_sel.HEX1[2]
HEX1[1] << volume_selector:vol_sel.HEX1[1]
HEX1[0] << volume_selector:vol_sel.HEX1[0]


|progetto_VHDL_Leandro|bandpass:left_filter
Data_In[0] => multiply_and_add:negk6.s2[0]
Data_In[1] => multiply_and_add:negk6.s2[1]
Data_In[2] => multiply_and_add:negk6.s2[2]
Data_In[3] => multiply_and_add:negk6.s2[3]
Data_In[4] => multiply_and_add:negk6.s2[4]
Data_In[5] => multiply_and_add:negk6.s2[5]
Data_In[6] => multiply_and_add:negk6.s2[6]
Data_In[7] => multiply_and_add:negk6.s2[7]
Data_In[8] => multiply_and_add:negk6.s2[8]
Data_In[9] => multiply_and_add:negk6.s2[9]
Data_In[10] => multiply_and_add:negk6.s2[10]
Data_In[11] => multiply_and_add:negk6.s2[11]
Data_In[12] => multiply_and_add:negk6.s2[12]
Data_In[13] => multiply_and_add:negk6.s2[13]
Data_In[14] => multiply_and_add:negk6.s2[14]
Data_In[15] => multiply_and_add:negk6.s2[15]
Data_In[16] => multiply_and_add:negk6.s2[16]
Data_In[17] => multiply_and_add:negk6.s2[17]
Data_In[18] => multiply_and_add:negk6.s2[18]
Data_In[19] => multiply_and_add:negk6.s2[19]
Data_In[20] => multiply_and_add:negk6.s2[20]
Data_In[21] => multiply_and_add:negk6.s2[21]
Data_In[22] => multiply_and_add:negk6.s2[22]
Data_In[23] => multiply_and_add:negk6.s2[23]
Data_In[23] => multiply_and_add:negk6.s2[42]
Data_In[23] => multiply_and_add:negk6.s2[41]
Data_In[23] => multiply_and_add:negk6.s2[40]
Data_In[23] => multiply_and_add:negk6.s2[39]
Data_In[23] => multiply_and_add:negk6.s2[38]
Data_In[23] => multiply_and_add:negk6.s2[37]
Data_In[23] => multiply_and_add:negk6.s2[36]
Data_In[23] => multiply_and_add:negk6.s2[35]
Data_In[23] => multiply_and_add:negk6.s2[34]
Data_In[23] => multiply_and_add:negk6.s2[33]
Data_In[23] => multiply_and_add:negk6.s2[32]
Data_In[23] => multiply_and_add:negk6.s2[31]
Data_In[23] => multiply_and_add:negk6.s2[30]
Data_In[23] => multiply_and_add:negk6.s2[29]
Data_In[23] => multiply_and_add:negk6.s2[28]
Data_In[23] => multiply_and_add:negk6.s2[27]
Data_In[23] => multiply_and_add:negk6.s2[26]
Data_In[23] => multiply_and_add:negk6.s2[25]
Data_In[23] => multiply_and_add:negk6.s2[24]
clock => register_43bit:reg_s7.clock
clock => register_43bit:reg_s9.clock
clock => register_43bit:reg_s11.clock
clock => register_43bit:reg_s13.clock
clock => register_43bit:reg_s15.clock
clock => register_43bit:reg_s17.clock
read_s => register_43bit:reg_s7.read_s
read_s => register_43bit:reg_s9.read_s
read_s => register_43bit:reg_s11.read_s
read_s => register_43bit:reg_s13.read_s
read_s => register_43bit:reg_s15.read_s
read_s => register_43bit:reg_s17.read_s
Data_out[0] <= multiply_and_add:posv1.ks[0]
Data_out[1] <= multiply_and_add:posv1.ks[1]
Data_out[2] <= multiply_and_add:posv1.ks[2]
Data_out[3] <= multiply_and_add:posv1.ks[3]
Data_out[4] <= multiply_and_add:posv1.ks[4]
Data_out[5] <= multiply_and_add:posv1.ks[5]
Data_out[6] <= multiply_and_add:posv1.ks[6]
Data_out[7] <= multiply_and_add:posv1.ks[7]
Data_out[8] <= multiply_and_add:posv1.ks[8]
Data_out[9] <= multiply_and_add:posv1.ks[9]
Data_out[10] <= multiply_and_add:posv1.ks[10]
Data_out[11] <= multiply_and_add:posv1.ks[11]
Data_out[12] <= multiply_and_add:posv1.ks[12]
Data_out[13] <= multiply_and_add:posv1.ks[13]
Data_out[14] <= multiply_and_add:posv1.ks[14]
Data_out[15] <= multiply_and_add:posv1.ks[15]
Data_out[16] <= multiply_and_add:posv1.ks[16]
Data_out[17] <= multiply_and_add:posv1.ks[17]
Data_out[18] <= multiply_and_add:posv1.ks[18]
Data_out[19] <= multiply_and_add:posv1.ks[19]
Data_out[20] <= multiply_and_add:posv1.ks[20]
Data_out[21] <= multiply_and_add:posv1.ks[21]
Data_out[22] <= multiply_and_add:posv1.ks[22]
Data_out[23] <= multiply_and_add:posv1.ks[42]


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk6
s[0] => Mult0.IN49
s[1] => Mult0.IN48
s[2] => Mult0.IN47
s[3] => Mult0.IN46
s[4] => Mult0.IN45
s[5] => Mult0.IN44
s[6] => Mult0.IN43
s[7] => Mult0.IN42
s[8] => Mult0.IN41
s[9] => Mult0.IN40
s[10] => Mult0.IN39
s[11] => Mult0.IN38
s[12] => Mult0.IN37
s[13] => Mult0.IN36
s[14] => Mult0.IN35
s[15] => Mult0.IN34
s[16] => Mult0.IN33
s[17] => Mult0.IN32
s[18] => Mult0.IN31
s[19] => Mult0.IN30
s[20] => Mult0.IN29
s[21] => Mult0.IN28
s[22] => Mult0.IN27
s[23] => Mult0.IN26
s[24] => Mult0.IN25
s[25] => Mult0.IN24
s[26] => Mult0.IN23
s[27] => Mult0.IN22
s[28] => Mult0.IN21
s[29] => Mult0.IN20
s[30] => Mult0.IN19
s[31] => Mult0.IN18
s[32] => Mult0.IN17
s[33] => Mult0.IN16
s[34] => Mult0.IN15
s[35] => Mult0.IN14
s[36] => Mult0.IN13
s[37] => Mult0.IN12
s[38] => Mult0.IN11
s[39] => Mult0.IN10
s[40] => Mult0.IN9
s[41] => Mult0.IN8
s[42] => Mult0.IN7
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk5
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk4
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk3
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk2
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:negk1
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s7
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s9
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s11
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s13
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s15
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|register_43bit:reg_s17
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk1
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk2
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk3
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk4
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk5
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posk6
s[0] => Mult0.IN49
s[1] => Mult0.IN48
s[2] => Mult0.IN47
s[3] => Mult0.IN46
s[4] => Mult0.IN45
s[5] => Mult0.IN44
s[6] => Mult0.IN43
s[7] => Mult0.IN42
s[8] => Mult0.IN41
s[9] => Mult0.IN40
s[10] => Mult0.IN39
s[11] => Mult0.IN38
s[12] => Mult0.IN37
s[13] => Mult0.IN36
s[14] => Mult0.IN35
s[15] => Mult0.IN34
s[16] => Mult0.IN33
s[17] => Mult0.IN32
s[18] => Mult0.IN31
s[19] => Mult0.IN30
s[20] => Mult0.IN29
s[21] => Mult0.IN28
s[22] => Mult0.IN27
s[23] => Mult0.IN26
s[24] => Mult0.IN25
s[25] => Mult0.IN24
s[26] => Mult0.IN23
s[27] => Mult0.IN22
s[28] => Mult0.IN21
s[29] => Mult0.IN20
s[30] => Mult0.IN19
s[31] => Mult0.IN18
s[32] => Mult0.IN17
s[33] => Mult0.IN16
s[34] => Mult0.IN15
s[35] => Mult0.IN14
s[36] => Mult0.IN13
s[37] => Mult0.IN12
s[38] => Mult0.IN11
s[39] => Mult0.IN10
s[40] => Mult0.IN9
s[41] => Mult0.IN8
s[42] => Mult0.IN7
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv7
s[0] => ~NO_FANOUT~
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
s[3] => ~NO_FANOUT~
s[4] => ~NO_FANOUT~
s[5] => Add0.IN80
s[6] => Add0.IN79
s[7] => Add0.IN78
s[8] => Add0.IN77
s[9] => Add0.IN76
s[10] => Add0.IN75
s[11] => Add0.IN74
s[12] => Add0.IN73
s[13] => Add0.IN72
s[14] => Add0.IN71
s[15] => Add0.IN70
s[16] => Add0.IN69
s[17] => Add0.IN68
s[18] => Add0.IN67
s[19] => Add0.IN66
s[20] => Add0.IN65
s[21] => Add0.IN64
s[22] => Add0.IN63
s[23] => Add0.IN62
s[24] => Add0.IN61
s[25] => Add0.IN60
s[26] => Add0.IN59
s[27] => Add0.IN58
s[28] => Add0.IN57
s[29] => Add0.IN56
s[30] => Add0.IN55
s[31] => Add0.IN54
s[32] => Add0.IN53
s[33] => Add0.IN52
s[34] => Add0.IN51
s[35] => Add0.IN50
s[36] => Add0.IN49
s[37] => Add0.IN48
s[38] => Add0.IN47
s[39] => Add0.IN46
s[40] => Add0.IN45
s[41] => Add0.IN44
s[42] => Add0.IN81
s[42] => Add0.IN82
s[42] => Add0.IN83
s[42] => Add0.IN84
s[42] => Add0.IN85
s[42] => Add0.IN86
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv6
s[0] => Add0.IN84
s[1] => Add0.IN82
s[1] => Add0.IN83
s[2] => Add0.IN80
s[2] => Add0.IN81
s[3] => Add0.IN78
s[3] => Add0.IN79
s[4] => Add0.IN76
s[4] => Add0.IN77
s[5] => Add0.IN74
s[5] => Add0.IN75
s[6] => Add0.IN72
s[6] => Add0.IN73
s[7] => Add0.IN70
s[7] => Add0.IN71
s[8] => Add0.IN68
s[8] => Add0.IN69
s[9] => Add0.IN66
s[9] => Add0.IN67
s[10] => Add0.IN64
s[10] => Add0.IN65
s[11] => Add0.IN62
s[11] => Add0.IN63
s[12] => Add0.IN60
s[12] => Add0.IN61
s[13] => Add0.IN58
s[13] => Add0.IN59
s[14] => Add0.IN56
s[14] => Add0.IN57
s[15] => Add0.IN54
s[15] => Add0.IN55
s[16] => Add0.IN52
s[16] => Add0.IN53
s[17] => Add0.IN50
s[17] => Add0.IN51
s[18] => Add0.IN48
s[18] => Add0.IN49
s[19] => Add0.IN46
s[19] => Add0.IN47
s[20] => Add0.IN44
s[20] => Add0.IN45
s[21] => Add0.IN42
s[21] => Add0.IN43
s[22] => Add0.IN40
s[22] => Add0.IN41
s[23] => Add0.IN38
s[23] => Add0.IN39
s[24] => Add0.IN36
s[24] => Add0.IN37
s[25] => Add0.IN34
s[25] => Add0.IN35
s[26] => Add0.IN32
s[26] => Add0.IN33
s[27] => Add0.IN30
s[27] => Add0.IN31
s[28] => Add0.IN28
s[28] => Add0.IN29
s[29] => Add0.IN26
s[29] => Add0.IN27
s[30] => Add0.IN24
s[30] => Add0.IN25
s[31] => Add0.IN22
s[31] => Add0.IN23
s[32] => Add0.IN20
s[32] => Add0.IN21
s[33] => Add0.IN18
s[33] => Add0.IN19
s[34] => Add0.IN16
s[34] => Add0.IN17
s[35] => Add0.IN14
s[35] => Add0.IN15
s[36] => Add0.IN12
s[36] => Add0.IN13
s[37] => Add0.IN10
s[37] => Add0.IN11
s[38] => Add0.IN8
s[38] => Add0.IN9
s[39] => Add0.IN6
s[39] => Add0.IN7
s[40] => Add0.IN4
s[40] => Add0.IN5
s[41] => Add0.IN2
s[41] => Add0.IN3
s[42] => Add0.IN1
s[42] => Add1.IN83
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv5
s[0] => Add0.IN84
s[1] => Add0.IN83
s[2] => Add0.IN82
s[3] => Add0.IN81
s[4] => Add0.IN79
s[4] => Add0.IN80
s[5] => Add0.IN77
s[5] => Add0.IN78
s[6] => Add0.IN75
s[6] => Add0.IN76
s[7] => Add0.IN73
s[7] => Add0.IN74
s[8] => Add0.IN71
s[8] => Add0.IN72
s[9] => Add0.IN69
s[9] => Add0.IN70
s[10] => Add0.IN67
s[10] => Add0.IN68
s[11] => Add0.IN65
s[11] => Add0.IN66
s[12] => Add0.IN63
s[12] => Add0.IN64
s[13] => Add0.IN61
s[13] => Add0.IN62
s[14] => Add0.IN59
s[14] => Add0.IN60
s[15] => Add0.IN57
s[15] => Add0.IN58
s[16] => Add0.IN55
s[16] => Add0.IN56
s[17] => Add0.IN53
s[17] => Add0.IN54
s[18] => Add0.IN51
s[18] => Add0.IN52
s[19] => Add0.IN49
s[19] => Add0.IN50
s[20] => Add0.IN47
s[20] => Add0.IN48
s[21] => Add0.IN45
s[21] => Add0.IN46
s[22] => Add0.IN43
s[22] => Add0.IN44
s[23] => Add0.IN41
s[23] => Add0.IN42
s[24] => Add0.IN39
s[24] => Add0.IN40
s[25] => Add0.IN37
s[25] => Add0.IN38
s[26] => Add0.IN35
s[26] => Add0.IN36
s[27] => Add0.IN33
s[27] => Add0.IN34
s[28] => Add0.IN31
s[28] => Add0.IN32
s[29] => Add0.IN29
s[29] => Add0.IN30
s[30] => Add0.IN27
s[30] => Add0.IN28
s[31] => Add0.IN25
s[31] => Add0.IN26
s[32] => Add0.IN23
s[32] => Add0.IN24
s[33] => Add0.IN21
s[33] => Add0.IN22
s[34] => Add0.IN19
s[34] => Add0.IN20
s[35] => Add0.IN17
s[35] => Add0.IN18
s[36] => Add0.IN15
s[36] => Add0.IN16
s[37] => Add0.IN13
s[37] => Add0.IN14
s[38] => Add0.IN11
s[38] => Add0.IN12
s[39] => Add0.IN9
s[39] => Add0.IN10
s[40] => Add0.IN7
s[40] => Add0.IN8
s[41] => Add0.IN5
s[41] => Add0.IN6
s[42] => Add0.IN1
s[42] => Add0.IN2
s[42] => Add0.IN3
s[42] => Add0.IN4
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv4
s[0] => Add0.IN84
s[1] => Add0.IN83
s[2] => Add0.IN81
s[2] => Add0.IN82
s[3] => Add0.IN79
s[3] => Add0.IN80
s[4] => Add0.IN77
s[4] => Add0.IN78
s[5] => Add0.IN75
s[5] => Add0.IN76
s[6] => Add0.IN73
s[6] => Add0.IN74
s[7] => Add0.IN71
s[7] => Add0.IN72
s[8] => Add0.IN69
s[8] => Add0.IN70
s[9] => Add0.IN67
s[9] => Add0.IN68
s[10] => Add0.IN65
s[10] => Add0.IN66
s[11] => Add0.IN63
s[11] => Add0.IN64
s[12] => Add0.IN61
s[12] => Add0.IN62
s[13] => Add0.IN59
s[13] => Add0.IN60
s[14] => Add0.IN57
s[14] => Add0.IN58
s[15] => Add0.IN55
s[15] => Add0.IN56
s[16] => Add0.IN53
s[16] => Add0.IN54
s[17] => Add0.IN51
s[17] => Add0.IN52
s[18] => Add0.IN49
s[18] => Add0.IN50
s[19] => Add0.IN47
s[19] => Add0.IN48
s[20] => Add0.IN45
s[20] => Add0.IN46
s[21] => Add0.IN43
s[21] => Add0.IN44
s[22] => Add0.IN41
s[22] => Add0.IN42
s[23] => Add0.IN39
s[23] => Add0.IN40
s[24] => Add0.IN37
s[24] => Add0.IN38
s[25] => Add0.IN35
s[25] => Add0.IN36
s[26] => Add0.IN33
s[26] => Add0.IN34
s[27] => Add0.IN31
s[27] => Add0.IN32
s[28] => Add0.IN29
s[28] => Add0.IN30
s[29] => Add0.IN27
s[29] => Add0.IN28
s[30] => Add0.IN25
s[30] => Add0.IN26
s[31] => Add0.IN23
s[31] => Add0.IN24
s[32] => Add0.IN21
s[32] => Add0.IN22
s[33] => Add0.IN19
s[33] => Add0.IN20
s[34] => Add0.IN17
s[34] => Add0.IN18
s[35] => Add0.IN15
s[35] => Add0.IN16
s[36] => Add0.IN13
s[36] => Add0.IN14
s[37] => Add0.IN11
s[37] => Add0.IN12
s[38] => Add0.IN9
s[38] => Add0.IN10
s[39] => Add0.IN7
s[39] => Add0.IN8
s[40] => Add0.IN5
s[40] => Add0.IN6
s[41] => Add0.IN3
s[41] => Add0.IN4
s[42] => Add0.IN1
s[42] => Add0.IN2
s[42] => Add1.IN83
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv3
s[0] => Mult0.IN47
s[1] => Mult0.IN46
s[2] => Mult0.IN45
s[3] => Mult0.IN44
s[4] => Mult0.IN43
s[5] => Mult0.IN42
s[6] => Mult0.IN41
s[7] => Mult0.IN40
s[8] => Mult0.IN39
s[9] => Mult0.IN38
s[10] => Mult0.IN37
s[11] => Mult0.IN36
s[12] => Mult0.IN35
s[13] => Mult0.IN34
s[14] => Mult0.IN33
s[15] => Mult0.IN32
s[16] => Mult0.IN31
s[17] => Mult0.IN30
s[18] => Mult0.IN29
s[19] => Mult0.IN28
s[20] => Mult0.IN27
s[21] => Mult0.IN26
s[22] => Mult0.IN25
s[23] => Mult0.IN24
s[24] => Mult0.IN23
s[25] => Mult0.IN22
s[26] => Mult0.IN21
s[27] => Mult0.IN20
s[28] => Mult0.IN19
s[29] => Mult0.IN18
s[30] => Mult0.IN17
s[31] => Mult0.IN16
s[32] => Mult0.IN15
s[33] => Mult0.IN14
s[34] => Mult0.IN13
s[35] => Mult0.IN12
s[36] => Mult0.IN11
s[37] => Mult0.IN10
s[38] => Mult0.IN9
s[39] => Mult0.IN8
s[40] => Mult0.IN7
s[41] => Mult0.IN6
s[42] => Mult0.IN5
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv2
s[0] => ~NO_FANOUT~
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
s[3] => ~NO_FANOUT~
s[4] => ~NO_FANOUT~
s[5] => ~NO_FANOUT~
s[6] => ~NO_FANOUT~
s[7] => ~NO_FANOUT~
s[8] => ~NO_FANOUT~
s[9] => ~NO_FANOUT~
s[10] => ~NO_FANOUT~
s[11] => ~NO_FANOUT~
s[12] => ~NO_FANOUT~
s[13] => Add0.IN72
s[14] => Add0.IN71
s[15] => Add0.IN70
s[16] => Add0.IN69
s[17] => Add0.IN68
s[18] => Add0.IN67
s[19] => Add0.IN66
s[20] => Add0.IN65
s[21] => Add0.IN64
s[22] => Add0.IN63
s[23] => Add0.IN62
s[24] => Add0.IN61
s[25] => Add0.IN60
s[26] => Add0.IN59
s[27] => Add0.IN58
s[28] => Add0.IN57
s[29] => Add0.IN56
s[30] => Add0.IN55
s[31] => Add0.IN54
s[32] => Add0.IN53
s[33] => Add0.IN52
s[34] => Add0.IN51
s[35] => Add0.IN50
s[36] => Add0.IN49
s[37] => Add0.IN48
s[38] => Add0.IN47
s[39] => Add0.IN46
s[40] => Add0.IN45
s[41] => Add0.IN44
s[42] => Add0.IN73
s[42] => Add0.IN74
s[42] => Add0.IN75
s[42] => Add0.IN76
s[42] => Add0.IN77
s[42] => Add0.IN78
s[42] => Add0.IN79
s[42] => Add0.IN80
s[42] => Add0.IN81
s[42] => Add0.IN82
s[42] => Add0.IN83
s[42] => Add0.IN84
s[42] => Add0.IN85
s[42] => Add0.IN86
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:left_filter|multiply_and_add:posv1
s[0] => Mult0.IN47
s[1] => Mult0.IN46
s[2] => Mult0.IN45
s[3] => Mult0.IN44
s[4] => Mult0.IN43
s[5] => Mult0.IN42
s[6] => Mult0.IN41
s[7] => Mult0.IN40
s[8] => Mult0.IN39
s[9] => Mult0.IN38
s[10] => Mult0.IN37
s[11] => Mult0.IN36
s[12] => Mult0.IN35
s[13] => Mult0.IN34
s[14] => Mult0.IN33
s[15] => Mult0.IN32
s[16] => Mult0.IN31
s[17] => Mult0.IN30
s[18] => Mult0.IN29
s[19] => Mult0.IN28
s[20] => Mult0.IN27
s[21] => Mult0.IN26
s[22] => Mult0.IN25
s[23] => Mult0.IN24
s[24] => Mult0.IN23
s[25] => Mult0.IN22
s[26] => Mult0.IN21
s[27] => Mult0.IN20
s[28] => Mult0.IN19
s[29] => Mult0.IN18
s[30] => Mult0.IN17
s[31] => Mult0.IN16
s[32] => Mult0.IN15
s[33] => Mult0.IN14
s[34] => Mult0.IN13
s[35] => Mult0.IN12
s[36] => Mult0.IN11
s[37] => Mult0.IN10
s[38] => Mult0.IN9
s[39] => Mult0.IN8
s[40] => Mult0.IN7
s[41] => Mult0.IN6
s[42] => Mult0.IN5
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter
Data_In[0] => multiply_and_add:negk6.s2[0]
Data_In[1] => multiply_and_add:negk6.s2[1]
Data_In[2] => multiply_and_add:negk6.s2[2]
Data_In[3] => multiply_and_add:negk6.s2[3]
Data_In[4] => multiply_and_add:negk6.s2[4]
Data_In[5] => multiply_and_add:negk6.s2[5]
Data_In[6] => multiply_and_add:negk6.s2[6]
Data_In[7] => multiply_and_add:negk6.s2[7]
Data_In[8] => multiply_and_add:negk6.s2[8]
Data_In[9] => multiply_and_add:negk6.s2[9]
Data_In[10] => multiply_and_add:negk6.s2[10]
Data_In[11] => multiply_and_add:negk6.s2[11]
Data_In[12] => multiply_and_add:negk6.s2[12]
Data_In[13] => multiply_and_add:negk6.s2[13]
Data_In[14] => multiply_and_add:negk6.s2[14]
Data_In[15] => multiply_and_add:negk6.s2[15]
Data_In[16] => multiply_and_add:negk6.s2[16]
Data_In[17] => multiply_and_add:negk6.s2[17]
Data_In[18] => multiply_and_add:negk6.s2[18]
Data_In[19] => multiply_and_add:negk6.s2[19]
Data_In[20] => multiply_and_add:negk6.s2[20]
Data_In[21] => multiply_and_add:negk6.s2[21]
Data_In[22] => multiply_and_add:negk6.s2[22]
Data_In[23] => multiply_and_add:negk6.s2[23]
Data_In[23] => multiply_and_add:negk6.s2[42]
Data_In[23] => multiply_and_add:negk6.s2[41]
Data_In[23] => multiply_and_add:negk6.s2[40]
Data_In[23] => multiply_and_add:negk6.s2[39]
Data_In[23] => multiply_and_add:negk6.s2[38]
Data_In[23] => multiply_and_add:negk6.s2[37]
Data_In[23] => multiply_and_add:negk6.s2[36]
Data_In[23] => multiply_and_add:negk6.s2[35]
Data_In[23] => multiply_and_add:negk6.s2[34]
Data_In[23] => multiply_and_add:negk6.s2[33]
Data_In[23] => multiply_and_add:negk6.s2[32]
Data_In[23] => multiply_and_add:negk6.s2[31]
Data_In[23] => multiply_and_add:negk6.s2[30]
Data_In[23] => multiply_and_add:negk6.s2[29]
Data_In[23] => multiply_and_add:negk6.s2[28]
Data_In[23] => multiply_and_add:negk6.s2[27]
Data_In[23] => multiply_and_add:negk6.s2[26]
Data_In[23] => multiply_and_add:negk6.s2[25]
Data_In[23] => multiply_and_add:negk6.s2[24]
clock => register_43bit:reg_s7.clock
clock => register_43bit:reg_s9.clock
clock => register_43bit:reg_s11.clock
clock => register_43bit:reg_s13.clock
clock => register_43bit:reg_s15.clock
clock => register_43bit:reg_s17.clock
read_s => register_43bit:reg_s7.read_s
read_s => register_43bit:reg_s9.read_s
read_s => register_43bit:reg_s11.read_s
read_s => register_43bit:reg_s13.read_s
read_s => register_43bit:reg_s15.read_s
read_s => register_43bit:reg_s17.read_s
Data_out[0] <= multiply_and_add:posv1.ks[0]
Data_out[1] <= multiply_and_add:posv1.ks[1]
Data_out[2] <= multiply_and_add:posv1.ks[2]
Data_out[3] <= multiply_and_add:posv1.ks[3]
Data_out[4] <= multiply_and_add:posv1.ks[4]
Data_out[5] <= multiply_and_add:posv1.ks[5]
Data_out[6] <= multiply_and_add:posv1.ks[6]
Data_out[7] <= multiply_and_add:posv1.ks[7]
Data_out[8] <= multiply_and_add:posv1.ks[8]
Data_out[9] <= multiply_and_add:posv1.ks[9]
Data_out[10] <= multiply_and_add:posv1.ks[10]
Data_out[11] <= multiply_and_add:posv1.ks[11]
Data_out[12] <= multiply_and_add:posv1.ks[12]
Data_out[13] <= multiply_and_add:posv1.ks[13]
Data_out[14] <= multiply_and_add:posv1.ks[14]
Data_out[15] <= multiply_and_add:posv1.ks[15]
Data_out[16] <= multiply_and_add:posv1.ks[16]
Data_out[17] <= multiply_and_add:posv1.ks[17]
Data_out[18] <= multiply_and_add:posv1.ks[18]
Data_out[19] <= multiply_and_add:posv1.ks[19]
Data_out[20] <= multiply_and_add:posv1.ks[20]
Data_out[21] <= multiply_and_add:posv1.ks[21]
Data_out[22] <= multiply_and_add:posv1.ks[22]
Data_out[23] <= multiply_and_add:posv1.ks[42]


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk6
s[0] => Mult0.IN49
s[1] => Mult0.IN48
s[2] => Mult0.IN47
s[3] => Mult0.IN46
s[4] => Mult0.IN45
s[5] => Mult0.IN44
s[6] => Mult0.IN43
s[7] => Mult0.IN42
s[8] => Mult0.IN41
s[9] => Mult0.IN40
s[10] => Mult0.IN39
s[11] => Mult0.IN38
s[12] => Mult0.IN37
s[13] => Mult0.IN36
s[14] => Mult0.IN35
s[15] => Mult0.IN34
s[16] => Mult0.IN33
s[17] => Mult0.IN32
s[18] => Mult0.IN31
s[19] => Mult0.IN30
s[20] => Mult0.IN29
s[21] => Mult0.IN28
s[22] => Mult0.IN27
s[23] => Mult0.IN26
s[24] => Mult0.IN25
s[25] => Mult0.IN24
s[26] => Mult0.IN23
s[27] => Mult0.IN22
s[28] => Mult0.IN21
s[29] => Mult0.IN20
s[30] => Mult0.IN19
s[31] => Mult0.IN18
s[32] => Mult0.IN17
s[33] => Mult0.IN16
s[34] => Mult0.IN15
s[35] => Mult0.IN14
s[36] => Mult0.IN13
s[37] => Mult0.IN12
s[38] => Mult0.IN11
s[39] => Mult0.IN10
s[40] => Mult0.IN9
s[41] => Mult0.IN8
s[42] => Mult0.IN7
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk5
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk4
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk3
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk2
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:negk1
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s7
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s9
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s11
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s13
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s15
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|register_43bit:reg_s17
D[0] => reg[0].DATAIN
D[1] => reg[1].DATAIN
D[2] => reg[2].DATAIN
D[3] => reg[3].DATAIN
D[4] => reg[4].DATAIN
D[5] => reg[5].DATAIN
D[6] => reg[6].DATAIN
D[7] => reg[7].DATAIN
D[8] => reg[8].DATAIN
D[9] => reg[9].DATAIN
D[10] => reg[10].DATAIN
D[11] => reg[11].DATAIN
D[12] => reg[12].DATAIN
D[13] => reg[13].DATAIN
D[14] => reg[14].DATAIN
D[15] => reg[15].DATAIN
D[16] => reg[16].DATAIN
D[17] => reg[17].DATAIN
D[18] => reg[18].DATAIN
D[19] => reg[19].DATAIN
D[20] => reg[20].DATAIN
D[21] => reg[21].DATAIN
D[22] => reg[22].DATAIN
D[23] => reg[23].DATAIN
D[24] => reg[24].DATAIN
D[25] => reg[25].DATAIN
D[26] => reg[26].DATAIN
D[27] => reg[27].DATAIN
D[28] => reg[28].DATAIN
D[29] => reg[29].DATAIN
D[30] => reg[30].DATAIN
D[31] => reg[31].DATAIN
D[32] => reg[32].DATAIN
D[33] => reg[33].DATAIN
D[34] => reg[34].DATAIN
D[35] => reg[35].DATAIN
D[36] => reg[36].DATAIN
D[37] => reg[37].DATAIN
D[38] => reg[38].DATAIN
D[39] => reg[39].DATAIN
D[40] => reg[40].DATAIN
D[41] => reg[41].DATAIN
D[42] => reg[42].DATAIN
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
clock => reg[16].CLK
clock => reg[17].CLK
clock => reg[18].CLK
clock => reg[19].CLK
clock => reg[20].CLK
clock => reg[21].CLK
clock => reg[22].CLK
clock => reg[23].CLK
clock => reg[24].CLK
clock => reg[25].CLK
clock => reg[26].CLK
clock => reg[27].CLK
clock => reg[28].CLK
clock => reg[29].CLK
clock => reg[30].CLK
clock => reg[31].CLK
clock => reg[32].CLK
clock => reg[33].CLK
clock => reg[34].CLK
clock => reg[35].CLK
clock => reg[36].CLK
clock => reg[37].CLK
clock => reg[38].CLK
clock => reg[39].CLK
clock => reg[40].CLK
clock => reg[41].CLK
clock => reg[42].CLK
clock => reg[43].CLK
clock => reg[44].CLK
clock => reg[45].CLK
clock => reg[46].CLK
clock => reg[47].CLK
clock => reg[48].CLK
clock => reg[49].CLK
clock => reg[50].CLK
clock => reg[51].CLK
clock => reg[52].CLK
clock => reg[53].CLK
clock => reg[54].CLK
clock => reg[55].CLK
clock => reg[56].CLK
clock => reg[57].CLK
clock => reg[58].CLK
clock => reg[59].CLK
clock => reg[60].CLK
clock => reg[61].CLK
clock => reg[62].CLK
clock => reg[63].CLK
clock => reg[64].CLK
clock => reg[65].CLK
clock => reg[66].CLK
clock => reg[67].CLK
clock => reg[68].CLK
clock => reg[69].CLK
clock => reg[70].CLK
clock => reg[71].CLK
clock => reg[72].CLK
clock => reg[73].CLK
clock => reg[74].CLK
clock => reg[75].CLK
clock => reg[76].CLK
clock => reg[77].CLK
clock => reg[78].CLK
clock => reg[79].CLK
clock => reg[80].CLK
clock => reg[81].CLK
clock => reg[82].CLK
clock => reg[83].CLK
clock => reg[84].CLK
clock => reg[85].CLK
read_s => reg[0].ENA
read_s => reg[1].ENA
read_s => reg[2].ENA
read_s => reg[3].ENA
read_s => reg[4].ENA
read_s => reg[5].ENA
read_s => reg[6].ENA
read_s => reg[7].ENA
read_s => reg[8].ENA
read_s => reg[9].ENA
read_s => reg[10].ENA
read_s => reg[11].ENA
read_s => reg[12].ENA
read_s => reg[13].ENA
read_s => reg[14].ENA
read_s => reg[15].ENA
read_s => reg[16].ENA
read_s => reg[17].ENA
read_s => reg[18].ENA
read_s => reg[19].ENA
read_s => reg[20].ENA
read_s => reg[21].ENA
read_s => reg[22].ENA
read_s => reg[23].ENA
read_s => reg[24].ENA
read_s => reg[25].ENA
read_s => reg[26].ENA
read_s => reg[27].ENA
read_s => reg[28].ENA
read_s => reg[29].ENA
read_s => reg[30].ENA
read_s => reg[31].ENA
read_s => reg[32].ENA
read_s => reg[33].ENA
read_s => reg[34].ENA
read_s => reg[35].ENA
read_s => reg[36].ENA
read_s => reg[37].ENA
read_s => reg[38].ENA
read_s => reg[39].ENA
read_s => reg[40].ENA
read_s => reg[41].ENA
read_s => reg[42].ENA
read_s => reg[43].ENA
read_s => reg[44].ENA
read_s => reg[45].ENA
read_s => reg[46].ENA
read_s => reg[47].ENA
read_s => reg[48].ENA
read_s => reg[49].ENA
read_s => reg[50].ENA
read_s => reg[51].ENA
read_s => reg[52].ENA
read_s => reg[53].ENA
read_s => reg[54].ENA
read_s => reg[55].ENA
read_s => reg[56].ENA
read_s => reg[57].ENA
read_s => reg[58].ENA
read_s => reg[59].ENA
read_s => reg[60].ENA
read_s => reg[61].ENA
read_s => reg[62].ENA
read_s => reg[63].ENA
read_s => reg[64].ENA
read_s => reg[65].ENA
read_s => reg[66].ENA
read_s => reg[67].ENA
read_s => reg[68].ENA
read_s => reg[69].ENA
read_s => reg[70].ENA
read_s => reg[71].ENA
read_s => reg[72].ENA
read_s => reg[73].ENA
read_s => reg[74].ENA
read_s => reg[75].ENA
read_s => reg[76].ENA
read_s => reg[77].ENA
read_s => reg[78].ENA
read_s => reg[79].ENA
read_s => reg[80].ENA
read_s => reg[81].ENA
read_s => reg[82].ENA
read_s => reg[83].ENA
read_s => reg[84].ENA
read_s => reg[85].ENA
A[0] <= reg[43].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[44].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[45].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[46].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[47].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[48].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[49].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[50].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[51].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[52].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[53].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[54].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[55].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[56].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[57].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[58].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[59].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[60].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[61].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[62].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[63].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[64].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[65].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[66].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[67].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[68].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[69].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[70].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[71].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[72].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[73].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[74].DB_MAX_OUTPUT_PORT_TYPE
A[32] <= reg[75].DB_MAX_OUTPUT_PORT_TYPE
A[33] <= reg[76].DB_MAX_OUTPUT_PORT_TYPE
A[34] <= reg[77].DB_MAX_OUTPUT_PORT_TYPE
A[35] <= reg[78].DB_MAX_OUTPUT_PORT_TYPE
A[36] <= reg[79].DB_MAX_OUTPUT_PORT_TYPE
A[37] <= reg[80].DB_MAX_OUTPUT_PORT_TYPE
A[38] <= reg[81].DB_MAX_OUTPUT_PORT_TYPE
A[39] <= reg[82].DB_MAX_OUTPUT_PORT_TYPE
A[40] <= reg[83].DB_MAX_OUTPUT_PORT_TYPE
A[41] <= reg[84].DB_MAX_OUTPUT_PORT_TYPE
A[42] <= reg[85].DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk1
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk2
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk3
s[0] => Add1.IN86
s[0] => Add0.IN88
s[1] => Add1.IN85
s[1] => Add0.IN87
s[2] => Add1.IN84
s[2] => Add0.IN86
s[3] => Add1.IN83
s[3] => Add0.IN85
s[4] => Add1.IN82
s[4] => Add0.IN84
s[5] => Add1.IN81
s[5] => Add0.IN83
s[6] => Add1.IN80
s[6] => Add0.IN82
s[7] => Add1.IN79
s[7] => Add0.IN81
s[8] => Add1.IN78
s[8] => Add0.IN80
s[9] => Add1.IN77
s[9] => Add0.IN79
s[10] => Add1.IN76
s[10] => Add0.IN78
s[11] => Add1.IN75
s[11] => Add0.IN77
s[12] => Add1.IN74
s[12] => Add0.IN76
s[13] => Add1.IN73
s[13] => Add0.IN75
s[14] => Add1.IN72
s[14] => Add0.IN74
s[15] => Add1.IN71
s[15] => Add0.IN73
s[16] => Add1.IN70
s[16] => Add0.IN72
s[17] => Add1.IN69
s[17] => Add0.IN71
s[18] => Add1.IN68
s[18] => Add0.IN70
s[19] => Add1.IN67
s[19] => Add0.IN69
s[20] => Add1.IN66
s[20] => Add0.IN68
s[21] => Add1.IN65
s[21] => Add0.IN67
s[22] => Add1.IN64
s[22] => Add0.IN66
s[23] => Add1.IN63
s[23] => Add0.IN65
s[24] => Add1.IN62
s[24] => Add0.IN64
s[25] => Add1.IN61
s[25] => Add0.IN63
s[26] => Add1.IN60
s[26] => Add0.IN62
s[27] => Add1.IN59
s[27] => Add0.IN61
s[28] => Add1.IN58
s[28] => Add0.IN60
s[29] => Add1.IN57
s[29] => Add0.IN59
s[30] => Add1.IN56
s[30] => Add0.IN58
s[31] => Add1.IN55
s[31] => Add0.IN57
s[32] => Add1.IN54
s[32] => Add0.IN56
s[33] => Add1.IN53
s[33] => Add0.IN55
s[34] => Add1.IN52
s[34] => Add0.IN54
s[35] => Add1.IN51
s[35] => Add0.IN53
s[36] => Add1.IN50
s[36] => Add0.IN52
s[37] => Add1.IN49
s[37] => Add0.IN51
s[38] => Add1.IN48
s[38] => Add0.IN50
s[39] => Add1.IN47
s[39] => Add0.IN49
s[40] => Add1.IN46
s[40] => Add0.IN48
s[41] => Add1.IN45
s[41] => Add0.IN47
s[42] => Add1.IN44
s[42] => Add1.IN88
s[42] => Add0.IN45
s[42] => Add0.IN46
s[42] => Add0.IN91
s2[0] => Add2.IN43
s2[1] => Add2.IN42
s2[2] => Add2.IN41
s2[3] => Add2.IN40
s2[4] => Add2.IN39
s2[5] => Add2.IN38
s2[6] => Add2.IN37
s2[7] => Add2.IN36
s2[8] => Add2.IN35
s2[9] => Add2.IN34
s2[10] => Add2.IN33
s2[11] => Add2.IN32
s2[12] => Add2.IN31
s2[13] => Add2.IN30
s2[14] => Add2.IN29
s2[15] => Add2.IN28
s2[16] => Add2.IN27
s2[17] => Add2.IN26
s2[18] => Add2.IN25
s2[19] => Add2.IN24
s2[20] => Add2.IN23
s2[21] => Add2.IN22
s2[22] => Add2.IN21
s2[23] => Add2.IN20
s2[24] => Add2.IN19
s2[25] => Add2.IN18
s2[26] => Add2.IN17
s2[27] => Add2.IN16
s2[28] => Add2.IN15
s2[29] => Add2.IN14
s2[30] => Add2.IN13
s2[31] => Add2.IN12
s2[32] => Add2.IN11
s2[33] => Add2.IN10
s2[34] => Add2.IN9
s2[35] => Add2.IN8
s2[36] => Add2.IN7
s2[37] => Add2.IN6
s2[38] => Add2.IN5
s2[39] => Add2.IN4
s2[40] => Add2.IN3
s2[41] => Add2.IN2
s2[42] => Add2.IN1
ks[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk4
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk5
s[0] => Mult0.IN50
s[1] => Mult0.IN49
s[2] => Mult0.IN48
s[3] => Mult0.IN47
s[4] => Mult0.IN46
s[5] => Mult0.IN45
s[6] => Mult0.IN44
s[7] => Mult0.IN43
s[8] => Mult0.IN42
s[9] => Mult0.IN41
s[10] => Mult0.IN40
s[11] => Mult0.IN39
s[12] => Mult0.IN38
s[13] => Mult0.IN37
s[14] => Mult0.IN36
s[15] => Mult0.IN35
s[16] => Mult0.IN34
s[17] => Mult0.IN33
s[18] => Mult0.IN32
s[19] => Mult0.IN31
s[20] => Mult0.IN30
s[21] => Mult0.IN29
s[22] => Mult0.IN28
s[23] => Mult0.IN27
s[24] => Mult0.IN26
s[25] => Mult0.IN25
s[26] => Mult0.IN24
s[27] => Mult0.IN23
s[28] => Mult0.IN22
s[29] => Mult0.IN21
s[30] => Mult0.IN20
s[31] => Mult0.IN19
s[32] => Mult0.IN18
s[33] => Mult0.IN17
s[34] => Mult0.IN16
s[35] => Mult0.IN15
s[36] => Mult0.IN14
s[37] => Mult0.IN13
s[38] => Mult0.IN12
s[39] => Mult0.IN11
s[40] => Mult0.IN10
s[41] => Mult0.IN9
s[42] => Mult0.IN8
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posk6
s[0] => Mult0.IN49
s[1] => Mult0.IN48
s[2] => Mult0.IN47
s[3] => Mult0.IN46
s[4] => Mult0.IN45
s[5] => Mult0.IN44
s[6] => Mult0.IN43
s[7] => Mult0.IN42
s[8] => Mult0.IN41
s[9] => Mult0.IN40
s[10] => Mult0.IN39
s[11] => Mult0.IN38
s[12] => Mult0.IN37
s[13] => Mult0.IN36
s[14] => Mult0.IN35
s[15] => Mult0.IN34
s[16] => Mult0.IN33
s[17] => Mult0.IN32
s[18] => Mult0.IN31
s[19] => Mult0.IN30
s[20] => Mult0.IN29
s[21] => Mult0.IN28
s[22] => Mult0.IN27
s[23] => Mult0.IN26
s[24] => Mult0.IN25
s[25] => Mult0.IN24
s[26] => Mult0.IN23
s[27] => Mult0.IN22
s[28] => Mult0.IN21
s[29] => Mult0.IN20
s[30] => Mult0.IN19
s[31] => Mult0.IN18
s[32] => Mult0.IN17
s[33] => Mult0.IN16
s[34] => Mult0.IN15
s[35] => Mult0.IN14
s[36] => Mult0.IN13
s[37] => Mult0.IN12
s[38] => Mult0.IN11
s[39] => Mult0.IN10
s[40] => Mult0.IN9
s[41] => Mult0.IN8
s[42] => Mult0.IN7
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv7
s[0] => ~NO_FANOUT~
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
s[3] => ~NO_FANOUT~
s[4] => ~NO_FANOUT~
s[5] => Add0.IN80
s[6] => Add0.IN79
s[7] => Add0.IN78
s[8] => Add0.IN77
s[9] => Add0.IN76
s[10] => Add0.IN75
s[11] => Add0.IN74
s[12] => Add0.IN73
s[13] => Add0.IN72
s[14] => Add0.IN71
s[15] => Add0.IN70
s[16] => Add0.IN69
s[17] => Add0.IN68
s[18] => Add0.IN67
s[19] => Add0.IN66
s[20] => Add0.IN65
s[21] => Add0.IN64
s[22] => Add0.IN63
s[23] => Add0.IN62
s[24] => Add0.IN61
s[25] => Add0.IN60
s[26] => Add0.IN59
s[27] => Add0.IN58
s[28] => Add0.IN57
s[29] => Add0.IN56
s[30] => Add0.IN55
s[31] => Add0.IN54
s[32] => Add0.IN53
s[33] => Add0.IN52
s[34] => Add0.IN51
s[35] => Add0.IN50
s[36] => Add0.IN49
s[37] => Add0.IN48
s[38] => Add0.IN47
s[39] => Add0.IN46
s[40] => Add0.IN45
s[41] => Add0.IN44
s[42] => Add0.IN81
s[42] => Add0.IN82
s[42] => Add0.IN83
s[42] => Add0.IN84
s[42] => Add0.IN85
s[42] => Add0.IN86
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv6
s[0] => Add0.IN84
s[1] => Add0.IN82
s[1] => Add0.IN83
s[2] => Add0.IN80
s[2] => Add0.IN81
s[3] => Add0.IN78
s[3] => Add0.IN79
s[4] => Add0.IN76
s[4] => Add0.IN77
s[5] => Add0.IN74
s[5] => Add0.IN75
s[6] => Add0.IN72
s[6] => Add0.IN73
s[7] => Add0.IN70
s[7] => Add0.IN71
s[8] => Add0.IN68
s[8] => Add0.IN69
s[9] => Add0.IN66
s[9] => Add0.IN67
s[10] => Add0.IN64
s[10] => Add0.IN65
s[11] => Add0.IN62
s[11] => Add0.IN63
s[12] => Add0.IN60
s[12] => Add0.IN61
s[13] => Add0.IN58
s[13] => Add0.IN59
s[14] => Add0.IN56
s[14] => Add0.IN57
s[15] => Add0.IN54
s[15] => Add0.IN55
s[16] => Add0.IN52
s[16] => Add0.IN53
s[17] => Add0.IN50
s[17] => Add0.IN51
s[18] => Add0.IN48
s[18] => Add0.IN49
s[19] => Add0.IN46
s[19] => Add0.IN47
s[20] => Add0.IN44
s[20] => Add0.IN45
s[21] => Add0.IN42
s[21] => Add0.IN43
s[22] => Add0.IN40
s[22] => Add0.IN41
s[23] => Add0.IN38
s[23] => Add0.IN39
s[24] => Add0.IN36
s[24] => Add0.IN37
s[25] => Add0.IN34
s[25] => Add0.IN35
s[26] => Add0.IN32
s[26] => Add0.IN33
s[27] => Add0.IN30
s[27] => Add0.IN31
s[28] => Add0.IN28
s[28] => Add0.IN29
s[29] => Add0.IN26
s[29] => Add0.IN27
s[30] => Add0.IN24
s[30] => Add0.IN25
s[31] => Add0.IN22
s[31] => Add0.IN23
s[32] => Add0.IN20
s[32] => Add0.IN21
s[33] => Add0.IN18
s[33] => Add0.IN19
s[34] => Add0.IN16
s[34] => Add0.IN17
s[35] => Add0.IN14
s[35] => Add0.IN15
s[36] => Add0.IN12
s[36] => Add0.IN13
s[37] => Add0.IN10
s[37] => Add0.IN11
s[38] => Add0.IN8
s[38] => Add0.IN9
s[39] => Add0.IN6
s[39] => Add0.IN7
s[40] => Add0.IN4
s[40] => Add0.IN5
s[41] => Add0.IN2
s[41] => Add0.IN3
s[42] => Add0.IN1
s[42] => Add1.IN83
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv5
s[0] => Add0.IN84
s[1] => Add0.IN83
s[2] => Add0.IN82
s[3] => Add0.IN81
s[4] => Add0.IN79
s[4] => Add0.IN80
s[5] => Add0.IN77
s[5] => Add0.IN78
s[6] => Add0.IN75
s[6] => Add0.IN76
s[7] => Add0.IN73
s[7] => Add0.IN74
s[8] => Add0.IN71
s[8] => Add0.IN72
s[9] => Add0.IN69
s[9] => Add0.IN70
s[10] => Add0.IN67
s[10] => Add0.IN68
s[11] => Add0.IN65
s[11] => Add0.IN66
s[12] => Add0.IN63
s[12] => Add0.IN64
s[13] => Add0.IN61
s[13] => Add0.IN62
s[14] => Add0.IN59
s[14] => Add0.IN60
s[15] => Add0.IN57
s[15] => Add0.IN58
s[16] => Add0.IN55
s[16] => Add0.IN56
s[17] => Add0.IN53
s[17] => Add0.IN54
s[18] => Add0.IN51
s[18] => Add0.IN52
s[19] => Add0.IN49
s[19] => Add0.IN50
s[20] => Add0.IN47
s[20] => Add0.IN48
s[21] => Add0.IN45
s[21] => Add0.IN46
s[22] => Add0.IN43
s[22] => Add0.IN44
s[23] => Add0.IN41
s[23] => Add0.IN42
s[24] => Add0.IN39
s[24] => Add0.IN40
s[25] => Add0.IN37
s[25] => Add0.IN38
s[26] => Add0.IN35
s[26] => Add0.IN36
s[27] => Add0.IN33
s[27] => Add0.IN34
s[28] => Add0.IN31
s[28] => Add0.IN32
s[29] => Add0.IN29
s[29] => Add0.IN30
s[30] => Add0.IN27
s[30] => Add0.IN28
s[31] => Add0.IN25
s[31] => Add0.IN26
s[32] => Add0.IN23
s[32] => Add0.IN24
s[33] => Add0.IN21
s[33] => Add0.IN22
s[34] => Add0.IN19
s[34] => Add0.IN20
s[35] => Add0.IN17
s[35] => Add0.IN18
s[36] => Add0.IN15
s[36] => Add0.IN16
s[37] => Add0.IN13
s[37] => Add0.IN14
s[38] => Add0.IN11
s[38] => Add0.IN12
s[39] => Add0.IN9
s[39] => Add0.IN10
s[40] => Add0.IN7
s[40] => Add0.IN8
s[41] => Add0.IN5
s[41] => Add0.IN6
s[42] => Add0.IN1
s[42] => Add0.IN2
s[42] => Add0.IN3
s[42] => Add0.IN4
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv4
s[0] => Add0.IN84
s[1] => Add0.IN83
s[2] => Add0.IN81
s[2] => Add0.IN82
s[3] => Add0.IN79
s[3] => Add0.IN80
s[4] => Add0.IN77
s[4] => Add0.IN78
s[5] => Add0.IN75
s[5] => Add0.IN76
s[6] => Add0.IN73
s[6] => Add0.IN74
s[7] => Add0.IN71
s[7] => Add0.IN72
s[8] => Add0.IN69
s[8] => Add0.IN70
s[9] => Add0.IN67
s[9] => Add0.IN68
s[10] => Add0.IN65
s[10] => Add0.IN66
s[11] => Add0.IN63
s[11] => Add0.IN64
s[12] => Add0.IN61
s[12] => Add0.IN62
s[13] => Add0.IN59
s[13] => Add0.IN60
s[14] => Add0.IN57
s[14] => Add0.IN58
s[15] => Add0.IN55
s[15] => Add0.IN56
s[16] => Add0.IN53
s[16] => Add0.IN54
s[17] => Add0.IN51
s[17] => Add0.IN52
s[18] => Add0.IN49
s[18] => Add0.IN50
s[19] => Add0.IN47
s[19] => Add0.IN48
s[20] => Add0.IN45
s[20] => Add0.IN46
s[21] => Add0.IN43
s[21] => Add0.IN44
s[22] => Add0.IN41
s[22] => Add0.IN42
s[23] => Add0.IN39
s[23] => Add0.IN40
s[24] => Add0.IN37
s[24] => Add0.IN38
s[25] => Add0.IN35
s[25] => Add0.IN36
s[26] => Add0.IN33
s[26] => Add0.IN34
s[27] => Add0.IN31
s[27] => Add0.IN32
s[28] => Add0.IN29
s[28] => Add0.IN30
s[29] => Add0.IN27
s[29] => Add0.IN28
s[30] => Add0.IN25
s[30] => Add0.IN26
s[31] => Add0.IN23
s[31] => Add0.IN24
s[32] => Add0.IN21
s[32] => Add0.IN22
s[33] => Add0.IN19
s[33] => Add0.IN20
s[34] => Add0.IN17
s[34] => Add0.IN18
s[35] => Add0.IN15
s[35] => Add0.IN16
s[36] => Add0.IN13
s[36] => Add0.IN14
s[37] => Add0.IN11
s[37] => Add0.IN12
s[38] => Add0.IN9
s[38] => Add0.IN10
s[39] => Add0.IN7
s[39] => Add0.IN8
s[40] => Add0.IN5
s[40] => Add0.IN6
s[41] => Add0.IN3
s[41] => Add0.IN4
s[42] => Add0.IN1
s[42] => Add0.IN2
s[42] => Add1.IN83
s[42] => Add1.IN84
s[42] => Add1.IN85
s[42] => Add1.IN86
s2[0] => Add1.IN43
s2[1] => Add1.IN42
s2[2] => Add1.IN41
s2[3] => Add1.IN40
s2[4] => Add1.IN39
s2[5] => Add1.IN38
s2[6] => Add1.IN37
s2[7] => Add1.IN36
s2[8] => Add1.IN35
s2[9] => Add1.IN34
s2[10] => Add1.IN33
s2[11] => Add1.IN32
s2[12] => Add1.IN31
s2[13] => Add1.IN30
s2[14] => Add1.IN29
s2[15] => Add1.IN28
s2[16] => Add1.IN27
s2[17] => Add1.IN26
s2[18] => Add1.IN25
s2[19] => Add1.IN24
s2[20] => Add1.IN23
s2[21] => Add1.IN22
s2[22] => Add1.IN21
s2[23] => Add1.IN20
s2[24] => Add1.IN19
s2[25] => Add1.IN18
s2[26] => Add1.IN17
s2[27] => Add1.IN16
s2[28] => Add1.IN15
s2[29] => Add1.IN14
s2[30] => Add1.IN13
s2[31] => Add1.IN12
s2[32] => Add1.IN11
s2[33] => Add1.IN10
s2[34] => Add1.IN9
s2[35] => Add1.IN8
s2[36] => Add1.IN7
s2[37] => Add1.IN6
s2[38] => Add1.IN5
s2[39] => Add1.IN4
s2[40] => Add1.IN3
s2[41] => Add1.IN2
s2[42] => Add1.IN1
ks[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv3
s[0] => Mult0.IN47
s[1] => Mult0.IN46
s[2] => Mult0.IN45
s[3] => Mult0.IN44
s[4] => Mult0.IN43
s[5] => Mult0.IN42
s[6] => Mult0.IN41
s[7] => Mult0.IN40
s[8] => Mult0.IN39
s[9] => Mult0.IN38
s[10] => Mult0.IN37
s[11] => Mult0.IN36
s[12] => Mult0.IN35
s[13] => Mult0.IN34
s[14] => Mult0.IN33
s[15] => Mult0.IN32
s[16] => Mult0.IN31
s[17] => Mult0.IN30
s[18] => Mult0.IN29
s[19] => Mult0.IN28
s[20] => Mult0.IN27
s[21] => Mult0.IN26
s[22] => Mult0.IN25
s[23] => Mult0.IN24
s[24] => Mult0.IN23
s[25] => Mult0.IN22
s[26] => Mult0.IN21
s[27] => Mult0.IN20
s[28] => Mult0.IN19
s[29] => Mult0.IN18
s[30] => Mult0.IN17
s[31] => Mult0.IN16
s[32] => Mult0.IN15
s[33] => Mult0.IN14
s[34] => Mult0.IN13
s[35] => Mult0.IN12
s[36] => Mult0.IN11
s[37] => Mult0.IN10
s[38] => Mult0.IN9
s[39] => Mult0.IN8
s[40] => Mult0.IN7
s[41] => Mult0.IN6
s[42] => Mult0.IN5
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv2
s[0] => ~NO_FANOUT~
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
s[3] => ~NO_FANOUT~
s[4] => ~NO_FANOUT~
s[5] => ~NO_FANOUT~
s[6] => ~NO_FANOUT~
s[7] => ~NO_FANOUT~
s[8] => ~NO_FANOUT~
s[9] => ~NO_FANOUT~
s[10] => ~NO_FANOUT~
s[11] => ~NO_FANOUT~
s[12] => ~NO_FANOUT~
s[13] => Add0.IN72
s[14] => Add0.IN71
s[15] => Add0.IN70
s[16] => Add0.IN69
s[17] => Add0.IN68
s[18] => Add0.IN67
s[19] => Add0.IN66
s[20] => Add0.IN65
s[21] => Add0.IN64
s[22] => Add0.IN63
s[23] => Add0.IN62
s[24] => Add0.IN61
s[25] => Add0.IN60
s[26] => Add0.IN59
s[27] => Add0.IN58
s[28] => Add0.IN57
s[29] => Add0.IN56
s[30] => Add0.IN55
s[31] => Add0.IN54
s[32] => Add0.IN53
s[33] => Add0.IN52
s[34] => Add0.IN51
s[35] => Add0.IN50
s[36] => Add0.IN49
s[37] => Add0.IN48
s[38] => Add0.IN47
s[39] => Add0.IN46
s[40] => Add0.IN45
s[41] => Add0.IN44
s[42] => Add0.IN73
s[42] => Add0.IN74
s[42] => Add0.IN75
s[42] => Add0.IN76
s[42] => Add0.IN77
s[42] => Add0.IN78
s[42] => Add0.IN79
s[42] => Add0.IN80
s[42] => Add0.IN81
s[42] => Add0.IN82
s[42] => Add0.IN83
s[42] => Add0.IN84
s[42] => Add0.IN85
s[42] => Add0.IN86
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|bandpass:right_filter|multiply_and_add:posv1
s[0] => Mult0.IN47
s[1] => Mult0.IN46
s[2] => Mult0.IN45
s[3] => Mult0.IN44
s[4] => Mult0.IN43
s[5] => Mult0.IN42
s[6] => Mult0.IN41
s[7] => Mult0.IN40
s[8] => Mult0.IN39
s[9] => Mult0.IN38
s[10] => Mult0.IN37
s[11] => Mult0.IN36
s[12] => Mult0.IN35
s[13] => Mult0.IN34
s[14] => Mult0.IN33
s[15] => Mult0.IN32
s[16] => Mult0.IN31
s[17] => Mult0.IN30
s[18] => Mult0.IN29
s[19] => Mult0.IN28
s[20] => Mult0.IN27
s[21] => Mult0.IN26
s[22] => Mult0.IN25
s[23] => Mult0.IN24
s[24] => Mult0.IN23
s[25] => Mult0.IN22
s[26] => Mult0.IN21
s[27] => Mult0.IN20
s[28] => Mult0.IN19
s[29] => Mult0.IN18
s[30] => Mult0.IN17
s[31] => Mult0.IN16
s[32] => Mult0.IN15
s[33] => Mult0.IN14
s[34] => Mult0.IN13
s[35] => Mult0.IN12
s[36] => Mult0.IN11
s[37] => Mult0.IN10
s[38] => Mult0.IN9
s[39] => Mult0.IN8
s[40] => Mult0.IN7
s[41] => Mult0.IN6
s[42] => Mult0.IN5
s2[0] => Add0.IN43
s2[1] => Add0.IN42
s2[2] => Add0.IN41
s2[3] => Add0.IN40
s2[4] => Add0.IN39
s2[5] => Add0.IN38
s2[6] => Add0.IN37
s2[7] => Add0.IN36
s2[8] => Add0.IN35
s2[9] => Add0.IN34
s2[10] => Add0.IN33
s2[11] => Add0.IN32
s2[12] => Add0.IN31
s2[13] => Add0.IN30
s2[14] => Add0.IN29
s2[15] => Add0.IN28
s2[16] => Add0.IN27
s2[17] => Add0.IN26
s2[18] => Add0.IN25
s2[19] => Add0.IN24
s2[20] => Add0.IN23
s2[21] => Add0.IN22
s2[22] => Add0.IN21
s2[23] => Add0.IN20
s2[24] => Add0.IN19
s2[25] => Add0.IN18
s2[26] => Add0.IN17
s2[27] => Add0.IN16
s2[28] => Add0.IN15
s2[29] => Add0.IN14
s2[30] => Add0.IN13
s2[31] => Add0.IN12
s2[32] => Add0.IN11
s2[33] => Add0.IN10
s2[34] => Add0.IN9
s2[35] => Add0.IN8
s2[36] => Add0.IN7
s2[37] => Add0.IN6
s2[38] => Add0.IN5
s2[39] => Add0.IN4
s2[40] => Add0.IN3
s2[41] => Add0.IN2
s2[42] => Add0.IN1
ks[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[32] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[33] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[34] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[35] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[36] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[37] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[38] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[39] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[40] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[41] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ks[42] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|volume_selector:vol_sel
Data_In_L[0] => Add0.IN48
Data_In_L[0] => Selector32.IN6
Data_In_L[0] => Selector31.IN5
Data_In_L[0] => Selector30.IN4
Data_In_L[1] => Add0.IN47
Data_In_L[1] => Selector31.IN4
Data_In_L[1] => Selector32.IN5
Data_In_L[1] => Selector30.IN3
Data_In_L[1] => Selector29.IN4
Data_In_L[2] => Add0.IN46
Data_In_L[2] => Selector30.IN2
Data_In_L[2] => Selector32.IN4
Data_In_L[2] => Selector31.IN3
Data_In_L[2] => Selector29.IN3
Data_In_L[2] => Selector28.IN4
Data_In_L[2] => Add0.IN24
Data_In_L[3] => Add0.IN45
Data_In_L[3] => Selector29.IN2
Data_In_L[3] => Selector31.IN2
Data_In_L[3] => Selector30.IN1
Data_In_L[3] => Selector28.IN3
Data_In_L[3] => Selector27.IN4
Data_In_L[3] => Add0.IN23
Data_In_L[4] => Add0.IN44
Data_In_L[4] => Selector28.IN2
Data_In_L[4] => Selector30.IN0
Data_In_L[4] => Selector29.IN1
Data_In_L[4] => Selector27.IN3
Data_In_L[4] => Selector26.IN4
Data_In_L[4] => Add0.IN22
Data_In_L[5] => Add0.IN43
Data_In_L[5] => Selector27.IN2
Data_In_L[5] => Selector29.IN0
Data_In_L[5] => Selector28.IN1
Data_In_L[5] => Selector26.IN3
Data_In_L[5] => Selector25.IN4
Data_In_L[5] => Add0.IN21
Data_In_L[6] => Add0.IN42
Data_In_L[6] => Selector26.IN2
Data_In_L[6] => Selector28.IN0
Data_In_L[6] => Selector27.IN1
Data_In_L[6] => Selector25.IN3
Data_In_L[6] => Selector24.IN4
Data_In_L[6] => Add0.IN20
Data_In_L[7] => Add0.IN41
Data_In_L[7] => Selector25.IN2
Data_In_L[7] => Selector27.IN0
Data_In_L[7] => Selector26.IN1
Data_In_L[7] => Selector24.IN3
Data_In_L[7] => Selector23.IN4
Data_In_L[7] => Add0.IN19
Data_In_L[8] => Add0.IN40
Data_In_L[8] => Selector24.IN2
Data_In_L[8] => Selector26.IN0
Data_In_L[8] => Selector25.IN1
Data_In_L[8] => Selector23.IN3
Data_In_L[8] => Selector22.IN4
Data_In_L[8] => Add0.IN18
Data_In_L[9] => Add0.IN39
Data_In_L[9] => Selector23.IN2
Data_In_L[9] => Selector25.IN0
Data_In_L[9] => Selector24.IN1
Data_In_L[9] => Selector22.IN3
Data_In_L[9] => Selector21.IN4
Data_In_L[9] => Add0.IN17
Data_In_L[10] => Add0.IN38
Data_In_L[10] => Selector22.IN2
Data_In_L[10] => Selector24.IN0
Data_In_L[10] => Selector23.IN1
Data_In_L[10] => Selector21.IN3
Data_In_L[10] => Selector20.IN4
Data_In_L[10] => Add0.IN16
Data_In_L[11] => Add0.IN37
Data_In_L[11] => Selector21.IN2
Data_In_L[11] => Selector23.IN0
Data_In_L[11] => Selector22.IN1
Data_In_L[11] => Selector20.IN3
Data_In_L[11] => Selector19.IN4
Data_In_L[11] => Add0.IN15
Data_In_L[12] => Add0.IN36
Data_In_L[12] => Selector20.IN2
Data_In_L[12] => Selector22.IN0
Data_In_L[12] => Selector21.IN1
Data_In_L[12] => Selector19.IN3
Data_In_L[12] => Selector18.IN4
Data_In_L[12] => Add0.IN14
Data_In_L[13] => Add0.IN35
Data_In_L[13] => Selector19.IN2
Data_In_L[13] => Selector21.IN0
Data_In_L[13] => Selector20.IN1
Data_In_L[13] => Selector18.IN3
Data_In_L[13] => Selector17.IN4
Data_In_L[13] => Add0.IN13
Data_In_L[14] => Add0.IN34
Data_In_L[14] => Selector18.IN2
Data_In_L[14] => Selector20.IN0
Data_In_L[14] => Selector19.IN1
Data_In_L[14] => Selector17.IN3
Data_In_L[14] => Selector16.IN4
Data_In_L[14] => Add0.IN12
Data_In_L[15] => Add0.IN33
Data_In_L[15] => Selector17.IN2
Data_In_L[15] => Selector19.IN0
Data_In_L[15] => Selector18.IN1
Data_In_L[15] => Selector16.IN3
Data_In_L[15] => Selector15.IN4
Data_In_L[15] => Add0.IN11
Data_In_L[16] => Add0.IN32
Data_In_L[16] => Selector16.IN2
Data_In_L[16] => Selector18.IN0
Data_In_L[16] => Selector17.IN1
Data_In_L[16] => Selector15.IN3
Data_In_L[16] => Selector14.IN4
Data_In_L[16] => Add0.IN10
Data_In_L[17] => Add0.IN31
Data_In_L[17] => Selector15.IN2
Data_In_L[17] => Selector17.IN0
Data_In_L[17] => Selector16.IN1
Data_In_L[17] => Selector14.IN3
Data_In_L[17] => Selector13.IN4
Data_In_L[17] => Add0.IN9
Data_In_L[18] => Add0.IN30
Data_In_L[18] => Selector14.IN2
Data_In_L[18] => Selector16.IN0
Data_In_L[18] => Selector15.IN1
Data_In_L[18] => Selector13.IN3
Data_In_L[18] => Selector12.IN4
Data_In_L[18] => Add0.IN8
Data_In_L[19] => Add0.IN29
Data_In_L[19] => Selector13.IN2
Data_In_L[19] => Selector15.IN0
Data_In_L[19] => Selector14.IN1
Data_In_L[19] => Selector12.IN3
Data_In_L[19] => Selector11.IN4
Data_In_L[19] => Add0.IN7
Data_In_L[20] => Add0.IN28
Data_In_L[20] => Selector12.IN2
Data_In_L[20] => Selector14.IN0
Data_In_L[20] => Selector13.IN1
Data_In_L[20] => Selector11.IN3
Data_In_L[20] => Selector10.IN4
Data_In_L[20] => Add0.IN6
Data_In_L[21] => Add0.IN27
Data_In_L[21] => Selector11.IN2
Data_In_L[21] => Selector13.IN0
Data_In_L[21] => Selector12.IN1
Data_In_L[21] => Selector10.IN3
Data_In_L[21] => Add0.IN5
Data_In_L[22] => Add0.IN26
Data_In_L[22] => Selector10.IN2
Data_In_L[22] => Selector12.IN0
Data_In_L[22] => Selector11.IN1
Data_In_L[22] => Add0.IN4
Data_In_L[23] => Add0.IN25
Data_In_L[23] => Selector9.IN0
Data_In_L[23] => Selector9.IN1
Data_In_L[23] => Selector10.IN0
Data_In_L[23] => Selector11.IN0
Data_In_L[23] => Selector9.IN2
Data_In_L[23] => Selector10.IN1
Data_In_L[23] => Selector9.IN3
Data_In_L[23] => Selector9.IN4
Data_In_L[23] => Add0.IN1
Data_In_L[23] => Add0.IN2
Data_In_L[23] => Add0.IN3
Data_In_R[0] => Add1.IN48
Data_In_R[0] => Selector56.IN6
Data_In_R[0] => Selector55.IN5
Data_In_R[0] => Selector54.IN4
Data_In_R[1] => Add1.IN47
Data_In_R[1] => Selector55.IN4
Data_In_R[1] => Selector56.IN5
Data_In_R[1] => Selector54.IN3
Data_In_R[1] => Selector53.IN4
Data_In_R[2] => Add1.IN46
Data_In_R[2] => Selector54.IN2
Data_In_R[2] => Selector56.IN4
Data_In_R[2] => Selector55.IN3
Data_In_R[2] => Selector53.IN3
Data_In_R[2] => Selector52.IN4
Data_In_R[2] => Add1.IN24
Data_In_R[3] => Add1.IN45
Data_In_R[3] => Selector53.IN2
Data_In_R[3] => Selector55.IN2
Data_In_R[3] => Selector54.IN1
Data_In_R[3] => Selector52.IN3
Data_In_R[3] => Selector51.IN4
Data_In_R[3] => Add1.IN23
Data_In_R[4] => Add1.IN44
Data_In_R[4] => Selector52.IN2
Data_In_R[4] => Selector54.IN0
Data_In_R[4] => Selector53.IN1
Data_In_R[4] => Selector51.IN3
Data_In_R[4] => Selector50.IN4
Data_In_R[4] => Add1.IN22
Data_In_R[5] => Add1.IN43
Data_In_R[5] => Selector51.IN2
Data_In_R[5] => Selector53.IN0
Data_In_R[5] => Selector52.IN1
Data_In_R[5] => Selector50.IN3
Data_In_R[5] => Selector49.IN4
Data_In_R[5] => Add1.IN21
Data_In_R[6] => Add1.IN42
Data_In_R[6] => Selector50.IN2
Data_In_R[6] => Selector52.IN0
Data_In_R[6] => Selector51.IN1
Data_In_R[6] => Selector49.IN3
Data_In_R[6] => Selector48.IN4
Data_In_R[6] => Add1.IN20
Data_In_R[7] => Add1.IN41
Data_In_R[7] => Selector49.IN2
Data_In_R[7] => Selector51.IN0
Data_In_R[7] => Selector50.IN1
Data_In_R[7] => Selector48.IN3
Data_In_R[7] => Selector47.IN4
Data_In_R[7] => Add1.IN19
Data_In_R[8] => Add1.IN40
Data_In_R[8] => Selector48.IN2
Data_In_R[8] => Selector50.IN0
Data_In_R[8] => Selector49.IN1
Data_In_R[8] => Selector47.IN3
Data_In_R[8] => Selector46.IN4
Data_In_R[8] => Add1.IN18
Data_In_R[9] => Add1.IN39
Data_In_R[9] => Selector47.IN2
Data_In_R[9] => Selector49.IN0
Data_In_R[9] => Selector48.IN1
Data_In_R[9] => Selector46.IN3
Data_In_R[9] => Selector45.IN4
Data_In_R[9] => Add1.IN17
Data_In_R[10] => Add1.IN38
Data_In_R[10] => Selector46.IN2
Data_In_R[10] => Selector48.IN0
Data_In_R[10] => Selector47.IN1
Data_In_R[10] => Selector45.IN3
Data_In_R[10] => Selector44.IN4
Data_In_R[10] => Add1.IN16
Data_In_R[11] => Add1.IN37
Data_In_R[11] => Selector45.IN2
Data_In_R[11] => Selector47.IN0
Data_In_R[11] => Selector46.IN1
Data_In_R[11] => Selector44.IN3
Data_In_R[11] => Selector43.IN4
Data_In_R[11] => Add1.IN15
Data_In_R[12] => Add1.IN36
Data_In_R[12] => Selector44.IN2
Data_In_R[12] => Selector46.IN0
Data_In_R[12] => Selector45.IN1
Data_In_R[12] => Selector43.IN3
Data_In_R[12] => Selector42.IN4
Data_In_R[12] => Add1.IN14
Data_In_R[13] => Add1.IN35
Data_In_R[13] => Selector43.IN2
Data_In_R[13] => Selector45.IN0
Data_In_R[13] => Selector44.IN1
Data_In_R[13] => Selector42.IN3
Data_In_R[13] => Selector41.IN4
Data_In_R[13] => Add1.IN13
Data_In_R[14] => Add1.IN34
Data_In_R[14] => Selector42.IN2
Data_In_R[14] => Selector44.IN0
Data_In_R[14] => Selector43.IN1
Data_In_R[14] => Selector41.IN3
Data_In_R[14] => Selector40.IN4
Data_In_R[14] => Add1.IN12
Data_In_R[15] => Add1.IN33
Data_In_R[15] => Selector41.IN2
Data_In_R[15] => Selector43.IN0
Data_In_R[15] => Selector42.IN1
Data_In_R[15] => Selector40.IN3
Data_In_R[15] => Selector39.IN4
Data_In_R[15] => Add1.IN11
Data_In_R[16] => Add1.IN32
Data_In_R[16] => Selector40.IN2
Data_In_R[16] => Selector42.IN0
Data_In_R[16] => Selector41.IN1
Data_In_R[16] => Selector39.IN3
Data_In_R[16] => Selector38.IN4
Data_In_R[16] => Add1.IN10
Data_In_R[17] => Add1.IN31
Data_In_R[17] => Selector39.IN2
Data_In_R[17] => Selector41.IN0
Data_In_R[17] => Selector40.IN1
Data_In_R[17] => Selector38.IN3
Data_In_R[17] => Selector37.IN4
Data_In_R[17] => Add1.IN9
Data_In_R[18] => Add1.IN30
Data_In_R[18] => Selector38.IN2
Data_In_R[18] => Selector40.IN0
Data_In_R[18] => Selector39.IN1
Data_In_R[18] => Selector37.IN3
Data_In_R[18] => Selector36.IN4
Data_In_R[18] => Add1.IN8
Data_In_R[19] => Add1.IN29
Data_In_R[19] => Selector37.IN2
Data_In_R[19] => Selector39.IN0
Data_In_R[19] => Selector38.IN1
Data_In_R[19] => Selector36.IN3
Data_In_R[19] => Selector35.IN4
Data_In_R[19] => Add1.IN7
Data_In_R[20] => Add1.IN28
Data_In_R[20] => Selector36.IN2
Data_In_R[20] => Selector38.IN0
Data_In_R[20] => Selector37.IN1
Data_In_R[20] => Selector35.IN3
Data_In_R[20] => Selector34.IN4
Data_In_R[20] => Add1.IN6
Data_In_R[21] => Add1.IN27
Data_In_R[21] => Selector35.IN2
Data_In_R[21] => Selector37.IN0
Data_In_R[21] => Selector36.IN1
Data_In_R[21] => Selector34.IN3
Data_In_R[21] => Add1.IN5
Data_In_R[22] => Add1.IN26
Data_In_R[22] => Selector34.IN2
Data_In_R[22] => Selector36.IN0
Data_In_R[22] => Selector35.IN1
Data_In_R[22] => Add1.IN4
Data_In_R[23] => Add1.IN25
Data_In_R[23] => Selector33.IN0
Data_In_R[23] => Selector33.IN1
Data_In_R[23] => Selector34.IN0
Data_In_R[23] => Selector35.IN0
Data_In_R[23] => Selector33.IN2
Data_In_R[23] => Selector34.IN1
Data_In_R[23] => Selector33.IN3
Data_In_R[23] => Selector33.IN4
Data_In_R[23] => Add1.IN1
Data_In_R[23] => Add1.IN2
Data_In_R[23] => Add1.IN3
key2 => process_0.IN1
key2 => process_0.IN1
key1 => release_key1.OUTPUTSELECT
key1 => process_0.IN1
clock => HEX1[6]~reg0.CLK
clock => HEX1[5]~reg0.CLK
clock => HEX1[4]~reg0.CLK
clock => HEX1[3]~reg0.CLK
clock => HEX1[2]~reg0.CLK
clock => HEX1[1]~reg0.CLK
clock => HEX1[0]~reg0.CLK
clock => HEX0[6]~reg0.CLK
clock => HEX0[5]~reg0.CLK
clock => HEX0[4]~reg0.CLK
clock => HEX0[3]~reg0.CLK
clock => HEX0[2]~reg0.CLK
clock => HEX0[1]~reg0.CLK
clock => HEX0[0]~reg0.CLK
clock => volume_down.CLK
clock => release_key1.CLK
clock => volume_up.CLK
clock => release_key2.CLK
clock => current_volume~1.DATAIN
clock => next_volume~10.DATAIN
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => next_volume.OUTPUTSELECT
reset => volume_up.OUTPUTSELECT
reset => volume_down.OUTPUTSELECT
reset => release_key1.ENA
reset => release_key2.ENA
Data_out_Left[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Left[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[0] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[1] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[2] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[3] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[4] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[5] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[6] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[7] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[8] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[9] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[10] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[11] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[12] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[13] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[14] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[15] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[16] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[17] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[18] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[19] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[20] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[21] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[22] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Right[23] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|clock_generator:my_clock_gen
CLOCK2_50[1] => CLOCK2_50[1].IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|progetto_VHDL_Leandro|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_tqu1:auto_generated.inclk[0]
inclk[1] => altpll_tqu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_tqu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_tqu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|progetto_VHDL_Leandro|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_tqu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|progetto_VHDL_Leandro|audio_and_video_config:cfg
CLOCK_50 => CLOCK_50.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|progetto_VHDL_Leandro|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec
CLOCK_50 => CLOCK_50.IN5
reset => reset.IN5
read_s => comb.IN1
read_s => comb.IN1
write_s => comb.IN1
write_s => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|progetto_VHDL_Leandro|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


