
FSRA_2025_DISPLAY_BOARD_G1_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  080082b0  080082b0  000092b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008770  08008770  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008770  08008770  00009770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008778  08008778  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008778  08008778  00009778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800877c  0800877c  0000977c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008780  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000830  200001d4  08008954  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a04  08008954  0000aa04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122f2  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f09  00000000  00000000  0001c4f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  0001f400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf7  00000000  00000000  00020390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000219a4  00000000  00000000  00020f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148d8  00000000  00000000  0004292b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3d58  00000000  00000000  00057203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011af5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  0011afa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001201a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008294 	.word	0x08008294

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008294 	.word	0x08008294

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000edc:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000ede:	4a18      	ldr	r2, [pc, #96]	@ (8000f40 <MX_CAN1_Init+0x68>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000ee2:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000ee4:	2210      	movs	r2, #16
 8000ee6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ee8:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eee:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000ef6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000efa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000efc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000efe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f02:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f04:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f10:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f16:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f1c:	4b07      	ldr	r3, [pc, #28]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f22:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f28:	4804      	ldr	r0, [pc, #16]	@ (8000f3c <MX_CAN1_Init+0x64>)
 8000f2a:	f000 ffc3 	bl	8001eb4 <HAL_CAN_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000f34:	f000 fc9a 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200001f0 	.word	0x200001f0
 8000f40:	40006400 	.word	0x40006400

08000f44 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	@ 0x28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 0314 	add.w	r3, r7, #20
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a25      	ldr	r2, [pc, #148]	@ (8000ff8 <HAL_CAN_MspInit+0xb4>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d143      	bne.n	8000fee <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	4b24      	ldr	r3, [pc, #144]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	4a23      	ldr	r2, [pc, #140]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f76:	4b21      	ldr	r3, [pc, #132]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f7e:	613b      	str	r3, [r7, #16]
 8000f80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	4b1d      	ldr	r3, [pc, #116]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f92:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <HAL_CAN_MspInit+0xb8>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PG0     ------> CAN1_RX
    PG1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000fae:	2309      	movs	r3, #9
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4811      	ldr	r0, [pc, #68]	@ (8001000 <HAL_CAN_MspInit+0xbc>)
 8000fba:	f001 fe27 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000fce:	2309      	movs	r3, #9
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4809      	ldr	r0, [pc, #36]	@ (8001000 <HAL_CAN_MspInit+0xbc>)
 8000fda:	f001 fe17 	bl	8002c0c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2014      	movs	r0, #20
 8000fe4:	f001 fddb 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000fe8:	2014      	movs	r0, #20
 8000fea:	f001 fdf4 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	@ 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40006400 	.word	0x40006400
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40021800 	.word	0x40021800

08001004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08c      	sub	sp, #48	@ 0x30
 8001008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 031c 	add.w	r3, r7, #28
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]
 800101e:	4b4c      	ldr	r3, [pc, #304]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a4b      	ldr	r2, [pc, #300]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b49      	ldr	r3, [pc, #292]	@ (8001150 <MX_GPIO_Init+0x14c>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	61bb      	str	r3, [r7, #24]
 8001034:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	4b45      	ldr	r3, [pc, #276]	@ (8001150 <MX_GPIO_Init+0x14c>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a44      	ldr	r2, [pc, #272]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b42      	ldr	r3, [pc, #264]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	4b3e      	ldr	r3, [pc, #248]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a3d      	ldr	r2, [pc, #244]	@ (8001150 <MX_GPIO_Init+0x14c>)
 800105c:	f043 0302 	orr.w	r3, r3, #2
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b3b      	ldr	r3, [pc, #236]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b37      	ldr	r3, [pc, #220]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a36      	ldr	r2, [pc, #216]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b34      	ldr	r3, [pc, #208]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b30      	ldr	r3, [pc, #192]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a2f      	ldr	r2, [pc, #188]	@ (8001150 <MX_GPIO_Init+0x14c>)
 8001094:	f043 0308 	orr.w	r3, r3, #8
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b2d      	ldr	r3, [pc, #180]	@ (8001150 <MX_GPIO_Init+0x14c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0308 	and.w	r3, r3, #8
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_GPIO_Init+0x14c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a28      	ldr	r2, [pc, #160]	@ (8001150 <MX_GPIO_Init+0x14c>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_GPIO_Init+0x14c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80010c8:	4822      	ldr	r0, [pc, #136]	@ (8001154 <MX_GPIO_Init+0x150>)
 80010ca:	f001 ff33 	bl	8002f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2140      	movs	r1, #64	@ 0x40
 80010d2:	4821      	ldr	r0, [pc, #132]	@ (8001158 <MX_GPIO_Init+0x154>)
 80010d4:	f001 ff2e 	bl	8002f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80010d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010de:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	481b      	ldr	r0, [pc, #108]	@ (800115c <MX_GPIO_Init+0x158>)
 80010f0:	f001 fd8c 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80010f4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80010f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	4619      	mov	r1, r3
 800110c:	4811      	ldr	r0, [pc, #68]	@ (8001154 <MX_GPIO_Init+0x150>)
 800110e:	f001 fd7d 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001112:	2340      	movs	r3, #64	@ 0x40
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001116:	2301      	movs	r3, #1
 8001118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111e:	2300      	movs	r3, #0
 8001120:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001122:	f107 031c 	add.w	r3, r7, #28
 8001126:	4619      	mov	r1, r3
 8001128:	480b      	ldr	r0, [pc, #44]	@ (8001158 <MX_GPIO_Init+0x154>)
 800112a:	f001 fd6f 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001132:	2300      	movs	r3, #0
 8001134:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <MX_GPIO_Init+0x154>)
 8001142:	f001 fd63 	bl	8002c0c <HAL_GPIO_Init>

}
 8001146:	bf00      	nop
 8001148:	3730      	adds	r7, #48	@ 0x30
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800
 8001154:	40020400 	.word	0x40020400
 8001158:	40021800 	.word	0x40021800
 800115c:	40020800 	.word	0x40020800

08001160 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001166:	4a13      	ldr	r2, [pc, #76]	@ (80011b4 <MX_I2C1_Init+0x54>)
 8001168:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800116a:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <MX_I2C1_Init+0x50>)
 800116c:	4a12      	ldr	r2, [pc, #72]	@ (80011b8 <MX_I2C1_Init+0x58>)
 800116e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001170:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001176:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117c:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <MX_I2C1_Init+0x50>)
 800117e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001182:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001184:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <MX_I2C1_Init+0x50>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001190:	4b07      	ldr	r3, [pc, #28]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	@ (80011b0 <MX_I2C1_Init+0x50>)
 800119e:	f001 fee3 	bl	8002f68 <HAL_I2C_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a8:	f000 fb60 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000218 	.word	0x20000218
 80011b4:	40005400 	.word	0x40005400
 80011b8:	000186a0 	.word	0x000186a0

080011bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	@ 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a19      	ldr	r2, [pc, #100]	@ (8001240 <HAL_I2C_MspInit+0x84>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d12c      	bne.n	8001238 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	4a17      	ldr	r2, [pc, #92]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80011fa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80011fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001200:	2312      	movs	r3, #18
 8001202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001208:	2303      	movs	r3, #3
 800120a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800120c:	2304      	movs	r3, #4
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	480c      	ldr	r0, [pc, #48]	@ (8001248 <HAL_I2C_MspInit+0x8c>)
 8001218:	f001 fcf8 	bl	8002c0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	4a07      	ldr	r2, [pc, #28]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 8001226:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800122a:	6413      	str	r3, [r2, #64]	@ 0x40
 800122c:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <HAL_I2C_MspInit+0x88>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001238:	bf00      	nop
 800123a:	3728      	adds	r7, #40	@ 0x28
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40005400 	.word	0x40005400
 8001244:	40023800 	.word	0x40023800
 8001248:	40020400 	.word	0x40020400

0800124c <configureFilter>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
CAN_FilterTypeDef canfilterconfig;
void configureFilter(){
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001250:	4b12      	ldr	r3, [pc, #72]	@ (800129c <configureFilter+0x50>)
 8001252:	2201      	movs	r2, #1
 8001254:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <configureFilter+0x50>)
 8001258:	2212      	movs	r2, #18
 800125a:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <configureFilter+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x123<<5;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <configureFilter+0x50>)
 8001264:	f242 4260 	movw	r2, #9312	@ 0x2460
 8001268:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0;
 800126a:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <configureFilter+0x50>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x123<<5;
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <configureFilter+0x50>)
 8001272:	f242 4260 	movw	r2, #9312	@ 0x2460
 8001276:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8001278:	4b08      	ldr	r3, [pc, #32]	@ (800129c <configureFilter+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800127e:	4b07      	ldr	r3, [pc, #28]	@ (800129c <configureFilter+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001284:	4b05      	ldr	r3, [pc, #20]	@ (800129c <configureFilter+0x50>)
 8001286:	2201      	movs	r2, #1
 8001288:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 800128a:	4b04      	ldr	r3, [pc, #16]	@ (800129c <configureFilter+0x50>)
 800128c:	2214      	movs	r2, #20
 800128e:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8001290:	4902      	ldr	r1, [pc, #8]	@ (800129c <configureFilter+0x50>)
 8001292:	4803      	ldr	r0, [pc, #12]	@ (80012a0 <configureFilter+0x54>)
 8001294:	f000 ff0a 	bl	80020ac <HAL_CAN_ConfigFilter>
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000026c 	.word	0x2000026c
 80012a0:	200001f0 	.word	0x200001f0

080012a4 <UART_Print>:
int datacheck = 0;
char buffer[200];
char str[40];

void UART_Print(char *c)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	sprintf(buffer, c);
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	480b      	ldr	r0, [pc, #44]	@ (80012dc <UART_Print+0x38>)
 80012b0:	f004 fe00 	bl	8005eb4 <siprintf>
	HAL_UART_Transmit(&huart3, buffer, strlen(buffer), HAL_MAX_DELAY);
 80012b4:	4809      	ldr	r0, [pc, #36]	@ (80012dc <UART_Print+0x38>)
 80012b6:	f7fe fffb 	bl	80002b0 <strlen>
 80012ba:	4603      	mov	r3, r0
 80012bc:	b29a      	uxth	r2, r3
 80012be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012c2:	4906      	ldr	r1, [pc, #24]	@ (80012dc <UART_Print+0x38>)
 80012c4:	4806      	ldr	r0, [pc, #24]	@ (80012e0 <UART_Print+0x3c>)
 80012c6:	f003 fae9 	bl	800489c <HAL_UART_Transmit>
	HAL_Delay(1000);
 80012ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ce:	f000 fdcd 	bl	8001e6c <HAL_Delay>
	return;
 80012d2:	bf00      	nop
}
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	200002bc 	.word	0x200002bc
 80012e0:	20000388 	.word	0x20000388

080012e4 <HAL_CAN_RxFifo0MsgPendingCallback>:



// za prekid - rutina
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80012ee:	4a0f      	ldr	r2, [pc, #60]	@ (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80012f0:	2100      	movs	r1, #0
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 fffe 	bl	80022f4 <HAL_CAN_GetRxMessage>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d004      	beq.n	8001308 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
	{
		UART_Print("CAN Error \n");
 80012fe:	480c      	ldr	r0, [pc, #48]	@ (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001300:	f7ff ffd0 	bl	80012a4 <UART_Print>
		Error_Handler();
 8001304:	f000 fab2 	bl	800186c <Error_Handler>
	}
	if ((RxHeader.StdId == 0x123))
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f240 1223 	movw	r2, #291	@ 0x123
 8001310:	4293      	cmp	r3, r2
 8001312:	d102      	bne.n	800131a <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
	{
		datacheck = 1;
 8001314:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]
	}
	//UART_Print((char*)RxHeader.StdId);
	UART_Print("RADI \n");
 800131a:	4807      	ldr	r0, [pc, #28]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800131c:	f7ff ffc2 	bl	80012a4 <UART_Print>

	return;
 8001320:	bf00      	nop
}
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200002b0 	.word	0x200002b0
 800132c:	20000294 	.word	0x20000294
 8001330:	080082b0 	.word	0x080082b0
 8001334:	200002b8 	.word	0x200002b8
 8001338:	080082bc 	.word	0x080082bc

0800133c <lcd_send_data>:


// za slanje jednog karaktera u 2 ciklusa, jer lcd radi sa 4bitnim vrednostima
void lcd_send_data(char data)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af02      	add	r7, sp, #8
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
	// we want to show data byte on display
    char data_h, data_l;
    uint8_t data_t[4];

    // xxxx0000
    data_h = (data & 0xF0);   		// gornja 4 bita
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f023 030f 	bic.w	r3, r3, #15
 800134c:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0);
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	73bb      	strb	r3, [r7, #14]
    // OR with control bits
    // EN=1, RS=1, RW=0 - Aktivacija LCD-a za primanje podataka
    // EN=0, RS=1, RW=0 - Deaktivacija LCD-a nakon prijema
    // kada en predje sa 1 na 0, lcd prima podatke
    // rs = 1 -> salju se podaci, rs = 0 znaci da se salje komanda
    data_t[0] = data_h | 0x0D; 		// en=1, rs=1
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	f043 030d 	orr.w	r3, r3, #13
 800135a:	b2db      	uxtb	r3, r3
 800135c:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_h | 0x09; 		// en=0, rs=1
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	f043 0309 	orr.w	r3, r3, #9
 8001364:	b2db      	uxtb	r3, r3
 8001366:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D; 		// en=1, rs=1
 8001368:	7bbb      	ldrb	r3, [r7, #14]
 800136a:	f043 030d 	orr.w	r3, r3, #13
 800136e:	b2db      	uxtb	r3, r3
 8001370:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09; 		// en=0, rs=1
 8001372:	7bbb      	ldrb	r3, [r7, #14]
 8001374:	f043 0309 	orr.w	r3, r3, #9
 8001378:	b2db      	uxtb	r3, r3
 800137a:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100) ;
 800137c:	f107 0208 	add.w	r2, r7, #8
 8001380:	2364      	movs	r3, #100	@ 0x64
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	2304      	movs	r3, #4
 8001386:	214e      	movs	r1, #78	@ 0x4e
 8001388:	4803      	ldr	r0, [pc, #12]	@ (8001398 <lcd_send_data+0x5c>)
 800138a:	f001 ff31 	bl	80031f0 <HAL_I2C_Master_Transmit>
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000218 	.word	0x20000218

0800139c <lcd_send_cmd>:

// za slanje komandi
void lcd_send_cmd(char cmd)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	f023 030f 	bic.w	r3, r3, #15
 80013ac:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	73bb      	strb	r3, [r7, #14]

    // salju se prvo visi biti, pa nizi
    data_t[0] = data_u | 0x0C; // en=1, rs=0
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	f043 030c 	orr.w	r3, r3, #12
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08; // en=0, rs=0
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	f043 0308 	orr.w	r3, r3, #8
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C; // en=1, rs=0
 80013c8:	7bbb      	ldrb	r3, [r7, #14]
 80013ca:	f043 030c 	orr.w	r3, r3, #12
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08; // en=0, rs=0
 80013d2:	7bbb      	ldrb	r3, [r7, #14]
 80013d4:	f043 0308 	orr.w	r3, r3, #8
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80013dc:	f107 0208 	add.w	r2, r7, #8
 80013e0:	2364      	movs	r3, #100	@ 0x64
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2304      	movs	r3, #4
 80013e6:	214e      	movs	r1, #78	@ 0x4e
 80013e8:	4803      	ldr	r0, [pc, #12]	@ (80013f8 <lcd_send_cmd+0x5c>)
 80013ea:	f001 ff01 	bl	80031f0 <HAL_I2C_Master_Transmit>
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000218 	.word	0x20000218

080013fc <lcd_init>:

void lcd_init(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
    // 4-bit initialization - first set to 8bit
    HAL_Delay(50); // wait for >40ms
 8001400:	2032      	movs	r0, #50	@ 0x32
 8001402:	f000 fd33 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001406:	2030      	movs	r0, #48	@ 0x30
 8001408:	f7ff ffc8 	bl	800139c <lcd_send_cmd>
    HAL_Delay(5); // wait for >4.1ms
 800140c:	2005      	movs	r0, #5
 800140e:	f000 fd2d 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001412:	2030      	movs	r0, #48	@ 0x30
 8001414:	f7ff ffc2 	bl	800139c <lcd_send_cmd>
    HAL_Delay(1); // wait for >100us
 8001418:	2001      	movs	r0, #1
 800141a:	f000 fd27 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x30);
 800141e:	2030      	movs	r0, #48	@ 0x30
 8001420:	f7ff ffbc 	bl	800139c <lcd_send_cmd>
    HAL_Delay(10);
 8001424:	200a      	movs	r0, #10
 8001426:	f000 fd21 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x20); // 4-bit mode
 800142a:	2020      	movs	r0, #32
 800142c:	f7ff ffb6 	bl	800139c <lcd_send_cmd>
    HAL_Delay(10);
 8001430:	200a      	movs	r0, #10
 8001432:	f000 fd1b 	bl	8001e6c <HAL_Delay>

    // Display initialization
    // pauze su tu jer ove komande zahtevaju vise vremena
    lcd_send_cmd(0x28); // Function set --> DL=0 (4-bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001436:	2028      	movs	r0, #40	@ 0x28
 8001438:	f7ff ffb0 	bl	800139c <lcd_send_cmd>
    HAL_Delay(1);
 800143c:	2001      	movs	r0, #1
 800143e:	f000 fd15 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x08); // Display on/off control --> D=0 - iskljucuje ekran, C=0 - iskljucuje kursor, B=0 - iskljucuje treperenje kursora
 8001442:	2008      	movs	r0, #8
 8001444:	f7ff ffaa 	bl	800139c <lcd_send_cmd>
    HAL_Delay(1);
 8001448:	2001      	movs	r0, #1
 800144a:	f000 fd0f 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x01); // Clear display
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff ffa4 	bl	800139c <lcd_send_cmd>
    HAL_Delay(1);
 8001454:	2001      	movs	r0, #1
 8001456:	f000 fd09 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x06); // Entry mode set --> I/D = 1 (increment cursor - ide desno nakon svakog karaktera) & S = 0 (no shift- da se display ne pomera, vec samo kursor)
 800145a:	2006      	movs	r0, #6
 800145c:	f7ff ff9e 	bl	800139c <lcd_send_cmd>
    HAL_Delay(1);
 8001460:	2001      	movs	r0, #1
 8001462:	f000 fd03 	bl	8001e6c <HAL_Delay>
    lcd_send_cmd(0x0F); // 0x0C - Display on - samo ukljuci ekran ( 0x0E za kursor i 0x0F za kursor koji treperi)
 8001466:	200f      	movs	r0, #15
 8001468:	f7ff ff98 	bl	800139c <lcd_send_cmd>
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}

08001470 <lcd_clear>:

void lcd_clear()
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 8001476:	2080      	movs	r0, #128	@ 0x80
 8001478:	f7ff ff90 	bl	800139c <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	e005      	b.n	800148e <lcd_clear+0x1e>
	{
		lcd_send_data(' ');
 8001482:	2020      	movs	r0, #32
 8001484:	f7ff ff5a 	bl	800133c <lcd_send_data>
	for (int i=0; i<70; i++)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3301      	adds	r3, #1
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b45      	cmp	r3, #69	@ 0x45
 8001492:	ddf6      	ble.n	8001482 <lcd_clear+0x12>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <lcd_send_string>:

void lcd_send_string(char *str)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 80014a6:	e006      	b.n	80014b6 <lcd_send_string+0x18>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	607a      	str	r2, [r7, #4]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff43 	bl	800133c <lcd_send_data>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f4      	bne.n	80014a8 <lcd_send_string+0xa>
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <setCursor>:

void setCursor(int a, int b)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
    switch (b)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <setCursor+0x18>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d003      	beq.n	80014e6 <setCursor+0x1e>
 80014de:	e005      	b.n	80014ec <setCursor+0x24>
    {
        case 0: b = 0x80; break;
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	e002      	b.n	80014ec <setCursor+0x24>
        case 1: b = 0xC0; break;
 80014e6:	23c0      	movs	r3, #192	@ 0xc0
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	bf00      	nop
    }
    lcd_send_cmd(b);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff53 	bl	800139c <lcd_send_cmd>
    lcd_send_cmd(a);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff ff4e 	bl	800139c <lcd_send_cmd>
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <writeOnLCD>:

void writeOnLCD(float aCCx, float aCCy, float aCCz)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001512:	edc7 0a02 	vstr	s1, [r7, #8]
 8001516:	ed87 1a01 	vstr	s2, [r7, #4]
	sprintf(buffer, "CAN X: %.2f", aCCx);
 800151a:	68f8      	ldr	r0, [r7, #12]
 800151c:	f7ff f834 	bl	8000588 <__aeabi_f2d>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	491e      	ldr	r1, [pc, #120]	@ (80015a0 <writeOnLCD+0x98>)
 8001526:	481f      	ldr	r0, [pc, #124]	@ (80015a4 <writeOnLCD+0x9c>)
 8001528:	f004 fcc4 	bl	8005eb4 <siprintf>
	setCursor(0, 0);
 800152c:	2100      	movs	r1, #0
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff ffca 	bl	80014c8 <setCursor>
    lcd_send_string(buffer);
 8001534:	481b      	ldr	r0, [pc, #108]	@ (80015a4 <writeOnLCD+0x9c>)
 8001536:	f7ff ffb2 	bl	800149e <lcd_send_string>
    HAL_Delay(500);
 800153a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800153e:	f000 fc95 	bl	8001e6c <HAL_Delay>
    sprintf(buffer, "CAN Y: %.2f", aCCy);
 8001542:	68b8      	ldr	r0, [r7, #8]
 8001544:	f7ff f820 	bl	8000588 <__aeabi_f2d>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	4916      	ldr	r1, [pc, #88]	@ (80015a8 <writeOnLCD+0xa0>)
 800154e:	4815      	ldr	r0, [pc, #84]	@ (80015a4 <writeOnLCD+0x9c>)
 8001550:	f004 fcb0 	bl	8005eb4 <siprintf>
	setCursor(0, 1);
 8001554:	2101      	movs	r1, #1
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff ffb6 	bl	80014c8 <setCursor>
	lcd_send_string(buffer);
 800155c:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <writeOnLCD+0x9c>)
 800155e:	f7ff ff9e 	bl	800149e <lcd_send_string>
	HAL_Delay(500);
 8001562:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001566:	f000 fc81 	bl	8001e6c <HAL_Delay>
    sprintf(buffer, "CAN Z: %.2f", aCCz);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff f80c 	bl	8000588 <__aeabi_f2d>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	490d      	ldr	r1, [pc, #52]	@ (80015ac <writeOnLCD+0xa4>)
 8001576:	480b      	ldr	r0, [pc, #44]	@ (80015a4 <writeOnLCD+0x9c>)
 8001578:	f004 fc9c 	bl	8005eb4 <siprintf>
    setCursor(0, 0);
 800157c:	2100      	movs	r1, #0
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff ffa2 	bl	80014c8 <setCursor>
    lcd_send_string(buffer);
 8001584:	4807      	ldr	r0, [pc, #28]	@ (80015a4 <writeOnLCD+0x9c>)
 8001586:	f7ff ff8a 	bl	800149e <lcd_send_string>
    HAL_Delay(500);
 800158a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800158e:	f000 fc6d 	bl	8001e6c <HAL_Delay>
    lcd_clear();
 8001592:	f7ff ff6d 	bl	8001470 <lcd_clear>
}
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	080082c4 	.word	0x080082c4
 80015a4:	200002bc 	.word	0x200002bc
 80015a8:	080082d0 	.word	0x080082d0
 80015ac:	080082dc 	.word	0x080082dc

080015b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015b4:	b097      	sub	sp, #92	@ 0x5c
 80015b6:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b8:	f000 fbe6 	bl	8001d88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015bc:	f000 f8ea 	bl	8001794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c0:	f7ff fd20 	bl	8001004 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80015c4:	f000 faa6 	bl	8001b14 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80015c8:	f000 fb16 	bl	8001bf8 <MX_USB_OTG_FS_PCD_Init>
  MX_CAN1_Init();
 80015cc:	f7ff fc84 	bl	8000ed8 <MX_CAN1_Init>
  MX_I2C1_Init();
 80015d0:	f7ff fdc6 	bl	8001160 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  configureFilter();
 80015d4:	f7ff fe3a 	bl	800124c <configureFilter>


  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80015d8:	4863      	ldr	r0, [pc, #396]	@ (8001768 <main+0x1b8>)
 80015da:	f000 fe47 	bl	800226c <HAL_CAN_Start>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d005      	beq.n	80015f0 <main+0x40>
  {
	  Error_Handler();
 80015e4:	f000 f942 	bl	800186c <Error_Handler>
	  UART_Print("CAN Error Starting \n");
 80015e8:	4860      	ldr	r0, [pc, #384]	@ (800176c <main+0x1bc>)
 80015ea:	f7ff fe5b 	bl	80012a4 <UART_Print>
 80015ee:	e002      	b.n	80015f6 <main+0x46>
  }
  else
  {
	  UART_Print("CAN Started \n");
 80015f0:	485f      	ldr	r0, [pc, #380]	@ (8001770 <main+0x1c0>)
 80015f2:	f7ff fe57 	bl	80012a4 <UART_Print>
//	}
//  else{
//	  UART_Print("CAN Interrupts Enabled \n");
//  }

  lcd_init();
 80015f6:	f7ff ff01 	bl	80013fc <lcd_init>
//	  setCursor(0, 1);
//	  lcd_send_string("bbbb");
//	  HAL_Delay(1000);

	  // busy wait
	  while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) == 0)
 80015fa:	e002      	b.n	8001602 <main+0x52>
	  {
		  UART_Print("CAN Waiting \n");
 80015fc:	485d      	ldr	r0, [pc, #372]	@ (8001774 <main+0x1c4>)
 80015fe:	f7ff fe51 	bl	80012a4 <UART_Print>
	  while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) == 0)
 8001602:	2100      	movs	r1, #0
 8001604:	4858      	ldr	r0, [pc, #352]	@ (8001768 <main+0x1b8>)
 8001606:	f000 ff97 	bl	8002538 <HAL_CAN_GetRxFifoFillLevel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0f5      	beq.n	80015fc <main+0x4c>
	  };

	  if(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0)
 8001610:	2100      	movs	r1, #0
 8001612:	4855      	ldr	r0, [pc, #340]	@ (8001768 <main+0x1b8>)
 8001614:	f000 ff90 	bl	8002538 <HAL_CAN_GetRxFifoFillLevel>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 809f 	beq.w	800175e <main+0x1ae>
	  {
		  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001620:	4b55      	ldr	r3, [pc, #340]	@ (8001778 <main+0x1c8>)
 8001622:	4a56      	ldr	r2, [pc, #344]	@ (800177c <main+0x1cc>)
 8001624:	2100      	movs	r1, #0
 8001626:	4850      	ldr	r0, [pc, #320]	@ (8001768 <main+0x1b8>)
 8001628:	f000 fe64 	bl	80022f4 <HAL_CAN_GetRxMessage>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d005      	beq.n	800163e <main+0x8e>
		  {
			UART_Print("CAN Error \n");
 8001632:	4853      	ldr	r0, [pc, #332]	@ (8001780 <main+0x1d0>)
 8001634:	f7ff fe36 	bl	80012a4 <UART_Print>
			Error_Handler();
 8001638:	f000 f918 	bl	800186c <Error_Handler>
 800163c:	e08f      	b.n	800175e <main+0x1ae>
		  }
		  else
		  {
			  int16_t tmp = ((uint16_t) RxData[1] << 8) | RxData[0];
 800163e:	4b4e      	ldr	r3, [pc, #312]	@ (8001778 <main+0x1c8>)
 8001640:	785b      	ldrb	r3, [r3, #1]
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b21a      	sxth	r2, r3
 8001646:	4b4c      	ldr	r3, [pc, #304]	@ (8001778 <main+0x1c8>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	84fb      	strh	r3, [r7, #38]	@ 0x26
			  float aCCx = (float)(tmp) / 100.0f;
 8001650:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001654:	ee07 3a90 	vmov	s15, r3
 8001658:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800165c:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001784 <main+0x1d4>
 8001660:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001664:	edc7 7a08 	vstr	s15, [r7, #32]
			  tmp = ((uint16_t) RxData[3] << 8) | RxData[2];
 8001668:	4b43      	ldr	r3, [pc, #268]	@ (8001778 <main+0x1c8>)
 800166a:	78db      	ldrb	r3, [r3, #3]
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b21a      	sxth	r2, r3
 8001670:	4b41      	ldr	r3, [pc, #260]	@ (8001778 <main+0x1c8>)
 8001672:	789b      	ldrb	r3, [r3, #2]
 8001674:	b21b      	sxth	r3, r3
 8001676:	4313      	orrs	r3, r2
 8001678:	84fb      	strh	r3, [r7, #38]	@ 0x26
			  float aCCy = (float)(tmp) / 100.0f;
 800167a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800167e:	ee07 3a90 	vmov	s15, r3
 8001682:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001686:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8001784 <main+0x1d4>
 800168a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168e:	edc7 7a07 	vstr	s15, [r7, #28]
			  tmp = ((uint16_t) RxData[5] << 8) | RxData[4];
 8001692:	4b39      	ldr	r3, [pc, #228]	@ (8001778 <main+0x1c8>)
 8001694:	795b      	ldrb	r3, [r3, #5]
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	b21a      	sxth	r2, r3
 800169a:	4b37      	ldr	r3, [pc, #220]	@ (8001778 <main+0x1c8>)
 800169c:	791b      	ldrb	r3, [r3, #4]
 800169e:	b21b      	sxth	r3, r3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
			  float aCCz = (float)(tmp) / 100.0f;
 80016a4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80016a8:	ee07 3a90 	vmov	s15, r3
 80016ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b0:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001784 <main+0x1d4>
 80016b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b8:	edc7 7a06 	vstr	s15, [r7, #24]

			  writeOnLCD(aCCx, aCCy, aCCz);
 80016bc:	ed97 1a06 	vldr	s2, [r7, #24]
 80016c0:	edd7 0a07 	vldr	s1, [r7, #28]
 80016c4:	ed97 0a08 	vldr	s0, [r7, #32]
 80016c8:	f7ff ff1e 	bl	8001508 <writeOnLCD>
			      "CAN Data[6]: %d\n"
			      "CAN Data[7]: %d\n"
				  "CAN X: %.2f\n"
				  "CAN Y: %.2f\n"
				  "CAN Z: %.2f\n",
			      (uint8_t) RxData[0],
 80016cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001778 <main+0x1c8>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
			  sprintf(buffer,
 80016d0:	469a      	mov	sl, r3
			      (uint8_t) RxData[1],
 80016d2:	4b29      	ldr	r3, [pc, #164]	@ (8001778 <main+0x1c8>)
 80016d4:	785b      	ldrb	r3, [r3, #1]
			  sprintf(buffer,
 80016d6:	469b      	mov	fp, r3
			      (uint8_t) RxData[2],
 80016d8:	4b27      	ldr	r3, [pc, #156]	@ (8001778 <main+0x1c8>)
 80016da:	789b      	ldrb	r3, [r3, #2]
			  sprintf(buffer,
 80016dc:	461e      	mov	r6, r3
			      (uint8_t) RxData[3],
 80016de:	4b26      	ldr	r3, [pc, #152]	@ (8001778 <main+0x1c8>)
 80016e0:	78db      	ldrb	r3, [r3, #3]
			  sprintf(buffer,
 80016e2:	617b      	str	r3, [r7, #20]
			      (uint8_t) RxData[4],
 80016e4:	4b24      	ldr	r3, [pc, #144]	@ (8001778 <main+0x1c8>)
 80016e6:	791b      	ldrb	r3, [r3, #4]
			  sprintf(buffer,
 80016e8:	613b      	str	r3, [r7, #16]
			      (uint8_t) RxData[5],
 80016ea:	4b23      	ldr	r3, [pc, #140]	@ (8001778 <main+0x1c8>)
 80016ec:	795b      	ldrb	r3, [r3, #5]
			  sprintf(buffer,
 80016ee:	60fb      	str	r3, [r7, #12]
			      (uint8_t) RxData[6],
 80016f0:	4b21      	ldr	r3, [pc, #132]	@ (8001778 <main+0x1c8>)
 80016f2:	799b      	ldrb	r3, [r3, #6]
			  sprintf(buffer,
 80016f4:	60bb      	str	r3, [r7, #8]
			      (uint8_t) RxData[7],
 80016f6:	4b20      	ldr	r3, [pc, #128]	@ (8001778 <main+0x1c8>)
 80016f8:	79db      	ldrb	r3, [r3, #7]
			  sprintf(buffer,
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	6a38      	ldr	r0, [r7, #32]
 80016fe:	f7fe ff43 	bl	8000588 <__aeabi_f2d>
 8001702:	4680      	mov	r8, r0
 8001704:	4689      	mov	r9, r1
 8001706:	69f8      	ldr	r0, [r7, #28]
 8001708:	f7fe ff3e 	bl	8000588 <__aeabi_f2d>
 800170c:	4604      	mov	r4, r0
 800170e:	460d      	mov	r5, r1
 8001710:	69b8      	ldr	r0, [r7, #24]
 8001712:	f7fe ff39 	bl	8000588 <__aeabi_f2d>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800171e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8001722:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	9205      	str	r2, [sp, #20]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	9204      	str	r2, [sp, #16]
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	9203      	str	r2, [sp, #12]
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	9202      	str	r2, [sp, #8]
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	9600      	str	r6, [sp, #0]
 800173c:	465b      	mov	r3, fp
 800173e:	4652      	mov	r2, sl
 8001740:	4911      	ldr	r1, [pc, #68]	@ (8001788 <main+0x1d8>)
 8001742:	4812      	ldr	r0, [pc, #72]	@ (800178c <main+0x1dc>)
 8001744:	f004 fbb6 	bl	8005eb4 <siprintf>
				  aCCx, aCCy, aCCz);

			  HAL_UART_Transmit(&huart3, buffer, strlen(buffer), HAL_MAX_DELAY);
 8001748:	4810      	ldr	r0, [pc, #64]	@ (800178c <main+0x1dc>)
 800174a:	f7fe fdb1 	bl	80002b0 <strlen>
 800174e:	4603      	mov	r3, r0
 8001750:	b29a      	uxth	r2, r3
 8001752:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001756:	490d      	ldr	r1, [pc, #52]	@ (800178c <main+0x1dc>)
 8001758:	480d      	ldr	r0, [pc, #52]	@ (8001790 <main+0x1e0>)
 800175a:	f003 f89f 	bl	800489c <HAL_UART_Transmit>
//		  UART_Print("CAN Waiting \n");
//	  }
//	  if(datacheck == 1) {
//		  UART_Print("CAN Works \n");
//	  }
	  HAL_Delay(500);
 800175e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001762:	f000 fb83 	bl	8001e6c <HAL_Delay>
	  while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) == 0)
 8001766:	e74c      	b.n	8001602 <main+0x52>
 8001768:	200001f0 	.word	0x200001f0
 800176c:	080082e8 	.word	0x080082e8
 8001770:	08008300 	.word	0x08008300
 8001774:	08008310 	.word	0x08008310
 8001778:	200002b0 	.word	0x200002b0
 800177c:	20000294 	.word	0x20000294
 8001780:	080082b0 	.word	0x080082b0
 8001784:	42c80000 	.word	0x42c80000
 8001788:	08008320 	.word	0x08008320
 800178c:	200002bc 	.word	0x200002bc
 8001790:	20000388 	.word	0x20000388

08001794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b094      	sub	sp, #80	@ 0x50
 8001798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	2234      	movs	r2, #52	@ 0x34
 80017a0:	2100      	movs	r1, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f004 fc68 	bl	8006078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a8:	f107 0308 	add.w	r3, r7, #8
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	4b29      	ldr	r3, [pc, #164]	@ (8001864 <SystemClock_Config+0xd0>)
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	4a28      	ldr	r2, [pc, #160]	@ (8001864 <SystemClock_Config+0xd0>)
 80017c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c8:	4b26      	ldr	r3, [pc, #152]	@ (8001864 <SystemClock_Config+0xd0>)
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017d4:	2300      	movs	r3, #0
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	4b23      	ldr	r3, [pc, #140]	@ (8001868 <SystemClock_Config+0xd4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a22      	ldr	r2, [pc, #136]	@ (8001868 <SystemClock_Config+0xd4>)
 80017de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017e2:	6013      	str	r3, [r2, #0]
 80017e4:	4b20      	ldr	r3, [pc, #128]	@ (8001868 <SystemClock_Config+0xd4>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017ec:	603b      	str	r3, [r7, #0]
 80017ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017f0:	2301      	movs	r3, #1
 80017f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80017f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80017f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017fa:	2302      	movs	r3, #2
 80017fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001802:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001804:	2308      	movs	r3, #8
 8001806:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 8001808:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800180c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800180e:	2304      	movs	r3, #4
 8001810:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001812:	2308      	movs	r3, #8
 8001814:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001816:	2302      	movs	r3, #2
 8001818:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800181a:	f107 031c 	add.w	r3, r7, #28
 800181e:	4618      	mov	r0, r3
 8001820:	f002 fd68 	bl	80042f4 <HAL_RCC_OscConfig>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800182a:	f000 f81f 	bl	800186c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800182e:	230f      	movs	r3, #15
 8001830:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001832:	2302      	movs	r3, #2
 8001834:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800183a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800183e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	2103      	movs	r1, #3
 800184a:	4618      	mov	r0, r3
 800184c:	f002 f964 	bl	8003b18 <HAL_RCC_ClockConfig>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001856:	f000 f809 	bl	800186c <Error_Handler>
  }
}
 800185a:	bf00      	nop
 800185c:	3750      	adds	r7, #80	@ 0x50
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800
 8001868:	40007000 	.word	0x40007000

0800186c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001870:	b672      	cpsid	i
}
 8001872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <Error_Handler+0x8>

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001886:	4a0f      	ldr	r2, [pc, #60]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188c:	6453      	str	r3, [r2, #68]	@ 0x44
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <NMI_Handler+0x4>

080018d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <UsageFault_Handler+0x4>

080018f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191e:	f000 fa85 	bl	8001e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800192c:	4809      	ldr	r0, [pc, #36]	@ (8001954 <CAN1_RX0_IRQHandler+0x2c>)
 800192e:	f000 fe2b 	bl	8002588 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 8001932:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <CAN1_RX0_IRQHandler+0x30>)
 8001934:	4a09      	ldr	r2, [pc, #36]	@ (800195c <CAN1_RX0_IRQHandler+0x34>)
 8001936:	2100      	movs	r1, #0
 8001938:	4806      	ldr	r0, [pc, #24]	@ (8001954 <CAN1_RX0_IRQHandler+0x2c>)
 800193a:	f000 fcdb 	bl	80022f4 <HAL_CAN_GetRxMessage>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d002      	beq.n	800194a <CAN1_RX0_IRQHandler+0x22>
	 Error_Handler();
 8001944:	f7ff ff92 	bl	800186c <Error_Handler>
  else {
	 UART_Print("CAN Works \n");
  }

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001948:	e002      	b.n	8001950 <CAN1_RX0_IRQHandler+0x28>
	 UART_Print("CAN Works \n");
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <CAN1_RX0_IRQHandler+0x38>)
 800194c:	f7ff fcaa 	bl	80012a4 <UART_Print>
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200001f0 	.word	0x200001f0
 8001958:	200002b0 	.word	0x200002b0
 800195c:	20000294 	.word	0x20000294
 8001960:	080083d8 	.word	0x080083d8

08001964 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return 1;
 8001968:	2301      	movs	r3, #1
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_kill>:

int _kill(int pid, int sig)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800197e:	f004 fb87 	bl	8006090 <__errno>
 8001982:	4603      	mov	r3, r0
 8001984:	2216      	movs	r2, #22
 8001986:	601a      	str	r2, [r3, #0]
  return -1;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <_exit>:

void _exit (int status)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800199c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ffe7 	bl	8001974 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019a6:	bf00      	nop
 80019a8:	e7fd      	b.n	80019a6 <_exit+0x12>

080019aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e00a      	b.n	80019d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019bc:	f3af 8000 	nop.w
 80019c0:	4601      	mov	r1, r0
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	60ba      	str	r2, [r7, #8]
 80019c8:	b2ca      	uxtb	r2, r1
 80019ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dbf0      	blt.n	80019bc <_read+0x12>
  }

  return len;
 80019da:	687b      	ldr	r3, [r7, #4]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e009      	b.n	8001a0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	60ba      	str	r2, [r7, #8]
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3301      	adds	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dbf1      	blt.n	80019f6 <_write+0x12>
  }
  return len;
 8001a12:	687b      	ldr	r3, [r7, #4]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_close>:

int _close(int file)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a44:	605a      	str	r2, [r3, #4]
  return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <_isatty>:

int _isatty(int file)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b085      	sub	sp, #20
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <_sbrk+0x5c>)
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <_sbrk+0x60>)
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <_sbrk+0x64>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <_sbrk+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d207      	bcs.n	8001ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab4:	f004 faec 	bl	8006090 <__errno>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	220c      	movs	r2, #12
 8001abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac2:	e009      	b.n	8001ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <_sbrk+0x64>)
 8001ad4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20040000 	.word	0x20040000
 8001ae4:	00000400 	.word	0x00000400
 8001ae8:	20000384 	.word	0x20000384
 8001aec:	20000a08 	.word	0x20000a08

08001af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b1a:	4a12      	ldr	r2, [pc, #72]	@ (8001b64 <MX_USART3_UART_Init+0x50>)
 8001b1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b1e:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b3e:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b4a:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_USART3_UART_Init+0x4c>)
 8001b4c:	f002 fe56 	bl	80047fc <HAL_UART_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b56:	f7ff fe89 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000388 	.word	0x20000388
 8001b64:	40004800 	.word	0x40004800

08001b68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a19      	ldr	r2, [pc, #100]	@ (8001bec <HAL_UART_MspInit+0x84>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d12c      	bne.n	8001be4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	4a17      	ldr	r2, [pc, #92]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a10      	ldr	r2, [pc, #64]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <HAL_UART_MspInit+0x88>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001bc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <HAL_UART_MspInit+0x8c>)
 8001be0:	f001 f814 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001be4:	bf00      	nop
 8001be6:	3728      	adds	r7, #40	@ 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40004800 	.word	0x40004800
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020c00 	.word	0x40020c00

08001bf8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001bfc:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001bfe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001c04:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c06:	2206      	movs	r2, #6
 8001c08:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c0a:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c10:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c18:	2202      	movs	r2, #2
 8001c1a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c22:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001c2e:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c34:	4b07      	ldr	r3, [pc, #28]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c3a:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c40:	4804      	ldr	r0, [pc, #16]	@ (8001c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c42:	f001 fe2e 	bl	80038a2 <HAL_PCD_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8001c4c:	f7ff fe0e 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	200003d0 	.word	0x200003d0

08001c58 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b098      	sub	sp, #96	@ 0x60
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	223c      	movs	r2, #60	@ 0x3c
 8001c76:	2100      	movs	r1, #0
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f004 f9fd 	bl	8006078 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c86:	d14d      	bne.n	8001d24 <HAL_PCD_MspInit+0xcc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001c88:	2320      	movs	r3, #32
 8001c8a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	4618      	mov	r0, r3
 8001c96:	f002 f95f 	bl	8003f58 <HAL_RCCEx_PeriphCLKConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 8001ca0:	f7ff fde4 	bl	800186c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	4b20      	ldr	r3, [pc, #128]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cac:	4a1f      	ldr	r2, [pc, #124]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001cc0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cd2:	230a      	movs	r3, #10
 8001cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4814      	ldr	r0, [pc, #80]	@ (8001d30 <HAL_PCD_MspInit+0xd8>)
 8001cde:	f000 ff95 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001ce2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cf0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480e      	ldr	r0, [pc, #56]	@ (8001d30 <HAL_PCD_MspInit+0xd8>)
 8001cf8:	f000 ff88 	bl	8002c0c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d00:	4a0a      	ldr	r2, [pc, #40]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d06:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d10:	4a06      	ldr	r2, [pc, #24]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001d12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d16:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d18:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <HAL_PCD_MspInit+0xd4>)
 8001d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001d24:	bf00      	nop
 8001d26:	3760      	adds	r7, #96	@ 0x60
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000

08001d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001d34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d38:	f7ff feda 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d3c:	480c      	ldr	r0, [pc, #48]	@ (8001d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d3e:	490d      	ldr	r1, [pc, #52]	@ (8001d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d40:	4a0d      	ldr	r2, [pc, #52]	@ (8001d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d44:	e002      	b.n	8001d4c <LoopCopyDataInit>

08001d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d4a:	3304      	adds	r3, #4

08001d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d50:	d3f9      	bcc.n	8001d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d52:	4a0a      	ldr	r2, [pc, #40]	@ (8001d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d54:	4c0a      	ldr	r4, [pc, #40]	@ (8001d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d58:	e001      	b.n	8001d5e <LoopFillZerobss>

08001d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d5c:	3204      	adds	r2, #4

08001d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d60:	d3fb      	bcc.n	8001d5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d62:	f004 f99b 	bl	800609c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d66:	f7ff fc23 	bl	80015b0 <main>
  bx  lr    
 8001d6a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d6c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d74:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d78:	08008780 	.word	0x08008780
  ldr r2, =_sbss
 8001d7c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d80:	20000a04 	.word	0x20000a04

08001d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <ADC_IRQHandler>
	...

08001d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <HAL_Init+0x40>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <HAL_Init+0x40>)
 8001d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <HAL_Init+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <HAL_Init+0x40>)
 8001d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_Init+0x40>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <HAL_Init+0x40>)
 8001daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db0:	2003      	movs	r0, #3
 8001db2:	f000 fee9 	bl	8002b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001db6:	2000      	movs	r0, #0
 8001db8:	f000 f808 	bl	8001dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dbc:	f7ff fd5c 	bl	8001878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40023c00 	.word	0x40023c00

08001dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dd4:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <HAL_InitTick+0x54>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <HAL_InitTick+0x58>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dea:	4618      	mov	r0, r3
 8001dec:	f000 ff01 	bl	8002bf2 <HAL_SYSTICK_Config>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e00e      	b.n	8001e18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b0f      	cmp	r3, #15
 8001dfe:	d80a      	bhi.n	8001e16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e00:	2200      	movs	r2, #0
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e08:	f000 fec9 	bl	8002b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e0c:	4a06      	ldr	r2, [pc, #24]	@ (8001e28 <HAL_InitTick+0x5c>)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
 8001e14:	e000      	b.n	8001e18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000000 	.word	0x20000000
 8001e24:	20000008 	.word	0x20000008
 8001e28:	20000004 	.word	0x20000004

08001e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_IncTick+0x20>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_IncTick+0x24>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4a04      	ldr	r2, [pc, #16]	@ (8001e50 <HAL_IncTick+0x24>)
 8001e3e:	6013      	str	r3, [r2, #0]
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	20000008 	.word	0x20000008
 8001e50:	200008b4 	.word	0x200008b4

08001e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return uwTick;
 8001e58:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <HAL_GetTick+0x14>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	200008b4 	.word	0x200008b4

08001e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e74:	f7ff ffee 	bl	8001e54 <HAL_GetTick>
 8001e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e84:	d005      	beq.n	8001e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <HAL_Delay+0x44>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4413      	add	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e92:	bf00      	nop
 8001e94:	f7ff ffde 	bl	8001e54 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d8f7      	bhi.n	8001e94 <HAL_Delay+0x28>
  {
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000008 	.word	0x20000008

08001eb4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e0ed      	b.n	80020a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff f836 	bl	8000f44 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee8:	f7ff ffb4 	bl	8001e54 <HAL_GetTick>
 8001eec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001eee:	e012      	b.n	8001f16 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ef0:	f7ff ffb0 	bl	8001e54 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b0a      	cmp	r3, #10
 8001efc:	d90b      	bls.n	8001f16 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f02:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2205      	movs	r2, #5
 8001f0e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e0c5      	b.n	80020a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0301 	and.w	r3, r3, #1
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0e5      	beq.n	8001ef0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f022 0202 	bic.w	r2, r2, #2
 8001f32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f34:	f7ff ff8e 	bl	8001e54 <HAL_GetTick>
 8001f38:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f3a:	e012      	b.n	8001f62 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f3c:	f7ff ff8a 	bl	8001e54 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b0a      	cmp	r3, #10
 8001f48:	d90b      	bls.n	8001f62 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2205      	movs	r2, #5
 8001f5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e09f      	b.n	80020a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1e5      	bne.n	8001f3c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	7e1b      	ldrb	r3, [r3, #24]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d108      	bne.n	8001f8a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	e007      	b.n	8001f9a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f98:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7e5b      	ldrb	r3, [r3, #25]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d108      	bne.n	8001fb4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	e007      	b.n	8001fc4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001fc2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	7e9b      	ldrb	r3, [r3, #26]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d108      	bne.n	8001fde <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0220 	orr.w	r2, r2, #32
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	e007      	b.n	8001fee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 0220 	bic.w	r2, r2, #32
 8001fec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	7edb      	ldrb	r3, [r3, #27]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d108      	bne.n	8002008 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0210 	bic.w	r2, r2, #16
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	e007      	b.n	8002018 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0210 	orr.w	r2, r2, #16
 8002016:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	7f1b      	ldrb	r3, [r3, #28]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d108      	bne.n	8002032 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0208 	orr.w	r2, r2, #8
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	e007      	b.n	8002042 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f022 0208 	bic.w	r2, r2, #8
 8002040:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	7f5b      	ldrb	r3, [r3, #29]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d108      	bne.n	800205c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 0204 	orr.w	r2, r2, #4
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	e007      	b.n	800206c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0204 	bic.w	r2, r2, #4
 800206a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	431a      	orrs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	ea42 0103 	orr.w	r1, r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	1e5a      	subs	r2, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b087      	sub	sp, #28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80020c4:	7cfb      	ldrb	r3, [r7, #19]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d003      	beq.n	80020d2 <HAL_CAN_ConfigFilter+0x26>
 80020ca:	7cfb      	ldrb	r3, [r7, #19]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	f040 80be 	bne.w	800224e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80020d2:	4b65      	ldr	r3, [pc, #404]	@ (8002268 <HAL_CAN_ConfigFilter+0x1bc>)
 80020d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80020dc:	f043 0201 	orr.w	r2, r3, #1
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80020ec:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002100:	021b      	lsls	r3, r3, #8
 8002102:	431a      	orrs	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	f003 031f 	and.w	r3, r3, #31
 8002112:	2201      	movs	r2, #1
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	43db      	mvns	r3, r3
 8002124:	401a      	ands	r2, r3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d123      	bne.n	800217c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	43db      	mvns	r3, r3
 800213e:	401a      	ands	r2, r3
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002156:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3248      	adds	r2, #72	@ 0x48
 800215c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002170:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002172:	6979      	ldr	r1, [r7, #20]
 8002174:	3348      	adds	r3, #72	@ 0x48
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	440b      	add	r3, r1
 800217a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d122      	bne.n	80021ca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	431a      	orrs	r2, r3
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	3248      	adds	r2, #72	@ 0x48
 80021aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021c0:	6979      	ldr	r1, [r7, #20]
 80021c2:	3348      	adds	r3, #72	@ 0x48
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	440b      	add	r3, r1
 80021c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d109      	bne.n	80021e6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	43db      	mvns	r3, r3
 80021dc:	401a      	ands	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80021e4:	e007      	b.n	80021f6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d109      	bne.n	8002212 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	43db      	mvns	r3, r3
 8002208:	401a      	ands	r2, r3
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002210:	e007      	b.n	8002222 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	431a      	orrs	r2, r3
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d107      	bne.n	800223a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	431a      	orrs	r2, r3
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002240:	f023 0201 	bic.w	r2, r3, #1
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	e006      	b.n	800225c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002252:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
  }
}
 800225c:	4618      	mov	r0, r3
 800225e:	371c      	adds	r7, #28
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40006400 	.word	0x40006400

0800226c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d12e      	bne.n	80022de <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2202      	movs	r2, #2
 8002284:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0201 	bic.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002298:	f7ff fddc 	bl	8001e54 <HAL_GetTick>
 800229c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800229e:	e012      	b.n	80022c6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022a0:	f7ff fdd8 	bl	8001e54 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b0a      	cmp	r3, #10
 80022ac:	d90b      	bls.n	80022c6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2205      	movs	r2, #5
 80022be:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e012      	b.n	80022ec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1e5      	bne.n	80022a0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80022da:	2300      	movs	r3, #0
 80022dc:	e006      	b.n	80022ec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
  }
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80022f4:	b480      	push	{r7}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002308:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800230a:	7dfb      	ldrb	r3, [r7, #23]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d003      	beq.n	8002318 <HAL_CAN_GetRxMessage+0x24>
 8002310:	7dfb      	ldrb	r3, [r7, #23]
 8002312:	2b02      	cmp	r3, #2
 8002314:	f040 8103 	bne.w	800251e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10e      	bne.n	800233c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b00      	cmp	r3, #0
 800232a:	d116      	bne.n	800235a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002330:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0f7      	b.n	800252c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d107      	bne.n	800235a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e0e8      	b.n	800252c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	331b      	adds	r3, #27
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	4413      	add	r3, r2
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0204 	and.w	r2, r3, #4
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10c      	bne.n	8002392 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	331b      	adds	r3, #27
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	4413      	add	r3, r2
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	0d5b      	lsrs	r3, r3, #21
 8002388:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	e00b      	b.n	80023aa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	331b      	adds	r3, #27
 800239a:	011b      	lsls	r3, r3, #4
 800239c:	4413      	add	r3, r2
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	08db      	lsrs	r3, r3, #3
 80023a2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	331b      	adds	r3, #27
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	4413      	add	r3, r2
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0202 	and.w	r2, r3, #2
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	331b      	adds	r3, #27
 80023c8:	011b      	lsls	r3, r3, #4
 80023ca:	4413      	add	r3, r2
 80023cc:	3304      	adds	r3, #4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2208      	movs	r2, #8
 80023dc:	611a      	str	r2, [r3, #16]
 80023de:	e00b      	b.n	80023f8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	331b      	adds	r3, #27
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	4413      	add	r3, r2
 80023ec:	3304      	adds	r3, #4
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 020f 	and.w	r2, r3, #15
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	331b      	adds	r3, #27
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	4413      	add	r3, r2
 8002404:	3304      	adds	r3, #4
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	b2da      	uxtb	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	331b      	adds	r3, #27
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4413      	add	r3, r2
 800241c:	3304      	adds	r3, #4
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	0c1b      	lsrs	r3, r3, #16
 8002422:	b29a      	uxth	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	4413      	add	r3, r2
 8002432:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	b2da      	uxtb	r2, r3
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	4413      	add	r3, r2
 8002448:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	0a1a      	lsrs	r2, r3, #8
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	3301      	adds	r3, #1
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	4413      	add	r3, r2
 8002462:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	0c1a      	lsrs	r2, r3, #16
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	3302      	adds	r3, #2
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	4413      	add	r3, r2
 800247c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	0e1a      	lsrs	r2, r3, #24
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	3303      	adds	r3, #3
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	4413      	add	r3, r2
 8002496:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	3304      	adds	r3, #4
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	4413      	add	r3, r2
 80024ae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	0a1a      	lsrs	r2, r3, #8
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	3305      	adds	r3, #5
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	4413      	add	r3, r2
 80024c8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	0c1a      	lsrs	r2, r3, #16
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	3306      	adds	r3, #6
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	4413      	add	r3, r2
 80024e2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	0e1a      	lsrs	r2, r3, #24
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	3307      	adds	r3, #7
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d108      	bne.n	800250a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 0220 	orr.w	r2, r2, #32
 8002506:	60da      	str	r2, [r3, #12]
 8002508:	e007      	b.n	800251a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f042 0220 	orr.w	r2, r2, #32
 8002518:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	e006      	b.n	800252c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002522:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
  }
}
 800252c:	4618      	mov	r0, r3
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3020 	ldrb.w	r3, [r3, #32]
 800254c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800254e:	7afb      	ldrb	r3, [r7, #11]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d002      	beq.n	800255a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002554:	7afb      	ldrb	r3, [r7, #11]
 8002556:	2b02      	cmp	r3, #2
 8002558:	d10f      	bne.n	800257a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d106      	bne.n	800256e <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	e005      	b.n	800257a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f003 0303 	and.w	r3, r3, #3
 8002578:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800257a:	68fb      	ldr	r3, [r7, #12]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	@ 0x28
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002590:	2300      	movs	r3, #0
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d07c      	beq.n	80026c8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d023      	beq.n	8002620 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f983 	bl	80028f6 <HAL_CAN_TxMailbox0CompleteCallback>
 80025f0:	e016      	b.n	8002620 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d004      	beq.n	8002606 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002602:	627b      	str	r3, [r7, #36]	@ 0x24
 8002604:	e00c      	b.n	8002620 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	2b00      	cmp	r3, #0
 800260e:	d004      	beq.n	800261a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002616:	627b      	str	r3, [r7, #36]	@ 0x24
 8002618:	e002      	b.n	8002620 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f989 	bl	8002932 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d024      	beq.n	8002674 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002632:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f963 	bl	800290a <HAL_CAN_TxMailbox1CompleteCallback>
 8002644:	e016      	b.n	8002674 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264c:	2b00      	cmp	r3, #0
 800264e:	d004      	beq.n	800265a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002652:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002656:	627b      	str	r3, [r7, #36]	@ 0x24
 8002658:	e00c      	b.n	8002674 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002660:	2b00      	cmp	r3, #0
 8002662:	d004      	beq.n	800266e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800266a:	627b      	str	r3, [r7, #36]	@ 0x24
 800266c:	e002      	b.n	8002674 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f969 	bl	8002946 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d024      	beq.n	80026c8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002686:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f943 	bl	800291e <HAL_CAN_TxMailbox2CompleteCallback>
 8002698:	e016      	b.n	80026c8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d004      	beq.n	80026ae <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80026a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ac:	e00c      	b.n	80026c8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026be:	627b      	str	r3, [r7, #36]	@ 0x24
 80026c0:	e002      	b.n	80026c8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f949 	bl	800295a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80026c8:	6a3b      	ldr	r3, [r7, #32]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00c      	beq.n	80026ec <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f003 0310 	and.w	r3, r3, #16
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d007      	beq.n	80026ec <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2210      	movs	r2, #16
 80026ea:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80026ec:	6a3b      	ldr	r3, [r7, #32]
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0308 	and.w	r3, r3, #8
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d006      	beq.n	800270e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2208      	movs	r2, #8
 8002706:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 f930 	bl	800296e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800270e:	6a3b      	ldr	r3, [r7, #32]
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d009      	beq.n	800272c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d002      	beq.n	800272c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7fe fddc 	bl	80012e4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800272c:	6a3b      	ldr	r3, [r7, #32]
 800272e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00c      	beq.n	8002750 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d007      	beq.n	8002750 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2210      	movs	r2, #16
 800274e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	f003 0320 	and.w	r3, r3, #32
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d006      	beq.n	8002772 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2208      	movs	r2, #8
 800276a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f912 	bl	8002996 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f8f9 	bl	8002982 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00b      	beq.n	80027b2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d006      	beq.n	80027b2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2210      	movs	r2, #16
 80027aa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 f8fc 	bl	80029aa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00b      	beq.n	80027d4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d006      	beq.n	80027d4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2208      	movs	r2, #8
 80027cc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f8f5 	bl	80029be <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80027d4:	6a3b      	ldr	r3, [r7, #32]
 80027d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d07b      	beq.n	80028d6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d072      	beq.n	80028ce <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80027e8:	6a3b      	ldr	r3, [r7, #32]
 80027ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d008      	beq.n	8002804 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80027fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800280a:	2b00      	cmp	r3, #0
 800280c:	d008      	beq.n	8002820 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281a:	f043 0302 	orr.w	r3, r3, #2
 800281e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002836:	f043 0304 	orr.w	r3, r3, #4
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002842:	2b00      	cmp	r3, #0
 8002844:	d043      	beq.n	80028ce <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800284c:	2b00      	cmp	r3, #0
 800284e:	d03e      	beq.n	80028ce <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002856:	2b60      	cmp	r3, #96	@ 0x60
 8002858:	d02b      	beq.n	80028b2 <HAL_CAN_IRQHandler+0x32a>
 800285a:	2b60      	cmp	r3, #96	@ 0x60
 800285c:	d82e      	bhi.n	80028bc <HAL_CAN_IRQHandler+0x334>
 800285e:	2b50      	cmp	r3, #80	@ 0x50
 8002860:	d022      	beq.n	80028a8 <HAL_CAN_IRQHandler+0x320>
 8002862:	2b50      	cmp	r3, #80	@ 0x50
 8002864:	d82a      	bhi.n	80028bc <HAL_CAN_IRQHandler+0x334>
 8002866:	2b40      	cmp	r3, #64	@ 0x40
 8002868:	d019      	beq.n	800289e <HAL_CAN_IRQHandler+0x316>
 800286a:	2b40      	cmp	r3, #64	@ 0x40
 800286c:	d826      	bhi.n	80028bc <HAL_CAN_IRQHandler+0x334>
 800286e:	2b30      	cmp	r3, #48	@ 0x30
 8002870:	d010      	beq.n	8002894 <HAL_CAN_IRQHandler+0x30c>
 8002872:	2b30      	cmp	r3, #48	@ 0x30
 8002874:	d822      	bhi.n	80028bc <HAL_CAN_IRQHandler+0x334>
 8002876:	2b10      	cmp	r3, #16
 8002878:	d002      	beq.n	8002880 <HAL_CAN_IRQHandler+0x2f8>
 800287a:	2b20      	cmp	r3, #32
 800287c:	d005      	beq.n	800288a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800287e:	e01d      	b.n	80028bc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002882:	f043 0308 	orr.w	r3, r3, #8
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002888:	e019      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	f043 0310 	orr.w	r3, r3, #16
 8002890:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002892:	e014      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	f043 0320 	orr.w	r3, r3, #32
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800289c:	e00f      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028a6:	e00a      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80028a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028b0:	e005      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028ba:	e000      	b.n	80028be <HAL_CAN_IRQHandler+0x336>
            break;
 80028bc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	699a      	ldr	r2, [r3, #24]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80028cc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2204      	movs	r2, #4
 80028d4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 f872 	bl	80029d2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80028ee:	bf00      	nop
 80028f0:	3728      	adds	r7, #40	@ 0x28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a1a:	4a04      	ldr	r2, [pc, #16]	@ (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	60d3      	str	r3, [r2, #12]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a34:	4b04      	ldr	r3, [pc, #16]	@ (8002a48 <__NVIC_GetPriorityGrouping+0x18>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 0307 	and.w	r3, r3, #7
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	db0b      	blt.n	8002a76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 021f 	and.w	r2, r3, #31
 8002a64:	4907      	ldr	r1, [pc, #28]	@ (8002a84 <__NVIC_EnableIRQ+0x38>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000e100 	.word	0xe000e100

08002a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	db0a      	blt.n	8002ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	490c      	ldr	r1, [pc, #48]	@ (8002ad4 <__NVIC_SetPriority+0x4c>)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ab0:	e00a      	b.n	8002ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4908      	ldr	r1, [pc, #32]	@ (8002ad8 <__NVIC_SetPriority+0x50>)
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	3b04      	subs	r3, #4
 8002ac0:	0112      	lsls	r2, r2, #4
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	761a      	strb	r2, [r3, #24]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000e100 	.word	0xe000e100
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	@ 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f1c3 0307 	rsb	r3, r3, #7
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf28      	it	cs
 8002afa:	2304      	movcs	r3, #4
 8002afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3304      	adds	r3, #4
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d902      	bls.n	8002b0c <NVIC_EncodePriority+0x30>
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3b03      	subs	r3, #3
 8002b0a:	e000      	b.n	8002b0e <NVIC_EncodePriority+0x32>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43d9      	mvns	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	4313      	orrs	r3, r2
         );
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	@ 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b54:	d301      	bcc.n	8002b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00f      	b.n	8002b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b84 <SysTick_Config+0x40>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b62:	210f      	movs	r1, #15
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b68:	f7ff ff8e 	bl	8002a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b6c:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <SysTick_Config+0x40>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b72:	4b04      	ldr	r3, [pc, #16]	@ (8002b84 <SysTick_Config+0x40>)
 8002b74:	2207      	movs	r2, #7
 8002b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	e000e010 	.word	0xe000e010

08002b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ff29 	bl	80029e8 <__NVIC_SetPriorityGrouping>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
 8002baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb0:	f7ff ff3e 	bl	8002a30 <__NVIC_GetPriorityGrouping>
 8002bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	6978      	ldr	r0, [r7, #20]
 8002bbc:	f7ff ff8e 	bl	8002adc <NVIC_EncodePriority>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff5d 	bl	8002a88 <__NVIC_SetPriority>
}
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ff31 	bl	8002a4c <__NVIC_EnableIRQ>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffa2 	bl	8002b44 <SysTick_Config>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b089      	sub	sp, #36	@ 0x24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c22:	2300      	movs	r3, #0
 8002c24:	61fb      	str	r3, [r7, #28]
 8002c26:	e165      	b.n	8002ef4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c28:	2201      	movs	r2, #1
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	f040 8154 	bne.w	8002eee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d005      	beq.n	8002c5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d130      	bne.n	8002cc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	2203      	movs	r2, #3
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4013      	ands	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c94:	2201      	movs	r2, #1
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 0201 	and.w	r2, r3, #1
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d017      	beq.n	8002cfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	2203      	movs	r2, #3
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 0303 	and.w	r3, r3, #3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d123      	bne.n	8002d50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	08da      	lsrs	r2, r3, #3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3208      	adds	r2, #8
 8002d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	220f      	movs	r2, #15
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	08da      	lsrs	r2, r3, #3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3208      	adds	r2, #8
 8002d4a:	69b9      	ldr	r1, [r7, #24]
 8002d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	2203      	movs	r2, #3
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f003 0203 	and.w	r2, r3, #3
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 80ae 	beq.w	8002eee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	4b5d      	ldr	r3, [pc, #372]	@ (8002f0c <HAL_GPIO_Init+0x300>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	4a5c      	ldr	r2, [pc, #368]	@ (8002f0c <HAL_GPIO_Init+0x300>)
 8002d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002da2:	4b5a      	ldr	r3, [pc, #360]	@ (8002f0c <HAL_GPIO_Init+0x300>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dae:	4a58      	ldr	r2, [pc, #352]	@ (8002f10 <HAL_GPIO_Init+0x304>)
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	220f      	movs	r2, #15
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a4f      	ldr	r2, [pc, #316]	@ (8002f14 <HAL_GPIO_Init+0x308>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d025      	beq.n	8002e26 <HAL_GPIO_Init+0x21a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a4e      	ldr	r2, [pc, #312]	@ (8002f18 <HAL_GPIO_Init+0x30c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d01f      	beq.n	8002e22 <HAL_GPIO_Init+0x216>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a4d      	ldr	r2, [pc, #308]	@ (8002f1c <HAL_GPIO_Init+0x310>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d019      	beq.n	8002e1e <HAL_GPIO_Init+0x212>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a4c      	ldr	r2, [pc, #304]	@ (8002f20 <HAL_GPIO_Init+0x314>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d013      	beq.n	8002e1a <HAL_GPIO_Init+0x20e>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a4b      	ldr	r2, [pc, #300]	@ (8002f24 <HAL_GPIO_Init+0x318>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d00d      	beq.n	8002e16 <HAL_GPIO_Init+0x20a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8002f28 <HAL_GPIO_Init+0x31c>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d007      	beq.n	8002e12 <HAL_GPIO_Init+0x206>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a49      	ldr	r2, [pc, #292]	@ (8002f2c <HAL_GPIO_Init+0x320>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d101      	bne.n	8002e0e <HAL_GPIO_Init+0x202>
 8002e0a:	2306      	movs	r3, #6
 8002e0c:	e00c      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e0e:	2307      	movs	r3, #7
 8002e10:	e00a      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e12:	2305      	movs	r3, #5
 8002e14:	e008      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e16:	2304      	movs	r3, #4
 8002e18:	e006      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e004      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e002      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_GPIO_Init+0x21c>
 8002e26:	2300      	movs	r3, #0
 8002e28:	69fa      	ldr	r2, [r7, #28]
 8002e2a:	f002 0203 	and.w	r2, r2, #3
 8002e2e:	0092      	lsls	r2, r2, #2
 8002e30:	4093      	lsls	r3, r2
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e38:	4935      	ldr	r1, [pc, #212]	@ (8002f10 <HAL_GPIO_Init+0x304>)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e46:	4b3a      	ldr	r3, [pc, #232]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e6a:	4a31      	ldr	r2, [pc, #196]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e70:	4b2f      	ldr	r3, [pc, #188]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e94:	4a26      	ldr	r2, [pc, #152]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e9a:	4b25      	ldr	r3, [pc, #148]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ee8:	4a11      	ldr	r2, [pc, #68]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	61fb      	str	r3, [r7, #28]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	2b0f      	cmp	r3, #15
 8002ef8:	f67f ae96 	bls.w	8002c28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	3724      	adds	r7, #36	@ 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40013800 	.word	0x40013800
 8002f14:	40020000 	.word	0x40020000
 8002f18:	40020400 	.word	0x40020400
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	40020c00 	.word	0x40020c00
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40021400 	.word	0x40021400
 8002f2c:	40021800 	.word	0x40021800
 8002f30:	40013c00 	.word	0x40013c00

08002f34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	807b      	strh	r3, [r7, #2]
 8002f40:	4613      	mov	r3, r2
 8002f42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f44:	787b      	ldrb	r3, [r7, #1]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f4a:	887a      	ldrh	r2, [r7, #2]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f50:	e003      	b.n	8002f5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f52:	887b      	ldrh	r3, [r7, #2]
 8002f54:	041a      	lsls	r2, r3, #16
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	619a      	str	r2, [r3, #24]
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
	...

08002f68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e12b      	b.n	80031d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d106      	bne.n	8002f94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7fe f914 	bl	80011bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2224      	movs	r2, #36	@ 0x24
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0201 	bic.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fcc:	f000 ff9c 	bl	8003f08 <HAL_RCC_GetPCLK1Freq>
 8002fd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	4a81      	ldr	r2, [pc, #516]	@ (80031dc <HAL_I2C_Init+0x274>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d807      	bhi.n	8002fec <HAL_I2C_Init+0x84>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4a80      	ldr	r2, [pc, #512]	@ (80031e0 <HAL_I2C_Init+0x278>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	bf94      	ite	ls
 8002fe4:	2301      	movls	r3, #1
 8002fe6:	2300      	movhi	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	e006      	b.n	8002ffa <HAL_I2C_Init+0x92>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4a7d      	ldr	r2, [pc, #500]	@ (80031e4 <HAL_I2C_Init+0x27c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	bf94      	ite	ls
 8002ff4:	2301      	movls	r3, #1
 8002ff6:	2300      	movhi	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e0e7      	b.n	80031d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4a78      	ldr	r2, [pc, #480]	@ (80031e8 <HAL_I2C_Init+0x280>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0c9b      	lsrs	r3, r3, #18
 800300c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	430a      	orrs	r2, r1
 8003020:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4a6a      	ldr	r2, [pc, #424]	@ (80031dc <HAL_I2C_Init+0x274>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d802      	bhi.n	800303c <HAL_I2C_Init+0xd4>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	3301      	adds	r3, #1
 800303a:	e009      	b.n	8003050 <HAL_I2C_Init+0xe8>
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003042:	fb02 f303 	mul.w	r3, r2, r3
 8003046:	4a69      	ldr	r2, [pc, #420]	@ (80031ec <HAL_I2C_Init+0x284>)
 8003048:	fba2 2303 	umull	r2, r3, r2, r3
 800304c:	099b      	lsrs	r3, r3, #6
 800304e:	3301      	adds	r3, #1
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	430b      	orrs	r3, r1
 8003056:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003062:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	495c      	ldr	r1, [pc, #368]	@ (80031dc <HAL_I2C_Init+0x274>)
 800306c:	428b      	cmp	r3, r1
 800306e:	d819      	bhi.n	80030a4 <HAL_I2C_Init+0x13c>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	1e59      	subs	r1, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	fbb1 f3f3 	udiv	r3, r1, r3
 800307e:	1c59      	adds	r1, r3, #1
 8003080:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003084:	400b      	ands	r3, r1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_I2C_Init+0x138>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1e59      	subs	r1, r3, #1
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	fbb1 f3f3 	udiv	r3, r1, r3
 8003098:	3301      	adds	r3, #1
 800309a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309e:	e051      	b.n	8003144 <HAL_I2C_Init+0x1dc>
 80030a0:	2304      	movs	r3, #4
 80030a2:	e04f      	b.n	8003144 <HAL_I2C_Init+0x1dc>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d111      	bne.n	80030d0 <HAL_I2C_Init+0x168>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	1e58      	subs	r0, r3, #1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6859      	ldr	r1, [r3, #4]
 80030b4:	460b      	mov	r3, r1
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	440b      	add	r3, r1
 80030ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80030be:	3301      	adds	r3, #1
 80030c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	e012      	b.n	80030f6 <HAL_I2C_Init+0x18e>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	1e58      	subs	r0, r3, #1
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6859      	ldr	r1, [r3, #4]
 80030d8:	460b      	mov	r3, r1
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	0099      	lsls	r1, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_I2C_Init+0x196>
 80030fa:	2301      	movs	r3, #1
 80030fc:	e022      	b.n	8003144 <HAL_I2C_Init+0x1dc>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10e      	bne.n	8003124 <HAL_I2C_Init+0x1bc>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1e58      	subs	r0, r3, #1
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6859      	ldr	r1, [r3, #4]
 800310e:	460b      	mov	r3, r1
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	440b      	add	r3, r1
 8003114:	fbb0 f3f3 	udiv	r3, r0, r3
 8003118:	3301      	adds	r3, #1
 800311a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800311e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003122:	e00f      	b.n	8003144 <HAL_I2C_Init+0x1dc>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	1e58      	subs	r0, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6859      	ldr	r1, [r3, #4]
 800312c:	460b      	mov	r3, r1
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	0099      	lsls	r1, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	fbb0 f3f3 	udiv	r3, r0, r3
 800313a:	3301      	adds	r3, #1
 800313c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003140:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	6809      	ldr	r1, [r1, #0]
 8003148:	4313      	orrs	r3, r2
 800314a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	69da      	ldr	r2, [r3, #28]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	430a      	orrs	r2, r1
 8003166:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003172:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6911      	ldr	r1, [r2, #16]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	68d2      	ldr	r2, [r2, #12]
 800317e:	4311      	orrs	r1, r2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	430b      	orrs	r3, r1
 8003186:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695a      	ldr	r2, [r3, #20]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	000186a0 	.word	0x000186a0
 80031e0:	001e847f 	.word	0x001e847f
 80031e4:	003d08ff 	.word	0x003d08ff
 80031e8:	431bde83 	.word	0x431bde83
 80031ec:	10624dd3 	.word	0x10624dd3

080031f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	461a      	mov	r2, r3
 80031fc:	460b      	mov	r3, r1
 80031fe:	817b      	strh	r3, [r7, #10]
 8003200:	4613      	mov	r3, r2
 8003202:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003204:	f7fe fe26 	bl	8001e54 <HAL_GetTick>
 8003208:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b20      	cmp	r3, #32
 8003214:	f040 80e0 	bne.w	80033d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2319      	movs	r3, #25
 800321e:	2201      	movs	r2, #1
 8003220:	4970      	ldr	r1, [pc, #448]	@ (80033e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f964 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800322e:	2302      	movs	r3, #2
 8003230:	e0d3      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_I2C_Master_Transmit+0x50>
 800323c:	2302      	movs	r3, #2
 800323e:	e0cc      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b01      	cmp	r3, #1
 8003254:	d007      	beq.n	8003266 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003274:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2221      	movs	r2, #33	@ 0x21
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2210      	movs	r2, #16
 8003282:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	893a      	ldrh	r2, [r7, #8]
 8003296:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4a50      	ldr	r2, [pc, #320]	@ (80033e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80032a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032a8:	8979      	ldrh	r1, [r7, #10]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	6a3a      	ldr	r2, [r7, #32]
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 f89c 	bl	80033ec <I2C_MasterRequestWrite>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e08d      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032be:	2300      	movs	r3, #0
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032d4:	e066      	b.n	80033a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	6a39      	ldr	r1, [r7, #32]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 fa22 	bl	8003724 <I2C_WaitOnTXEFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00d      	beq.n	8003302 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d107      	bne.n	80032fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e06b      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	781a      	ldrb	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003312:	1c5a      	adds	r2, r3, #1
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b04      	cmp	r3, #4
 800333e:	d11b      	bne.n	8003378 <HAL_I2C_Master_Transmit+0x188>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003344:	2b00      	cmp	r3, #0
 8003346:	d017      	beq.n	8003378 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	781a      	ldrb	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003362:	b29b      	uxth	r3, r3
 8003364:	3b01      	subs	r3, #1
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	6a39      	ldr	r1, [r7, #32]
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fa19 	bl	80037b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00d      	beq.n	80033a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	2b04      	cmp	r3, #4
 800338e:	d107      	bne.n	80033a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800339e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e01a      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d194      	bne.n	80032d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	00100002 	.word	0x00100002
 80033e8:	ffff0000 	.word	0xffff0000

080033ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af02      	add	r7, sp, #8
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	607a      	str	r2, [r7, #4]
 80033f6:	603b      	str	r3, [r7, #0]
 80033f8:	460b      	mov	r3, r1
 80033fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003400:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b08      	cmp	r3, #8
 8003406:	d006      	beq.n	8003416 <I2C_MasterRequestWrite+0x2a>
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d003      	beq.n	8003416 <I2C_MasterRequestWrite+0x2a>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003414:	d108      	bne.n	8003428 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e00b      	b.n	8003440 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342c:	2b12      	cmp	r3, #18
 800342e:	d107      	bne.n	8003440 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800343e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 f84f 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00d      	beq.n	8003474 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003466:	d103      	bne.n	8003470 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e035      	b.n	80034e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800347c:	d108      	bne.n	8003490 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800347e:	897b      	ldrh	r3, [r7, #10]
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800348c:	611a      	str	r2, [r3, #16]
 800348e:	e01b      	b.n	80034c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003490:	897b      	ldrh	r3, [r7, #10]
 8003492:	11db      	asrs	r3, r3, #7
 8003494:	b2db      	uxtb	r3, r3
 8003496:	f003 0306 	and.w	r3, r3, #6
 800349a:	b2db      	uxtb	r3, r3
 800349c:	f063 030f 	orn	r3, r3, #15
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	490e      	ldr	r1, [pc, #56]	@ (80034e8 <I2C_MasterRequestWrite+0xfc>)
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f898 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e010      	b.n	80034e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034be:	897b      	ldrh	r3, [r7, #10]
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4907      	ldr	r1, [pc, #28]	@ (80034ec <I2C_MasterRequestWrite+0x100>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f888 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	00010008 	.word	0x00010008
 80034ec:	00010002 	.word	0x00010002

080034f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	603b      	str	r3, [r7, #0]
 80034fc:	4613      	mov	r3, r2
 80034fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003500:	e048      	b.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003508:	d044      	beq.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350a:	f7fe fca3 	bl	8001e54 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d302      	bcc.n	8003520 <I2C_WaitOnFlagUntilTimeout+0x30>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d139      	bne.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	0c1b      	lsrs	r3, r3, #16
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b01      	cmp	r3, #1
 8003528:	d10d      	bne.n	8003546 <I2C_WaitOnFlagUntilTimeout+0x56>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	43da      	mvns	r2, r3
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	4013      	ands	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf0c      	ite	eq
 800353c:	2301      	moveq	r3, #1
 800353e:	2300      	movne	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	e00c      	b.n	8003560 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	43da      	mvns	r2, r3
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	4013      	ands	r3, r2
 8003552:	b29b      	uxth	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf0c      	ite	eq
 8003558:	2301      	moveq	r3, #1
 800355a:	2300      	movne	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	461a      	mov	r2, r3
 8003560:	79fb      	ldrb	r3, [r7, #7]
 8003562:	429a      	cmp	r2, r3
 8003564:	d116      	bne.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f043 0220 	orr.w	r2, r3, #32
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e023      	b.n	80035dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	0c1b      	lsrs	r3, r3, #16
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b01      	cmp	r3, #1
 800359c:	d10d      	bne.n	80035ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	43da      	mvns	r2, r3
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	4013      	ands	r3, r2
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bf0c      	ite	eq
 80035b0:	2301      	moveq	r3, #1
 80035b2:	2300      	movne	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	e00c      	b.n	80035d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	43da      	mvns	r2, r3
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4013      	ands	r3, r2
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	461a      	mov	r2, r3
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d093      	beq.n	8003502 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035f2:	e071      	b.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003602:	d123      	bne.n	800364c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003612:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800361c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2220      	movs	r2, #32
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	f043 0204 	orr.w	r2, r3, #4
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e067      	b.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003652:	d041      	beq.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003654:	f7fe fbfe 	bl	8001e54 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	429a      	cmp	r2, r3
 8003662:	d302      	bcc.n	800366a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d136      	bne.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	0c1b      	lsrs	r3, r3, #16
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	d10c      	bne.n	800368e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	43da      	mvns	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4013      	ands	r3, r2
 8003680:	b29b      	uxth	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	bf14      	ite	ne
 8003686:	2301      	movne	r3, #1
 8003688:	2300      	moveq	r3, #0
 800368a:	b2db      	uxtb	r3, r3
 800368c:	e00b      	b.n	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	43da      	mvns	r2, r3
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	4013      	ands	r3, r2
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf14      	ite	ne
 80036a0:	2301      	movne	r3, #1
 80036a2:	2300      	moveq	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d016      	beq.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2220      	movs	r2, #32
 80036b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c4:	f043 0220 	orr.w	r2, r3, #32
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e021      	b.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	0c1b      	lsrs	r3, r3, #16
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d10c      	bne.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	43da      	mvns	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf14      	ite	ne
 80036f4:	2301      	movne	r3, #1
 80036f6:	2300      	moveq	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e00b      	b.n	8003714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	699b      	ldr	r3, [r3, #24]
 8003702:	43da      	mvns	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4013      	ands	r3, r2
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	bf14      	ite	ne
 800370e:	2301      	movne	r3, #1
 8003710:	2300      	moveq	r3, #0
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	f47f af6d 	bne.w	80035f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003730:	e034      	b.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f886 	bl	8003844 <I2C_IsAcknowledgeFailed>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e034      	b.n	80037ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003748:	d028      	beq.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374a:	f7fe fb83 	bl	8001e54 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	429a      	cmp	r2, r3
 8003758:	d302      	bcc.n	8003760 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d11d      	bne.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376a:	2b80      	cmp	r3, #128	@ 0x80
 800376c:	d016      	beq.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	f043 0220 	orr.w	r2, r3, #32
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e007      	b.n	80037ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a6:	2b80      	cmp	r3, #128	@ 0x80
 80037a8:	d1c3      	bne.n	8003732 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037c0:	e034      	b.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f83e 	bl	8003844 <I2C_IsAcknowledgeFailed>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e034      	b.n	800383c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037d8:	d028      	beq.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037da:	f7fe fb3b 	bl	8001e54 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d302      	bcc.n	80037f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d11d      	bne.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d016      	beq.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e007      	b.n	800383c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	2b04      	cmp	r3, #4
 8003838:	d1c3      	bne.n	80037c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003856:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800385a:	d11b      	bne.n	8003894 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003864:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f043 0204 	orr.w	r2, r3, #4
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e000      	b.n	8003896 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b086      	sub	sp, #24
 80038a6:	af02      	add	r7, sp, #8
 80038a8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d101      	bne.n	80038b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e108      	b.n	8003ac6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fe f9c2 	bl	8001c58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2203      	movs	r2, #3
 80038d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e2:	d102      	bne.n	80038ea <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f001 fbf4 	bl	80050dc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6818      	ldr	r0, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	7c1a      	ldrb	r2, [r3, #16]
 80038fc:	f88d 2000 	strb.w	r2, [sp]
 8003900:	3304      	adds	r3, #4
 8003902:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003904:	f001 fb86 	bl	8005014 <USB_CoreInit>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d005      	beq.n	800391a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2202      	movs	r2, #2
 8003912:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0d5      	b.n	8003ac6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f001 fbec 	bl	80050fe <USB_SetCurrentMode>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2202      	movs	r2, #2
 8003930:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0c6      	b.n	8003ac6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
 800393c:	e04a      	b.n	80039d4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800393e:	7bfa      	ldrb	r2, [r7, #15]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	3315      	adds	r3, #21
 800394e:	2201      	movs	r2, #1
 8003950:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	4413      	add	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	3314      	adds	r3, #20
 8003962:	7bfa      	ldrb	r2, [r7, #15]
 8003964:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003966:	7bfa      	ldrb	r2, [r7, #15]
 8003968:	7bfb      	ldrb	r3, [r7, #15]
 800396a:	b298      	uxth	r0, r3
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	332e      	adds	r3, #46	@ 0x2e
 800397a:	4602      	mov	r2, r0
 800397c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800397e:	7bfa      	ldrb	r2, [r7, #15]
 8003980:	6879      	ldr	r1, [r7, #4]
 8003982:	4613      	mov	r3, r2
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	4413      	add	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	440b      	add	r3, r1
 800398c:	3318      	adds	r3, #24
 800398e:	2200      	movs	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003992:	7bfa      	ldrb	r2, [r7, #15]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	4413      	add	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	331c      	adds	r3, #28
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039a6:	7bfa      	ldrb	r2, [r7, #15]
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	3320      	adds	r3, #32
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039ba:	7bfa      	ldrb	r2, [r7, #15]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3324      	adds	r3, #36	@ 0x24
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	3301      	adds	r3, #1
 80039d2:	73fb      	strb	r3, [r7, #15]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	791b      	ldrb	r3, [r3, #4]
 80039d8:	7bfa      	ldrb	r2, [r7, #15]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d3af      	bcc.n	800393e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039de:	2300      	movs	r3, #0
 80039e0:	73fb      	strb	r3, [r7, #15]
 80039e2:	e044      	b.n	8003a6e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039e4:	7bfa      	ldrb	r2, [r7, #15]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80039fa:	7bfa      	ldrb	r2, [r7, #15]
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	4613      	mov	r3, r2
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	4413      	add	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	440b      	add	r3, r1
 8003a08:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003a0c:	7bfa      	ldrb	r2, [r7, #15]
 8003a0e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a10:	7bfa      	ldrb	r2, [r7, #15]
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003a22:	2200      	movs	r2, #0
 8003a24:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a26:	7bfa      	ldrb	r2, [r7, #15]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a3c:	7bfa      	ldrb	r2, [r7, #15]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a52:	7bfa      	ldrb	r2, [r7, #15]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	791b      	ldrb	r3, [r3, #4]
 8003a72:	7bfa      	ldrb	r2, [r7, #15]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d3b5      	bcc.n	80039e4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	7c1a      	ldrb	r2, [r3, #16]
 8003a80:	f88d 2000 	strb.w	r2, [sp]
 8003a84:	3304      	adds	r3, #4
 8003a86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a88:	f001 fb86 	bl	8005198 <USB_DevInit>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2202      	movs	r2, #2
 8003a96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e013      	b.n	8003ac6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	7b1b      	ldrb	r3, [r3, #12]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d102      	bne.n	8003aba <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f80a 	bl	8003ace <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f001 fd41 	bl	8005546 <USB_DevDisconnect>

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b085      	sub	sp, #20
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b00:	f043 0303 	orr.w	r3, r3, #3
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3714      	adds	r7, #20
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
	...

08003b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0cc      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b2c:	4b68      	ldr	r3, [pc, #416]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d90c      	bls.n	8003b54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3a:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b42:	4b63      	ldr	r3, [pc, #396]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d001      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e0b8      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d020      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b6c:	4b59      	ldr	r3, [pc, #356]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4a58      	ldr	r2, [pc, #352]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b84:	4b53      	ldr	r3, [pc, #332]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	4a52      	ldr	r2, [pc, #328]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b90:	4b50      	ldr	r3, [pc, #320]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	494d      	ldr	r1, [pc, #308]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d044      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d107      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb6:	4b47      	ldr	r3, [pc, #284]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d119      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e07f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d003      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d107      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e06f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be6:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e067      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bf6:	4b37      	ldr	r3, [pc, #220]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f023 0203 	bic.w	r2, r3, #3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	4934      	ldr	r1, [pc, #208]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c08:	f7fe f924 	bl	8001e54 <HAL_GetTick>
 8003c0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0e:	e00a      	b.n	8003c26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c10:	f7fe f920 	bl	8001e54 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e04f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c26:	4b2b      	ldr	r3, [pc, #172]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 020c 	and.w	r2, r3, #12
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d1eb      	bne.n	8003c10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c38:	4b25      	ldr	r3, [pc, #148]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d20c      	bcs.n	8003c60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c46:	4b22      	ldr	r3, [pc, #136]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c4e:	4b20      	ldr	r3, [pc, #128]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d001      	beq.n	8003c60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e032      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d008      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c6c:	4b19      	ldr	r3, [pc, #100]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	4916      	ldr	r1, [pc, #88]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c8a:	4b12      	ldr	r3, [pc, #72]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	490e      	ldr	r1, [pc, #56]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c9e:	f000 f821 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	091b      	lsrs	r3, r3, #4
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	490a      	ldr	r1, [pc, #40]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb0:	5ccb      	ldrb	r3, [r1, r3]
 8003cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb6:	4a09      	ldr	r2, [pc, #36]	@ (8003cdc <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cba:	4b09      	ldr	r3, [pc, #36]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fe f884 	bl	8001dcc <HAL_InitTick>

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40023c00 	.word	0x40023c00
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	080083e4 	.word	0x080083e4
 8003cdc:	20000000 	.word	0x20000000
 8003ce0:	20000004 	.word	0x20000004

08003ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce8:	b094      	sub	sp, #80	@ 0x50
 8003cea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cfc:	4b79      	ldr	r3, [pc, #484]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 030c 	and.w	r3, r3, #12
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d00d      	beq.n	8003d24 <HAL_RCC_GetSysClockFreq+0x40>
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	f200 80e1 	bhi.w	8003ed0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <HAL_RCC_GetSysClockFreq+0x34>
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d003      	beq.n	8003d1e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d16:	e0db      	b.n	8003ed0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d18:	4b73      	ldr	r3, [pc, #460]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d1c:	e0db      	b.n	8003ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d1e:	4b73      	ldr	r3, [pc, #460]	@ (8003eec <HAL_RCC_GetSysClockFreq+0x208>)
 8003d20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d22:	e0d8      	b.n	8003ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d24:	4b6f      	ldr	r3, [pc, #444]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d2c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d2e:	4b6d      	ldr	r3, [pc, #436]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d063      	beq.n	8003e02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	099b      	lsrs	r3, r3, #6
 8003d40:	2200      	movs	r2, #0
 8003d42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d44:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d4e:	2300      	movs	r3, #0
 8003d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d56:	4622      	mov	r2, r4
 8003d58:	462b      	mov	r3, r5
 8003d5a:	f04f 0000 	mov.w	r0, #0
 8003d5e:	f04f 0100 	mov.w	r1, #0
 8003d62:	0159      	lsls	r1, r3, #5
 8003d64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d68:	0150      	lsls	r0, r2, #5
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	4621      	mov	r1, r4
 8003d70:	1a51      	subs	r1, r2, r1
 8003d72:	6139      	str	r1, [r7, #16]
 8003d74:	4629      	mov	r1, r5
 8003d76:	eb63 0301 	sbc.w	r3, r3, r1
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d88:	4659      	mov	r1, fp
 8003d8a:	018b      	lsls	r3, r1, #6
 8003d8c:	4651      	mov	r1, sl
 8003d8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d92:	4651      	mov	r1, sl
 8003d94:	018a      	lsls	r2, r1, #6
 8003d96:	4651      	mov	r1, sl
 8003d98:	ebb2 0801 	subs.w	r8, r2, r1
 8003d9c:	4659      	mov	r1, fp
 8003d9e:	eb63 0901 	sbc.w	r9, r3, r1
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003db2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003db6:	4690      	mov	r8, r2
 8003db8:	4699      	mov	r9, r3
 8003dba:	4623      	mov	r3, r4
 8003dbc:	eb18 0303 	adds.w	r3, r8, r3
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	462b      	mov	r3, r5
 8003dc4:	eb49 0303 	adc.w	r3, r9, r3
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	f04f 0300 	mov.w	r3, #0
 8003dd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dd6:	4629      	mov	r1, r5
 8003dd8:	024b      	lsls	r3, r1, #9
 8003dda:	4621      	mov	r1, r4
 8003ddc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003de0:	4621      	mov	r1, r4
 8003de2:	024a      	lsls	r2, r1, #9
 8003de4:	4610      	mov	r0, r2
 8003de6:	4619      	mov	r1, r3
 8003de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dea:	2200      	movs	r2, #0
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003df0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003df4:	f7fc fef8 	bl	8000be8 <__aeabi_uldivmod>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e00:	e058      	b.n	8003eb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e02:	4b38      	ldr	r3, [pc, #224]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	099b      	lsrs	r3, r3, #6
 8003e08:	2200      	movs	r2, #0
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	4611      	mov	r1, r2
 8003e0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e12:	623b      	str	r3, [r7, #32]
 8003e14:	2300      	movs	r3, #0
 8003e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e1c:	4642      	mov	r2, r8
 8003e1e:	464b      	mov	r3, r9
 8003e20:	f04f 0000 	mov.w	r0, #0
 8003e24:	f04f 0100 	mov.w	r1, #0
 8003e28:	0159      	lsls	r1, r3, #5
 8003e2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e2e:	0150      	lsls	r0, r2, #5
 8003e30:	4602      	mov	r2, r0
 8003e32:	460b      	mov	r3, r1
 8003e34:	4641      	mov	r1, r8
 8003e36:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e3a:	4649      	mov	r1, r9
 8003e3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e40:	f04f 0200 	mov.w	r2, #0
 8003e44:	f04f 0300 	mov.w	r3, #0
 8003e48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e54:	ebb2 040a 	subs.w	r4, r2, sl
 8003e58:	eb63 050b 	sbc.w	r5, r3, fp
 8003e5c:	f04f 0200 	mov.w	r2, #0
 8003e60:	f04f 0300 	mov.w	r3, #0
 8003e64:	00eb      	lsls	r3, r5, #3
 8003e66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e6a:	00e2      	lsls	r2, r4, #3
 8003e6c:	4614      	mov	r4, r2
 8003e6e:	461d      	mov	r5, r3
 8003e70:	4643      	mov	r3, r8
 8003e72:	18e3      	adds	r3, r4, r3
 8003e74:	603b      	str	r3, [r7, #0]
 8003e76:	464b      	mov	r3, r9
 8003e78:	eb45 0303 	adc.w	r3, r5, r3
 8003e7c:	607b      	str	r3, [r7, #4]
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	028b      	lsls	r3, r1, #10
 8003e8e:	4621      	mov	r1, r4
 8003e90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e94:	4621      	mov	r1, r4
 8003e96:	028a      	lsls	r2, r1, #10
 8003e98:	4610      	mov	r0, r2
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	61bb      	str	r3, [r7, #24]
 8003ea2:	61fa      	str	r2, [r7, #28]
 8003ea4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ea8:	f7fc fe9e 	bl	8000be8 <__aeabi_uldivmod>
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	0c1b      	lsrs	r3, r3, #16
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003ec4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ece:	e002      	b.n	8003ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ed0:	4b05      	ldr	r3, [pc, #20]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ed4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3750      	adds	r7, #80	@ 0x50
 8003edc:	46bd      	mov	sp, r7
 8003ede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	00f42400 	.word	0x00f42400
 8003eec:	007a1200 	.word	0x007a1200

08003ef0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ef4:	4b03      	ldr	r3, [pc, #12]	@ (8003f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	20000000 	.word	0x20000000

08003f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f0c:	f7ff fff0 	bl	8003ef0 <HAL_RCC_GetHCLKFreq>
 8003f10:	4602      	mov	r2, r0
 8003f12:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	0a9b      	lsrs	r3, r3, #10
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	4903      	ldr	r1, [pc, #12]	@ (8003f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f1e:	5ccb      	ldrb	r3, [r1, r3]
 8003f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	080083f4 	.word	0x080083f4

08003f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f34:	f7ff ffdc 	bl	8003ef0 <HAL_RCC_GetHCLKFreq>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	0b5b      	lsrs	r3, r3, #13
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	4903      	ldr	r1, [pc, #12]	@ (8003f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f46:	5ccb      	ldrb	r3, [r1, r3]
 8003f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40023800 	.word	0x40023800
 8003f54:	080083f4 	.word	0x080083f4

08003f58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d010      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003f78:	4b87      	ldr	r3, [pc, #540]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f7e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	4984      	ldr	r1, [pc, #528]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d010      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003fa6:	4b7c      	ldr	r3, [pc, #496]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fac:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	4978      	ldr	r1, [pc, #480]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8083 	beq.w	80040dc <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60bb      	str	r3, [r7, #8]
 8003fda:	4b6f      	ldr	r3, [pc, #444]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fde:	4a6e      	ldr	r2, [pc, #440]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fe6:	4b6c      	ldr	r3, [pc, #432]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fee:	60bb      	str	r3, [r7, #8]
 8003ff0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003ff2:	4b6a      	ldr	r3, [pc, #424]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a69      	ldr	r2, [pc, #420]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ffc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ffe:	f7fd ff29 	bl	8001e54 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004004:	e008      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004006:	f7fd ff25 	bl	8001e54 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e162      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004018:	4b60      	ldr	r3, [pc, #384]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004024:	4b5c      	ldr	r3, [pc, #368]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800402c:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d02f      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69db      	ldr	r3, [r3, #28]
 8004038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	429a      	cmp	r2, r3
 8004040:	d028      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004042:	4b55      	ldr	r3, [pc, #340]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800404a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800404c:	4b54      	ldr	r3, [pc, #336]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800404e:	2201      	movs	r2, #1
 8004050:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004052:	4b53      	ldr	r3, [pc, #332]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004054:	2200      	movs	r2, #0
 8004056:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004058:	4a4f      	ldr	r2, [pc, #316]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800405e:	4b4e      	ldr	r3, [pc, #312]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b01      	cmp	r3, #1
 8004068:	d114      	bne.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800406a:	f7fd fef3 	bl	8001e54 <HAL_GetTick>
 800406e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004070:	e00a      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004072:	f7fd feef 	bl	8001e54 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004080:	4293      	cmp	r3, r2
 8004082:	d901      	bls.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e12a      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004088:	4b43      	ldr	r3, [pc, #268]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800408a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d0ee      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800409c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040a0:	d10d      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80040b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040b6:	4938      	ldr	r1, [pc, #224]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	608b      	str	r3, [r1, #8]
 80040bc:	e005      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x172>
 80040be:	4b36      	ldr	r3, [pc, #216]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	4a35      	ldr	r2, [pc, #212]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80040c8:	6093      	str	r3, [r2, #8]
 80040ca:	4b33      	ldr	r3, [pc, #204]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040d6:	4930      	ldr	r1, [pc, #192]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d004      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80040ee:	4b2d      	ldr	r3, [pc, #180]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80040f0:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0310 	and.w	r3, r3, #16
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80040fe:	4b26      	ldr	r3, [pc, #152]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004104:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	4922      	ldr	r1, [pc, #136]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0320 	and.w	r3, r3, #32
 800411c:	2b00      	cmp	r3, #0
 800411e:	d011      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004120:	4b1d      	ldr	r3, [pc, #116]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004126:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412e:	491a      	ldr	r1, [pc, #104]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800413e:	d101      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8004140:	2301      	movs	r3, #1
 8004142:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004150:	4b11      	ldr	r3, [pc, #68]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004156:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	490e      	ldr	r1, [pc, #56]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d004      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b80      	cmp	r3, #128	@ 0x80
 8004172:	f040 8091 	bne.w	8004298 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004176:	4b0c      	ldr	r3, [pc, #48]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800417c:	f7fd fe6a 	bl	8001e54 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004182:	e013      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004184:	f7fd fe66 	bl	8001e54 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d90c      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e0a3      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x386>
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
 800419c:	40007000 	.word	0x40007000
 80041a0:	42470e40 	.word	0x42470e40
 80041a4:	424711e0 	.word	0x424711e0
 80041a8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041ac:	4b4e      	ldr	r3, [pc, #312]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1e5      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 80041b8:	4a4c      	ldr	r2, [pc, #304]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041be:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d023      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d019      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d004      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041fc:	d00e      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004206:	2b00      	cmp	r3, #0
 8004208:	d019      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d115      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800421a:	d110      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	019b      	lsls	r3, r3, #6
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	061b      	lsls	r3, r3, #24
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	071b      	lsls	r3, r3, #28
 8004236:	492c      	ldr	r1, [pc, #176]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004246:	2b00      	cmp	r3, #0
 8004248:	d010      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	019b      	lsls	r3, r3, #6
 8004254:	431a      	orrs	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	061b      	lsls	r3, r3, #24
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	071b      	lsls	r3, r3, #28
 8004264:	4920      	ldr	r1, [pc, #128]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800426c:	4b20      	ldr	r3, [pc, #128]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004272:	f7fd fdef 	bl	8001e54 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004278:	e008      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800427a:	f7fd fdeb 	bl	8001e54 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e028      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800428c:	4b16      	ldr	r3, [pc, #88]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042a4:	4b10      	ldr	r3, [pc, #64]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80042a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b2:	490d      	ldr	r1, [pc, #52]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042c6:	4b08      	ldr	r3, [pc, #32]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80042c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042cc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d4:	4904      	ldr	r1, [pc, #16]	@ (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40023800 	.word	0x40023800
 80042ec:	424710d8 	.word	0x424710d8
 80042f0:	42470068 	.word	0x42470068

080042f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e273      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d075      	beq.n	80043fe <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004312:	4b88      	ldr	r3, [pc, #544]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b04      	cmp	r3, #4
 800431c:	d00c      	beq.n	8004338 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800431e:	4b85      	ldr	r3, [pc, #532]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
        || \
 8004326:	2b08      	cmp	r3, #8
 8004328:	d112      	bne.n	8004350 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432a:	4b82      	ldr	r3, [pc, #520]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004336:	d10b      	bne.n	8004350 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004338:	4b7e      	ldr	r3, [pc, #504]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d05b      	beq.n	80043fc <HAL_RCC_OscConfig+0x108>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d157      	bne.n	80043fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e24e      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004358:	d106      	bne.n	8004368 <HAL_RCC_OscConfig+0x74>
 800435a:	4b76      	ldr	r3, [pc, #472]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a75      	ldr	r2, [pc, #468]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	e01d      	b.n	80043a4 <HAL_RCC_OscConfig+0xb0>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0x98>
 8004372:	4b70      	ldr	r3, [pc, #448]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a6f      	ldr	r2, [pc, #444]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	4b6d      	ldr	r3, [pc, #436]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a6c      	ldr	r2, [pc, #432]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	e00b      	b.n	80043a4 <HAL_RCC_OscConfig+0xb0>
 800438c:	4b69      	ldr	r3, [pc, #420]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a68      	ldr	r2, [pc, #416]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4b66      	ldr	r3, [pc, #408]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a65      	ldr	r2, [pc, #404]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800439e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d013      	beq.n	80043d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ac:	f7fd fd52 	bl	8001e54 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b4:	f7fd fd4e 	bl	8001e54 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b64      	cmp	r3, #100	@ 0x64
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e213      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0xc0>
 80043d2:	e014      	b.n	80043fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fd fd3e 	bl	8001e54 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043dc:	f7fd fd3a 	bl	8001e54 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b64      	cmp	r3, #100	@ 0x64
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e1ff      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ee:	4b51      	ldr	r3, [pc, #324]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0xe8>
 80043fa:	e000      	b.n	80043fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d063      	beq.n	80044d2 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800440a:	4b4a      	ldr	r3, [pc, #296]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00b      	beq.n	800442e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004416:	4b47      	ldr	r3, [pc, #284]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
        || \
 800441e:	2b08      	cmp	r3, #8
 8004420:	d11c      	bne.n	800445c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004422:	4b44      	ldr	r3, [pc, #272]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d116      	bne.n	800445c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800442e:	4b41      	ldr	r3, [pc, #260]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <HAL_RCC_OscConfig+0x152>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d001      	beq.n	8004446 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e1d3      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004446:	4b3b      	ldr	r3, [pc, #236]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4937      	ldr	r1, [pc, #220]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445a:	e03a      	b.n	80044d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d020      	beq.n	80044a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004464:	4b34      	ldr	r3, [pc, #208]	@ (8004538 <HAL_RCC_OscConfig+0x244>)
 8004466:	2201      	movs	r2, #1
 8004468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7fd fcf3 	bl	8001e54 <HAL_GetTick>
 800446e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004472:	f7fd fcef 	bl	8001e54 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e1b4      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004484:	4b2b      	ldr	r3, [pc, #172]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0f0      	beq.n	8004472 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004490:	4b28      	ldr	r3, [pc, #160]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	4925      	ldr	r1, [pc, #148]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	600b      	str	r3, [r1, #0]
 80044a4:	e015      	b.n	80044d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044a6:	4b24      	ldr	r3, [pc, #144]	@ (8004538 <HAL_RCC_OscConfig+0x244>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ac:	f7fd fcd2 	bl	8001e54 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b4:	f7fd fcce 	bl	8001e54 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e193      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1f0      	bne.n	80044b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d036      	beq.n	800454c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d016      	beq.n	8004514 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044e6:	4b15      	ldr	r3, [pc, #84]	@ (800453c <HAL_RCC_OscConfig+0x248>)
 80044e8:	2201      	movs	r2, #1
 80044ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ec:	f7fd fcb2 	bl	8001e54 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f4:	f7fd fcae 	bl	8001e54 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e173      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004506:	4b0b      	ldr	r3, [pc, #44]	@ (8004534 <HAL_RCC_OscConfig+0x240>)
 8004508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0f0      	beq.n	80044f4 <HAL_RCC_OscConfig+0x200>
 8004512:	e01b      	b.n	800454c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004514:	4b09      	ldr	r3, [pc, #36]	@ (800453c <HAL_RCC_OscConfig+0x248>)
 8004516:	2200      	movs	r2, #0
 8004518:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800451a:	f7fd fc9b 	bl	8001e54 <HAL_GetTick>
 800451e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004520:	e00e      	b.n	8004540 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004522:	f7fd fc97 	bl	8001e54 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d907      	bls.n	8004540 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e15c      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
 8004534:	40023800 	.word	0x40023800
 8004538:	42470000 	.word	0x42470000
 800453c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004540:	4b8a      	ldr	r3, [pc, #552]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ea      	bne.n	8004522 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 8097 	beq.w	8004688 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800455a:	2300      	movs	r3, #0
 800455c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455e:	4b83      	ldr	r3, [pc, #524]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10f      	bne.n	800458a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456a:	2300      	movs	r3, #0
 800456c:	60bb      	str	r3, [r7, #8]
 800456e:	4b7f      	ldr	r3, [pc, #508]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	4a7e      	ldr	r2, [pc, #504]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004578:	6413      	str	r3, [r2, #64]	@ 0x40
 800457a:	4b7c      	ldr	r3, [pc, #496]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004586:	2301      	movs	r3, #1
 8004588:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458a:	4b79      	ldr	r3, [pc, #484]	@ (8004770 <HAL_RCC_OscConfig+0x47c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d118      	bne.n	80045c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004596:	4b76      	ldr	r3, [pc, #472]	@ (8004770 <HAL_RCC_OscConfig+0x47c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a75      	ldr	r2, [pc, #468]	@ (8004770 <HAL_RCC_OscConfig+0x47c>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a2:	f7fd fc57 	bl	8001e54 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045aa:	f7fd fc53 	bl	8001e54 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e118      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <HAL_RCC_OscConfig+0x47c>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d106      	bne.n	80045de <HAL_RCC_OscConfig+0x2ea>
 80045d0:	4b66      	ldr	r3, [pc, #408]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d4:	4a65      	ldr	r2, [pc, #404]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045d6:	f043 0301 	orr.w	r3, r3, #1
 80045da:	6713      	str	r3, [r2, #112]	@ 0x70
 80045dc:	e01c      	b.n	8004618 <HAL_RCC_OscConfig+0x324>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d10c      	bne.n	8004600 <HAL_RCC_OscConfig+0x30c>
 80045e6:	4b61      	ldr	r3, [pc, #388]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ea:	4a60      	ldr	r2, [pc, #384]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045ec:	f043 0304 	orr.w	r3, r3, #4
 80045f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f2:	4b5e      	ldr	r3, [pc, #376]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	4a5d      	ldr	r2, [pc, #372]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80045f8:	f043 0301 	orr.w	r3, r3, #1
 80045fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80045fe:	e00b      	b.n	8004618 <HAL_RCC_OscConfig+0x324>
 8004600:	4b5a      	ldr	r3, [pc, #360]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004604:	4a59      	ldr	r2, [pc, #356]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004606:	f023 0301 	bic.w	r3, r3, #1
 800460a:	6713      	str	r3, [r2, #112]	@ 0x70
 800460c:	4b57      	ldr	r3, [pc, #348]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	4a56      	ldr	r2, [pc, #344]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004612:	f023 0304 	bic.w	r3, r3, #4
 8004616:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d015      	beq.n	800464c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004620:	f7fd fc18 	bl	8001e54 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004626:	e00a      	b.n	800463e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004628:	f7fd fc14 	bl	8001e54 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004636:	4293      	cmp	r3, r2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e0d7      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800463e:	4b4b      	ldr	r3, [pc, #300]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0ee      	beq.n	8004628 <HAL_RCC_OscConfig+0x334>
 800464a:	e014      	b.n	8004676 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464c:	f7fd fc02 	bl	8001e54 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004652:	e00a      	b.n	800466a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004654:	f7fd fbfe 	bl	8001e54 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004662:	4293      	cmp	r3, r2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e0c1      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466a:	4b40      	ldr	r3, [pc, #256]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 800466c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1ee      	bne.n	8004654 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004676:	7dfb      	ldrb	r3, [r7, #23]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d105      	bne.n	8004688 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800467c:	4b3b      	ldr	r3, [pc, #236]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 800467e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004680:	4a3a      	ldr	r2, [pc, #232]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004682:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004686:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 80ad 	beq.w	80047ec <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004692:	4b36      	ldr	r3, [pc, #216]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 030c 	and.w	r3, r3, #12
 800469a:	2b08      	cmp	r3, #8
 800469c:	d060      	beq.n	8004760 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d145      	bne.n	8004732 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a6:	4b33      	ldr	r3, [pc, #204]	@ (8004774 <HAL_RCC_OscConfig+0x480>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7fd fbd2 	bl	8001e54 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b4:	f7fd fbce 	bl	8001e54 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e093      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c6:	4b29      	ldr	r3, [pc, #164]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f0      	bne.n	80046b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	69da      	ldr	r2, [r3, #28]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e0:	019b      	lsls	r3, r3, #6
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e8:	085b      	lsrs	r3, r3, #1
 80046ea:	3b01      	subs	r3, #1
 80046ec:	041b      	lsls	r3, r3, #16
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f4:	061b      	lsls	r3, r3, #24
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fc:	071b      	lsls	r3, r3, #28
 80046fe:	491b      	ldr	r1, [pc, #108]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004700:	4313      	orrs	r3, r2
 8004702:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004704:	4b1b      	ldr	r3, [pc, #108]	@ (8004774 <HAL_RCC_OscConfig+0x480>)
 8004706:	2201      	movs	r2, #1
 8004708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470a:	f7fd fba3 	bl	8001e54 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004712:	f7fd fb9f 	bl	8001e54 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e064      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004724:	4b11      	ldr	r3, [pc, #68]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x41e>
 8004730:	e05c      	b.n	80047ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004732:	4b10      	ldr	r3, [pc, #64]	@ (8004774 <HAL_RCC_OscConfig+0x480>)
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004738:	f7fd fb8c 	bl	8001e54 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473e:	e008      	b.n	8004752 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004740:	f7fd fb88 	bl	8001e54 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b02      	cmp	r3, #2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e04d      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004752:	4b06      	ldr	r3, [pc, #24]	@ (800476c <HAL_RCC_OscConfig+0x478>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1f0      	bne.n	8004740 <HAL_RCC_OscConfig+0x44c>
 800475e:	e045      	b.n	80047ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d107      	bne.n	8004778 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e040      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
 800476c:	40023800 	.word	0x40023800
 8004770:	40007000 	.word	0x40007000
 8004774:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004778:	4b1f      	ldr	r3, [pc, #124]	@ (80047f8 <HAL_RCC_OscConfig+0x504>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d030      	beq.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004790:	429a      	cmp	r2, r3
 8004792:	d129      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800479e:	429a      	cmp	r2, r3
 80047a0:	d122      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047a8:	4013      	ands	r3, r2
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d119      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047be:	085b      	lsrs	r3, r3, #1
 80047c0:	3b01      	subs	r3, #1
 80047c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d10f      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d107      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e000      	b.n	80047ee <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	40023800 	.word	0x40023800

080047fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e042      	b.n	8004894 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fd f9a0 	bl	8001b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2224      	movs	r2, #36	@ 0x24
 800482c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68da      	ldr	r2, [r3, #12]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800483e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f973 	bl	8004b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004854:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695a      	ldr	r2, [r3, #20]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004864:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68da      	ldr	r2, [r3, #12]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004874:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3708      	adds	r7, #8
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08a      	sub	sp, #40	@ 0x28
 80048a0:	af02      	add	r7, sp, #8
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	4613      	mov	r3, r2
 80048aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b20      	cmp	r3, #32
 80048ba:	d175      	bne.n	80049a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <HAL_UART_Transmit+0x2c>
 80048c2:	88fb      	ldrh	r3, [r7, #6]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e06e      	b.n	80049aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2221      	movs	r2, #33	@ 0x21
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048da:	f7fd fabb 	bl	8001e54 <HAL_GetTick>
 80048de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	88fa      	ldrh	r2, [r7, #6]
 80048e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	88fa      	ldrh	r2, [r7, #6]
 80048ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f4:	d108      	bne.n	8004908 <HAL_UART_Transmit+0x6c>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d104      	bne.n	8004908 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048fe:	2300      	movs	r3, #0
 8004900:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	e003      	b.n	8004910 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800490c:	2300      	movs	r3, #0
 800490e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004910:	e02e      	b.n	8004970 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	2200      	movs	r2, #0
 800491a:	2180      	movs	r1, #128	@ 0x80
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 f848 	bl	80049b2 <UART_WaitOnFlagUntilTimeout>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e03a      	b.n	80049aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10b      	bne.n	8004952 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	881b      	ldrh	r3, [r3, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004948:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	3302      	adds	r3, #2
 800494e:	61bb      	str	r3, [r7, #24]
 8004950:	e007      	b.n	8004962 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	781a      	ldrb	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	3301      	adds	r3, #1
 8004960:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004974:	b29b      	uxth	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1cb      	bne.n	8004912 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	9300      	str	r3, [sp, #0]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2200      	movs	r2, #0
 8004982:	2140      	movs	r1, #64	@ 0x40
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 f814 	bl	80049b2 <UART_WaitOnFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e006      	b.n	80049aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2220      	movs	r2, #32
 80049a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80049a4:	2300      	movs	r3, #0
 80049a6:	e000      	b.n	80049aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80049a8:	2302      	movs	r3, #2
  }
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3720      	adds	r7, #32
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b086      	sub	sp, #24
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	60f8      	str	r0, [r7, #12]
 80049ba:	60b9      	str	r1, [r7, #8]
 80049bc:	603b      	str	r3, [r7, #0]
 80049be:	4613      	mov	r3, r2
 80049c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049c2:	e03b      	b.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049ca:	d037      	beq.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049cc:	f7fd fa42 	bl	8001e54 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	6a3a      	ldr	r2, [r7, #32]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d302      	bcc.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e03a      	b.n	8004a5c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d023      	beq.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2b80      	cmp	r3, #128	@ 0x80
 80049f8:	d020      	beq.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2b40      	cmp	r3, #64	@ 0x40
 80049fe:	d01d      	beq.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0308 	and.w	r3, r3, #8
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	d116      	bne.n	8004a3c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a0e:	2300      	movs	r3, #0
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	617b      	str	r3, [r7, #20]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	617b      	str	r3, [r7, #20]
 8004a22:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f81d 	bl	8004a64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2208      	movs	r2, #8
 8004a2e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e00f      	b.n	8004a5c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d0b4      	beq.n	80049c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b095      	sub	sp, #84	@ 0x54
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	330c      	adds	r3, #12
 8004a72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	330c      	adds	r3, #12
 8004a8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a94:	e841 2300 	strex	r3, r2, [r1]
 8004a98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1e5      	bne.n	8004a6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3314      	adds	r3, #20
 8004aa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	e853 3f00 	ldrex	r3, [r3]
 8004aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	f023 0301 	bic.w	r3, r3, #1
 8004ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3314      	adds	r3, #20
 8004abe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ac0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ac8:	e841 2300 	strex	r3, r2, [r1]
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e5      	bne.n	8004aa0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d119      	bne.n	8004b10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f023 0310 	bic.w	r3, r3, #16
 8004af2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	330c      	adds	r3, #12
 8004afa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004afc:	61ba      	str	r2, [r7, #24]
 8004afe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6979      	ldr	r1, [r7, #20]
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	613b      	str	r3, [r7, #16]
   return(result);
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e5      	bne.n	8004adc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b1e:	bf00      	nop
 8004b20:	3754      	adds	r7, #84	@ 0x54
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
	...

08004b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b30:	b0c0      	sub	sp, #256	@ 0x100
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b48:	68d9      	ldr	r1, [r3, #12]
 8004b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	ea40 0301 	orr.w	r3, r0, r1
 8004b54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004b84:	f021 010c 	bic.w	r1, r1, #12
 8004b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b92:	430b      	orrs	r3, r1
 8004b94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba6:	6999      	ldr	r1, [r3, #24]
 8004ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	ea40 0301 	orr.w	r3, r0, r1
 8004bb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	4b8f      	ldr	r3, [pc, #572]	@ (8004df8 <UART_SetConfig+0x2cc>)
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d005      	beq.n	8004bcc <UART_SetConfig+0xa0>
 8004bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	4b8d      	ldr	r3, [pc, #564]	@ (8004dfc <UART_SetConfig+0x2d0>)
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d104      	bne.n	8004bd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004bcc:	f7ff f9b0 	bl	8003f30 <HAL_RCC_GetPCLK2Freq>
 8004bd0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004bd4:	e003      	b.n	8004bde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bd6:	f7ff f997 	bl	8003f08 <HAL_RCC_GetPCLK1Freq>
 8004bda:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004be8:	f040 810c 	bne.w	8004e04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004bf6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004bfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004bfe:	4622      	mov	r2, r4
 8004c00:	462b      	mov	r3, r5
 8004c02:	1891      	adds	r1, r2, r2
 8004c04:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c06:	415b      	adcs	r3, r3
 8004c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c0e:	4621      	mov	r1, r4
 8004c10:	eb12 0801 	adds.w	r8, r2, r1
 8004c14:	4629      	mov	r1, r5
 8004c16:	eb43 0901 	adc.w	r9, r3, r1
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c2e:	4690      	mov	r8, r2
 8004c30:	4699      	mov	r9, r3
 8004c32:	4623      	mov	r3, r4
 8004c34:	eb18 0303 	adds.w	r3, r8, r3
 8004c38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c3c:	462b      	mov	r3, r5
 8004c3e:	eb49 0303 	adc.w	r3, r9, r3
 8004c42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004c52:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004c56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	18db      	adds	r3, r3, r3
 8004c5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c60:	4613      	mov	r3, r2
 8004c62:	eb42 0303 	adc.w	r3, r2, r3
 8004c66:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004c6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004c70:	f7fb ffba 	bl	8000be8 <__aeabi_uldivmod>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	4b61      	ldr	r3, [pc, #388]	@ (8004e00 <UART_SetConfig+0x2d4>)
 8004c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c7e:	095b      	lsrs	r3, r3, #5
 8004c80:	011c      	lsls	r4, r3, #4
 8004c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c86:	2200      	movs	r2, #0
 8004c88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c8c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004c90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004c94:	4642      	mov	r2, r8
 8004c96:	464b      	mov	r3, r9
 8004c98:	1891      	adds	r1, r2, r2
 8004c9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c9c:	415b      	adcs	r3, r3
 8004c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ca4:	4641      	mov	r1, r8
 8004ca6:	eb12 0a01 	adds.w	sl, r2, r1
 8004caa:	4649      	mov	r1, r9
 8004cac:	eb43 0b01 	adc.w	fp, r3, r1
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004cbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004cc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cc4:	4692      	mov	sl, r2
 8004cc6:	469b      	mov	fp, r3
 8004cc8:	4643      	mov	r3, r8
 8004cca:	eb1a 0303 	adds.w	r3, sl, r3
 8004cce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	eb4b 0303 	adc.w	r3, fp, r3
 8004cd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ce8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004cec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	18db      	adds	r3, r3, r3
 8004cf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	eb42 0303 	adc.w	r3, r2, r3
 8004cfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d06:	f7fb ff6f 	bl	8000be8 <__aeabi_uldivmod>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	4611      	mov	r1, r2
 8004d10:	4b3b      	ldr	r3, [pc, #236]	@ (8004e00 <UART_SetConfig+0x2d4>)
 8004d12:	fba3 2301 	umull	r2, r3, r3, r1
 8004d16:	095b      	lsrs	r3, r3, #5
 8004d18:	2264      	movs	r2, #100	@ 0x64
 8004d1a:	fb02 f303 	mul.w	r3, r2, r3
 8004d1e:	1acb      	subs	r3, r1, r3
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004d26:	4b36      	ldr	r3, [pc, #216]	@ (8004e00 <UART_SetConfig+0x2d4>)
 8004d28:	fba3 2302 	umull	r2, r3, r3, r2
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004d34:	441c      	add	r4, r3
 8004d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d40:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004d44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004d48:	4642      	mov	r2, r8
 8004d4a:	464b      	mov	r3, r9
 8004d4c:	1891      	adds	r1, r2, r2
 8004d4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d50:	415b      	adcs	r3, r3
 8004d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004d58:	4641      	mov	r1, r8
 8004d5a:	1851      	adds	r1, r2, r1
 8004d5c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004d5e:	4649      	mov	r1, r9
 8004d60:	414b      	adcs	r3, r1
 8004d62:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	f04f 0300 	mov.w	r3, #0
 8004d6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004d70:	4659      	mov	r1, fp
 8004d72:	00cb      	lsls	r3, r1, #3
 8004d74:	4651      	mov	r1, sl
 8004d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d7a:	4651      	mov	r1, sl
 8004d7c:	00ca      	lsls	r2, r1, #3
 8004d7e:	4610      	mov	r0, r2
 8004d80:	4619      	mov	r1, r3
 8004d82:	4603      	mov	r3, r0
 8004d84:	4642      	mov	r2, r8
 8004d86:	189b      	adds	r3, r3, r2
 8004d88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d8c:	464b      	mov	r3, r9
 8004d8e:	460a      	mov	r2, r1
 8004d90:	eb42 0303 	adc.w	r3, r2, r3
 8004d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004da4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004da8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004dac:	460b      	mov	r3, r1
 8004dae:	18db      	adds	r3, r3, r3
 8004db0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db2:	4613      	mov	r3, r2
 8004db4:	eb42 0303 	adc.w	r3, r2, r3
 8004db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004dbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004dc2:	f7fb ff11 	bl	8000be8 <__aeabi_uldivmod>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4b0d      	ldr	r3, [pc, #52]	@ (8004e00 <UART_SetConfig+0x2d4>)
 8004dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8004dd0:	095b      	lsrs	r3, r3, #5
 8004dd2:	2164      	movs	r1, #100	@ 0x64
 8004dd4:	fb01 f303 	mul.w	r3, r1, r3
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	3332      	adds	r3, #50	@ 0x32
 8004dde:	4a08      	ldr	r2, [pc, #32]	@ (8004e00 <UART_SetConfig+0x2d4>)
 8004de0:	fba2 2303 	umull	r2, r3, r2, r3
 8004de4:	095b      	lsrs	r3, r3, #5
 8004de6:	f003 0207 	and.w	r2, r3, #7
 8004dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4422      	add	r2, r4
 8004df2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004df4:	e106      	b.n	8005004 <UART_SetConfig+0x4d8>
 8004df6:	bf00      	nop
 8004df8:	40011000 	.word	0x40011000
 8004dfc:	40011400 	.word	0x40011400
 8004e00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e16:	4642      	mov	r2, r8
 8004e18:	464b      	mov	r3, r9
 8004e1a:	1891      	adds	r1, r2, r2
 8004e1c:	6239      	str	r1, [r7, #32]
 8004e1e:	415b      	adcs	r3, r3
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e26:	4641      	mov	r1, r8
 8004e28:	1854      	adds	r4, r2, r1
 8004e2a:	4649      	mov	r1, r9
 8004e2c:	eb43 0501 	adc.w	r5, r3, r1
 8004e30:	f04f 0200 	mov.w	r2, #0
 8004e34:	f04f 0300 	mov.w	r3, #0
 8004e38:	00eb      	lsls	r3, r5, #3
 8004e3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e3e:	00e2      	lsls	r2, r4, #3
 8004e40:	4614      	mov	r4, r2
 8004e42:	461d      	mov	r5, r3
 8004e44:	4643      	mov	r3, r8
 8004e46:	18e3      	adds	r3, r4, r3
 8004e48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e4c:	464b      	mov	r3, r9
 8004e4e:	eb45 0303 	adc.w	r3, r5, r3
 8004e52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e66:	f04f 0200 	mov.w	r2, #0
 8004e6a:	f04f 0300 	mov.w	r3, #0
 8004e6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004e72:	4629      	mov	r1, r5
 8004e74:	008b      	lsls	r3, r1, #2
 8004e76:	4621      	mov	r1, r4
 8004e78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e7c:	4621      	mov	r1, r4
 8004e7e:	008a      	lsls	r2, r1, #2
 8004e80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e84:	f7fb feb0 	bl	8000be8 <__aeabi_uldivmod>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4b60      	ldr	r3, [pc, #384]	@ (8005010 <UART_SetConfig+0x4e4>)
 8004e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8004e92:	095b      	lsrs	r3, r3, #5
 8004e94:	011c      	lsls	r4, r3, #4
 8004e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ea0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ea4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ea8:	4642      	mov	r2, r8
 8004eaa:	464b      	mov	r3, r9
 8004eac:	1891      	adds	r1, r2, r2
 8004eae:	61b9      	str	r1, [r7, #24]
 8004eb0:	415b      	adcs	r3, r3
 8004eb2:	61fb      	str	r3, [r7, #28]
 8004eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004eb8:	4641      	mov	r1, r8
 8004eba:	1851      	adds	r1, r2, r1
 8004ebc:	6139      	str	r1, [r7, #16]
 8004ebe:	4649      	mov	r1, r9
 8004ec0:	414b      	adcs	r3, r1
 8004ec2:	617b      	str	r3, [r7, #20]
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	f04f 0300 	mov.w	r3, #0
 8004ecc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ed0:	4659      	mov	r1, fp
 8004ed2:	00cb      	lsls	r3, r1, #3
 8004ed4:	4651      	mov	r1, sl
 8004ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004eda:	4651      	mov	r1, sl
 8004edc:	00ca      	lsls	r2, r1, #3
 8004ede:	4610      	mov	r0, r2
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	4642      	mov	r2, r8
 8004ee6:	189b      	adds	r3, r3, r2
 8004ee8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004eec:	464b      	mov	r3, r9
 8004eee:	460a      	mov	r2, r1
 8004ef0:	eb42 0303 	adc.w	r3, r2, r3
 8004ef4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004f10:	4649      	mov	r1, r9
 8004f12:	008b      	lsls	r3, r1, #2
 8004f14:	4641      	mov	r1, r8
 8004f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	008a      	lsls	r2, r1, #2
 8004f1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004f22:	f7fb fe61 	bl	8000be8 <__aeabi_uldivmod>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4611      	mov	r1, r2
 8004f2c:	4b38      	ldr	r3, [pc, #224]	@ (8005010 <UART_SetConfig+0x4e4>)
 8004f2e:	fba3 2301 	umull	r2, r3, r3, r1
 8004f32:	095b      	lsrs	r3, r3, #5
 8004f34:	2264      	movs	r2, #100	@ 0x64
 8004f36:	fb02 f303 	mul.w	r3, r2, r3
 8004f3a:	1acb      	subs	r3, r1, r3
 8004f3c:	011b      	lsls	r3, r3, #4
 8004f3e:	3332      	adds	r3, #50	@ 0x32
 8004f40:	4a33      	ldr	r2, [pc, #204]	@ (8005010 <UART_SetConfig+0x4e4>)
 8004f42:	fba2 2303 	umull	r2, r3, r2, r3
 8004f46:	095b      	lsrs	r3, r3, #5
 8004f48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f4c:	441c      	add	r4, r3
 8004f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f52:	2200      	movs	r2, #0
 8004f54:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f56:	677a      	str	r2, [r7, #116]	@ 0x74
 8004f58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004f5c:	4642      	mov	r2, r8
 8004f5e:	464b      	mov	r3, r9
 8004f60:	1891      	adds	r1, r2, r2
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	415b      	adcs	r3, r3
 8004f66:	60fb      	str	r3, [r7, #12]
 8004f68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f6c:	4641      	mov	r1, r8
 8004f6e:	1851      	adds	r1, r2, r1
 8004f70:	6039      	str	r1, [r7, #0]
 8004f72:	4649      	mov	r1, r9
 8004f74:	414b      	adcs	r3, r1
 8004f76:	607b      	str	r3, [r7, #4]
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	f04f 0300 	mov.w	r3, #0
 8004f80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f84:	4659      	mov	r1, fp
 8004f86:	00cb      	lsls	r3, r1, #3
 8004f88:	4651      	mov	r1, sl
 8004f8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f8e:	4651      	mov	r1, sl
 8004f90:	00ca      	lsls	r2, r1, #3
 8004f92:	4610      	mov	r0, r2
 8004f94:	4619      	mov	r1, r3
 8004f96:	4603      	mov	r3, r0
 8004f98:	4642      	mov	r2, r8
 8004f9a:	189b      	adds	r3, r3, r2
 8004f9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f9e:	464b      	mov	r3, r9
 8004fa0:	460a      	mov	r2, r1
 8004fa2:	eb42 0303 	adc.w	r3, r2, r3
 8004fa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004fb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004fc0:	4649      	mov	r1, r9
 8004fc2:	008b      	lsls	r3, r1, #2
 8004fc4:	4641      	mov	r1, r8
 8004fc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fca:	4641      	mov	r1, r8
 8004fcc:	008a      	lsls	r2, r1, #2
 8004fce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004fd2:	f7fb fe09 	bl	8000be8 <__aeabi_uldivmod>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	4b0d      	ldr	r3, [pc, #52]	@ (8005010 <UART_SetConfig+0x4e4>)
 8004fdc:	fba3 1302 	umull	r1, r3, r3, r2
 8004fe0:	095b      	lsrs	r3, r3, #5
 8004fe2:	2164      	movs	r1, #100	@ 0x64
 8004fe4:	fb01 f303 	mul.w	r3, r1, r3
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	3332      	adds	r3, #50	@ 0x32
 8004fee:	4a08      	ldr	r2, [pc, #32]	@ (8005010 <UART_SetConfig+0x4e4>)
 8004ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff4:	095b      	lsrs	r3, r3, #5
 8004ff6:	f003 020f 	and.w	r2, r3, #15
 8004ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4422      	add	r2, r4
 8005002:	609a      	str	r2, [r3, #8]
}
 8005004:	bf00      	nop
 8005006:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800500a:	46bd      	mov	sp, r7
 800500c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005010:	51eb851f 	.word	0x51eb851f

08005014 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005014:	b084      	sub	sp, #16
 8005016:	b580      	push	{r7, lr}
 8005018:	b084      	sub	sp, #16
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
 800501e:	f107 001c 	add.w	r0, r7, #28
 8005022:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005026:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800502a:	2b01      	cmp	r3, #1
 800502c:	d123      	bne.n	8005076 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005032:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005042:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005056:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800505a:	2b01      	cmp	r3, #1
 800505c:	d105      	bne.n	800506a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fa9a 	bl	80055a4 <USB_CoreReset>
 8005070:	4603      	mov	r3, r0
 8005072:	73fb      	strb	r3, [r7, #15]
 8005074:	e01b      	b.n	80050ae <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fa8e 	bl	80055a4 <USB_CoreReset>
 8005088:	4603      	mov	r3, r0
 800508a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800508c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005090:	2b00      	cmp	r3, #0
 8005092:	d106      	bne.n	80050a2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005098:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	639a      	str	r2, [r3, #56]	@ 0x38
 80050a0:	e005      	b.n	80050ae <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80050ae:	7fbb      	ldrb	r3, [r7, #30]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d10b      	bne.n	80050cc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f043 0206 	orr.w	r2, r3, #6
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f043 0220 	orr.w	r2, r3, #32
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3710      	adds	r7, #16
 80050d2:	46bd      	mov	sp, r7
 80050d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80050d8:	b004      	add	sp, #16
 80050da:	4770      	bx	lr

080050dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f023 0201 	bic.w	r2, r3, #1
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr

080050fe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
 8005106:	460b      	mov	r3, r1
 8005108:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800511a:	78fb      	ldrb	r3, [r7, #3]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d115      	bne.n	800514c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800512c:	200a      	movs	r0, #10
 800512e:	f7fc fe9d 	bl	8001e6c <HAL_Delay>
      ms += 10U;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	330a      	adds	r3, #10
 8005136:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fa25 	bl	8005588 <USB_GetMode>
 800513e:	4603      	mov	r3, r0
 8005140:	2b01      	cmp	r3, #1
 8005142:	d01e      	beq.n	8005182 <USB_SetCurrentMode+0x84>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2bc7      	cmp	r3, #199	@ 0xc7
 8005148:	d9f0      	bls.n	800512c <USB_SetCurrentMode+0x2e>
 800514a:	e01a      	b.n	8005182 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800514c:	78fb      	ldrb	r3, [r7, #3]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d115      	bne.n	800517e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800515e:	200a      	movs	r0, #10
 8005160:	f7fc fe84 	bl	8001e6c <HAL_Delay>
      ms += 10U;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	330a      	adds	r3, #10
 8005168:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fa0c 	bl	8005588 <USB_GetMode>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <USB_SetCurrentMode+0x84>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2bc7      	cmp	r3, #199	@ 0xc7
 800517a:	d9f0      	bls.n	800515e <USB_SetCurrentMode+0x60>
 800517c:	e001      	b.n	8005182 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e005      	b.n	800518e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2bc8      	cmp	r3, #200	@ 0xc8
 8005186:	d101      	bne.n	800518c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e000      	b.n	800518e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
	...

08005198 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005198:	b084      	sub	sp, #16
 800519a:	b580      	push	{r7, lr}
 800519c:	b086      	sub	sp, #24
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
 80051a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80051a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80051b2:	2300      	movs	r3, #0
 80051b4:	613b      	str	r3, [r7, #16]
 80051b6:	e009      	b.n	80051cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	3340      	adds	r3, #64	@ 0x40
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	2200      	movs	r2, #0
 80051c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	3301      	adds	r3, #1
 80051ca:	613b      	str	r3, [r7, #16]
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	2b0e      	cmp	r3, #14
 80051d0:	d9f2      	bls.n	80051b8 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80051d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d11c      	bne.n	8005214 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051e8:	f043 0302 	orr.w	r3, r3, #2
 80051ec:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	e005      	b.n	8005220 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005218:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005226:	461a      	mov	r2, r3
 8005228:	2300      	movs	r3, #0
 800522a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800522c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10d      	bne.n	8005250 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005238:	2b00      	cmp	r3, #0
 800523a:	d104      	bne.n	8005246 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800523c:	2100      	movs	r1, #0
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f968 	bl	8005514 <USB_SetDevSpeed>
 8005244:	e008      	b.n	8005258 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005246:	2101      	movs	r1, #1
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f963 	bl	8005514 <USB_SetDevSpeed>
 800524e:	e003      	b.n	8005258 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005250:	2103      	movs	r1, #3
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f95e 	bl	8005514 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005258:	2110      	movs	r1, #16
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f8fa 	bl	8005454 <USB_FlushTxFifo>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f924 	bl	80054b8 <USB_FlushRxFifo>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005280:	461a      	mov	r2, r3
 8005282:	2300      	movs	r3, #0
 8005284:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800528c:	461a      	mov	r2, r3
 800528e:	2300      	movs	r3, #0
 8005290:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005298:	461a      	mov	r2, r3
 800529a:	2300      	movs	r3, #0
 800529c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800529e:	2300      	movs	r3, #0
 80052a0:	613b      	str	r3, [r7, #16]
 80052a2:	e043      	b.n	800532c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	015a      	lsls	r2, r3, #5
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4413      	add	r3, r2
 80052ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052ba:	d118      	bne.n	80052ee <USB_DevInit+0x156>
    {
      if (i == 0U)
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10a      	bne.n	80052d8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	015a      	lsls	r2, r3, #5
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	4413      	add	r3, r2
 80052ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ce:	461a      	mov	r2, r3
 80052d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	e013      	b.n	8005300 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	015a      	lsls	r2, r3, #5
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	4413      	add	r3, r2
 80052e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052e4:	461a      	mov	r2, r3
 80052e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052ea:	6013      	str	r3, [r2, #0]
 80052ec:	e008      	b.n	8005300 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	015a      	lsls	r2, r3, #5
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	4413      	add	r3, r2
 80052f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052fa:	461a      	mov	r2, r3
 80052fc:	2300      	movs	r3, #0
 80052fe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530c:	461a      	mov	r2, r3
 800530e:	2300      	movs	r3, #0
 8005310:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	015a      	lsls	r2, r3, #5
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	4413      	add	r3, r2
 800531a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800531e:	461a      	mov	r2, r3
 8005320:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005324:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	3301      	adds	r3, #1
 800532a:	613b      	str	r3, [r7, #16]
 800532c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005330:	461a      	mov	r2, r3
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	4293      	cmp	r3, r2
 8005336:	d3b5      	bcc.n	80052a4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]
 800533c:	e043      	b.n	80053c6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005350:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005354:	d118      	bne.n	8005388 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10a      	bne.n	8005372 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4413      	add	r3, r2
 8005364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005368:	461a      	mov	r2, r3
 800536a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	e013      	b.n	800539a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	4413      	add	r3, r2
 800537a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800537e:	461a      	mov	r2, r3
 8005380:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	e008      	b.n	800539a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4413      	add	r3, r2
 8005390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005394:	461a      	mov	r2, r3
 8005396:	2300      	movs	r3, #0
 8005398:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053a6:	461a      	mov	r2, r3
 80053a8:	2300      	movs	r3, #0
 80053aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	015a      	lsls	r2, r3, #5
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b8:	461a      	mov	r2, r3
 80053ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	3301      	adds	r3, #1
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80053ca:	461a      	mov	r2, r3
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d3b5      	bcc.n	800533e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80053f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80053f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d105      	bne.n	8005408 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	f043 0210 	orr.w	r2, r3, #16
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	699a      	ldr	r2, [r3, #24]
 800540c:	4b10      	ldr	r3, [pc, #64]	@ (8005450 <USB_DevInit+0x2b8>)
 800540e:	4313      	orrs	r3, r2
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005414:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005418:	2b00      	cmp	r3, #0
 800541a:	d005      	beq.n	8005428 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f043 0208 	orr.w	r2, r3, #8
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005428:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800542c:	2b01      	cmp	r3, #1
 800542e:	d107      	bne.n	8005440 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005438:	f043 0304 	orr.w	r3, r3, #4
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005440:	7dfb      	ldrb	r3, [r7, #23]
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800544c:	b004      	add	sp, #16
 800544e:	4770      	bx	lr
 8005450:	803c3800 	.word	0x803c3800

08005454 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3301      	adds	r3, #1
 8005466:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800546e:	d901      	bls.n	8005474 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e01b      	b.n	80054ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	daf2      	bge.n	8005462 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	019b      	lsls	r3, r3, #6
 8005484:	f043 0220 	orr.w	r2, r3, #32
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3301      	adds	r3, #1
 8005490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005498:	d901      	bls.n	800549e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e006      	b.n	80054ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d0f0      	beq.n	800548c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3714      	adds	r7, #20
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3301      	adds	r3, #1
 80054c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054d0:	d901      	bls.n	80054d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e018      	b.n	8005508 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	daf2      	bge.n	80054c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80054de:	2300      	movs	r3, #0
 80054e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2210      	movs	r2, #16
 80054e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	3301      	adds	r3, #1
 80054ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054f4:	d901      	bls.n	80054fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e006      	b.n	8005508 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f003 0310 	and.w	r3, r3, #16
 8005502:	2b10      	cmp	r3, #16
 8005504:	d0f0      	beq.n	80054e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	460b      	mov	r3, r1
 800551e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	68f9      	ldr	r1, [r7, #12]
 8005530:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005534:	4313      	orrs	r3, r2
 8005536:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005546:	b480      	push	{r7}
 8005548:	b085      	sub	sp, #20
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005560:	f023 0303 	bic.w	r3, r3, #3
 8005564:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005574:	f043 0302 	orr.w	r3, r3, #2
 8005578:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3714      	adds	r7, #20
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	f003 0301 	and.w	r3, r3, #1
}
 8005598:	4618      	mov	r0, r3
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	3301      	adds	r3, #1
 80055b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055bc:	d901      	bls.n	80055c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e01b      	b.n	80055fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	daf2      	bge.n	80055b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80055ca:	2300      	movs	r3, #0
 80055cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f043 0201 	orr.w	r2, r3, #1
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	3301      	adds	r3, #1
 80055de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055e6:	d901      	bls.n	80055ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e006      	b.n	80055fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d0f0      	beq.n	80055da <USB_CoreReset+0x36>

  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <__cvt>:
 8005606:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800560a:	ec57 6b10 	vmov	r6, r7, d0
 800560e:	2f00      	cmp	r7, #0
 8005610:	460c      	mov	r4, r1
 8005612:	4619      	mov	r1, r3
 8005614:	463b      	mov	r3, r7
 8005616:	bfbb      	ittet	lt
 8005618:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800561c:	461f      	movlt	r7, r3
 800561e:	2300      	movge	r3, #0
 8005620:	232d      	movlt	r3, #45	@ 0x2d
 8005622:	700b      	strb	r3, [r1, #0]
 8005624:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005626:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800562a:	4691      	mov	r9, r2
 800562c:	f023 0820 	bic.w	r8, r3, #32
 8005630:	bfbc      	itt	lt
 8005632:	4632      	movlt	r2, r6
 8005634:	4616      	movlt	r6, r2
 8005636:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800563a:	d005      	beq.n	8005648 <__cvt+0x42>
 800563c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005640:	d100      	bne.n	8005644 <__cvt+0x3e>
 8005642:	3401      	adds	r4, #1
 8005644:	2102      	movs	r1, #2
 8005646:	e000      	b.n	800564a <__cvt+0x44>
 8005648:	2103      	movs	r1, #3
 800564a:	ab03      	add	r3, sp, #12
 800564c:	9301      	str	r3, [sp, #4]
 800564e:	ab02      	add	r3, sp, #8
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	ec47 6b10 	vmov	d0, r6, r7
 8005656:	4653      	mov	r3, sl
 8005658:	4622      	mov	r2, r4
 800565a:	f000 fdd1 	bl	8006200 <_dtoa_r>
 800565e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005662:	4605      	mov	r5, r0
 8005664:	d119      	bne.n	800569a <__cvt+0x94>
 8005666:	f019 0f01 	tst.w	r9, #1
 800566a:	d00e      	beq.n	800568a <__cvt+0x84>
 800566c:	eb00 0904 	add.w	r9, r0, r4
 8005670:	2200      	movs	r2, #0
 8005672:	2300      	movs	r3, #0
 8005674:	4630      	mov	r0, r6
 8005676:	4639      	mov	r1, r7
 8005678:	f7fb fa46 	bl	8000b08 <__aeabi_dcmpeq>
 800567c:	b108      	cbz	r0, 8005682 <__cvt+0x7c>
 800567e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005682:	2230      	movs	r2, #48	@ 0x30
 8005684:	9b03      	ldr	r3, [sp, #12]
 8005686:	454b      	cmp	r3, r9
 8005688:	d31e      	bcc.n	80056c8 <__cvt+0xc2>
 800568a:	9b03      	ldr	r3, [sp, #12]
 800568c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800568e:	1b5b      	subs	r3, r3, r5
 8005690:	4628      	mov	r0, r5
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	b004      	add	sp, #16
 8005696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800569a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800569e:	eb00 0904 	add.w	r9, r0, r4
 80056a2:	d1e5      	bne.n	8005670 <__cvt+0x6a>
 80056a4:	7803      	ldrb	r3, [r0, #0]
 80056a6:	2b30      	cmp	r3, #48	@ 0x30
 80056a8:	d10a      	bne.n	80056c0 <__cvt+0xba>
 80056aa:	2200      	movs	r2, #0
 80056ac:	2300      	movs	r3, #0
 80056ae:	4630      	mov	r0, r6
 80056b0:	4639      	mov	r1, r7
 80056b2:	f7fb fa29 	bl	8000b08 <__aeabi_dcmpeq>
 80056b6:	b918      	cbnz	r0, 80056c0 <__cvt+0xba>
 80056b8:	f1c4 0401 	rsb	r4, r4, #1
 80056bc:	f8ca 4000 	str.w	r4, [sl]
 80056c0:	f8da 3000 	ldr.w	r3, [sl]
 80056c4:	4499      	add	r9, r3
 80056c6:	e7d3      	b.n	8005670 <__cvt+0x6a>
 80056c8:	1c59      	adds	r1, r3, #1
 80056ca:	9103      	str	r1, [sp, #12]
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	e7d9      	b.n	8005684 <__cvt+0x7e>

080056d0 <__exponent>:
 80056d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056d2:	2900      	cmp	r1, #0
 80056d4:	bfba      	itte	lt
 80056d6:	4249      	neglt	r1, r1
 80056d8:	232d      	movlt	r3, #45	@ 0x2d
 80056da:	232b      	movge	r3, #43	@ 0x2b
 80056dc:	2909      	cmp	r1, #9
 80056de:	7002      	strb	r2, [r0, #0]
 80056e0:	7043      	strb	r3, [r0, #1]
 80056e2:	dd29      	ble.n	8005738 <__exponent+0x68>
 80056e4:	f10d 0307 	add.w	r3, sp, #7
 80056e8:	461d      	mov	r5, r3
 80056ea:	270a      	movs	r7, #10
 80056ec:	461a      	mov	r2, r3
 80056ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80056f2:	fb07 1416 	mls	r4, r7, r6, r1
 80056f6:	3430      	adds	r4, #48	@ 0x30
 80056f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80056fc:	460c      	mov	r4, r1
 80056fe:	2c63      	cmp	r4, #99	@ 0x63
 8005700:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005704:	4631      	mov	r1, r6
 8005706:	dcf1      	bgt.n	80056ec <__exponent+0x1c>
 8005708:	3130      	adds	r1, #48	@ 0x30
 800570a:	1e94      	subs	r4, r2, #2
 800570c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005710:	1c41      	adds	r1, r0, #1
 8005712:	4623      	mov	r3, r4
 8005714:	42ab      	cmp	r3, r5
 8005716:	d30a      	bcc.n	800572e <__exponent+0x5e>
 8005718:	f10d 0309 	add.w	r3, sp, #9
 800571c:	1a9b      	subs	r3, r3, r2
 800571e:	42ac      	cmp	r4, r5
 8005720:	bf88      	it	hi
 8005722:	2300      	movhi	r3, #0
 8005724:	3302      	adds	r3, #2
 8005726:	4403      	add	r3, r0
 8005728:	1a18      	subs	r0, r3, r0
 800572a:	b003      	add	sp, #12
 800572c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800572e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005732:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005736:	e7ed      	b.n	8005714 <__exponent+0x44>
 8005738:	2330      	movs	r3, #48	@ 0x30
 800573a:	3130      	adds	r1, #48	@ 0x30
 800573c:	7083      	strb	r3, [r0, #2]
 800573e:	70c1      	strb	r1, [r0, #3]
 8005740:	1d03      	adds	r3, r0, #4
 8005742:	e7f1      	b.n	8005728 <__exponent+0x58>

08005744 <_printf_float>:
 8005744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005748:	b08d      	sub	sp, #52	@ 0x34
 800574a:	460c      	mov	r4, r1
 800574c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005750:	4616      	mov	r6, r2
 8005752:	461f      	mov	r7, r3
 8005754:	4605      	mov	r5, r0
 8005756:	f000 fc97 	bl	8006088 <_localeconv_r>
 800575a:	6803      	ldr	r3, [r0, #0]
 800575c:	9304      	str	r3, [sp, #16]
 800575e:	4618      	mov	r0, r3
 8005760:	f7fa fda6 	bl	80002b0 <strlen>
 8005764:	2300      	movs	r3, #0
 8005766:	930a      	str	r3, [sp, #40]	@ 0x28
 8005768:	f8d8 3000 	ldr.w	r3, [r8]
 800576c:	9005      	str	r0, [sp, #20]
 800576e:	3307      	adds	r3, #7
 8005770:	f023 0307 	bic.w	r3, r3, #7
 8005774:	f103 0208 	add.w	r2, r3, #8
 8005778:	f894 a018 	ldrb.w	sl, [r4, #24]
 800577c:	f8d4 b000 	ldr.w	fp, [r4]
 8005780:	f8c8 2000 	str.w	r2, [r8]
 8005784:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005788:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800578c:	9307      	str	r3, [sp, #28]
 800578e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005792:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800579a:	4b9c      	ldr	r3, [pc, #624]	@ (8005a0c <_printf_float+0x2c8>)
 800579c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80057a0:	f7fb f9e4 	bl	8000b6c <__aeabi_dcmpun>
 80057a4:	bb70      	cbnz	r0, 8005804 <_printf_float+0xc0>
 80057a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057aa:	4b98      	ldr	r3, [pc, #608]	@ (8005a0c <_printf_float+0x2c8>)
 80057ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80057b0:	f7fb f9be 	bl	8000b30 <__aeabi_dcmple>
 80057b4:	bb30      	cbnz	r0, 8005804 <_printf_float+0xc0>
 80057b6:	2200      	movs	r2, #0
 80057b8:	2300      	movs	r3, #0
 80057ba:	4640      	mov	r0, r8
 80057bc:	4649      	mov	r1, r9
 80057be:	f7fb f9ad 	bl	8000b1c <__aeabi_dcmplt>
 80057c2:	b110      	cbz	r0, 80057ca <_printf_float+0x86>
 80057c4:	232d      	movs	r3, #45	@ 0x2d
 80057c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ca:	4a91      	ldr	r2, [pc, #580]	@ (8005a10 <_printf_float+0x2cc>)
 80057cc:	4b91      	ldr	r3, [pc, #580]	@ (8005a14 <_printf_float+0x2d0>)
 80057ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057d2:	bf94      	ite	ls
 80057d4:	4690      	movls	r8, r2
 80057d6:	4698      	movhi	r8, r3
 80057d8:	2303      	movs	r3, #3
 80057da:	6123      	str	r3, [r4, #16]
 80057dc:	f02b 0304 	bic.w	r3, fp, #4
 80057e0:	6023      	str	r3, [r4, #0]
 80057e2:	f04f 0900 	mov.w	r9, #0
 80057e6:	9700      	str	r7, [sp, #0]
 80057e8:	4633      	mov	r3, r6
 80057ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80057ec:	4621      	mov	r1, r4
 80057ee:	4628      	mov	r0, r5
 80057f0:	f000 f9d2 	bl	8005b98 <_printf_common>
 80057f4:	3001      	adds	r0, #1
 80057f6:	f040 808d 	bne.w	8005914 <_printf_float+0x1d0>
 80057fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057fe:	b00d      	add	sp, #52	@ 0x34
 8005800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005804:	4642      	mov	r2, r8
 8005806:	464b      	mov	r3, r9
 8005808:	4640      	mov	r0, r8
 800580a:	4649      	mov	r1, r9
 800580c:	f7fb f9ae 	bl	8000b6c <__aeabi_dcmpun>
 8005810:	b140      	cbz	r0, 8005824 <_printf_float+0xe0>
 8005812:	464b      	mov	r3, r9
 8005814:	2b00      	cmp	r3, #0
 8005816:	bfbc      	itt	lt
 8005818:	232d      	movlt	r3, #45	@ 0x2d
 800581a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800581e:	4a7e      	ldr	r2, [pc, #504]	@ (8005a18 <_printf_float+0x2d4>)
 8005820:	4b7e      	ldr	r3, [pc, #504]	@ (8005a1c <_printf_float+0x2d8>)
 8005822:	e7d4      	b.n	80057ce <_printf_float+0x8a>
 8005824:	6863      	ldr	r3, [r4, #4]
 8005826:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800582a:	9206      	str	r2, [sp, #24]
 800582c:	1c5a      	adds	r2, r3, #1
 800582e:	d13b      	bne.n	80058a8 <_printf_float+0x164>
 8005830:	2306      	movs	r3, #6
 8005832:	6063      	str	r3, [r4, #4]
 8005834:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005838:	2300      	movs	r3, #0
 800583a:	6022      	str	r2, [r4, #0]
 800583c:	9303      	str	r3, [sp, #12]
 800583e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005840:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005844:	ab09      	add	r3, sp, #36	@ 0x24
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	6861      	ldr	r1, [r4, #4]
 800584a:	ec49 8b10 	vmov	d0, r8, r9
 800584e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005852:	4628      	mov	r0, r5
 8005854:	f7ff fed7 	bl	8005606 <__cvt>
 8005858:	9b06      	ldr	r3, [sp, #24]
 800585a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800585c:	2b47      	cmp	r3, #71	@ 0x47
 800585e:	4680      	mov	r8, r0
 8005860:	d129      	bne.n	80058b6 <_printf_float+0x172>
 8005862:	1cc8      	adds	r0, r1, #3
 8005864:	db02      	blt.n	800586c <_printf_float+0x128>
 8005866:	6863      	ldr	r3, [r4, #4]
 8005868:	4299      	cmp	r1, r3
 800586a:	dd41      	ble.n	80058f0 <_printf_float+0x1ac>
 800586c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005870:	fa5f fa8a 	uxtb.w	sl, sl
 8005874:	3901      	subs	r1, #1
 8005876:	4652      	mov	r2, sl
 8005878:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800587c:	9109      	str	r1, [sp, #36]	@ 0x24
 800587e:	f7ff ff27 	bl	80056d0 <__exponent>
 8005882:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005884:	1813      	adds	r3, r2, r0
 8005886:	2a01      	cmp	r2, #1
 8005888:	4681      	mov	r9, r0
 800588a:	6123      	str	r3, [r4, #16]
 800588c:	dc02      	bgt.n	8005894 <_printf_float+0x150>
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	07d2      	lsls	r2, r2, #31
 8005892:	d501      	bpl.n	8005898 <_printf_float+0x154>
 8005894:	3301      	adds	r3, #1
 8005896:	6123      	str	r3, [r4, #16]
 8005898:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0a2      	beq.n	80057e6 <_printf_float+0xa2>
 80058a0:	232d      	movs	r3, #45	@ 0x2d
 80058a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058a6:	e79e      	b.n	80057e6 <_printf_float+0xa2>
 80058a8:	9a06      	ldr	r2, [sp, #24]
 80058aa:	2a47      	cmp	r2, #71	@ 0x47
 80058ac:	d1c2      	bne.n	8005834 <_printf_float+0xf0>
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1c0      	bne.n	8005834 <_printf_float+0xf0>
 80058b2:	2301      	movs	r3, #1
 80058b4:	e7bd      	b.n	8005832 <_printf_float+0xee>
 80058b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058ba:	d9db      	bls.n	8005874 <_printf_float+0x130>
 80058bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058c0:	d118      	bne.n	80058f4 <_printf_float+0x1b0>
 80058c2:	2900      	cmp	r1, #0
 80058c4:	6863      	ldr	r3, [r4, #4]
 80058c6:	dd0b      	ble.n	80058e0 <_printf_float+0x19c>
 80058c8:	6121      	str	r1, [r4, #16]
 80058ca:	b913      	cbnz	r3, 80058d2 <_printf_float+0x18e>
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	07d0      	lsls	r0, r2, #31
 80058d0:	d502      	bpl.n	80058d8 <_printf_float+0x194>
 80058d2:	3301      	adds	r3, #1
 80058d4:	440b      	add	r3, r1
 80058d6:	6123      	str	r3, [r4, #16]
 80058d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058da:	f04f 0900 	mov.w	r9, #0
 80058de:	e7db      	b.n	8005898 <_printf_float+0x154>
 80058e0:	b913      	cbnz	r3, 80058e8 <_printf_float+0x1a4>
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	07d2      	lsls	r2, r2, #31
 80058e6:	d501      	bpl.n	80058ec <_printf_float+0x1a8>
 80058e8:	3302      	adds	r3, #2
 80058ea:	e7f4      	b.n	80058d6 <_printf_float+0x192>
 80058ec:	2301      	movs	r3, #1
 80058ee:	e7f2      	b.n	80058d6 <_printf_float+0x192>
 80058f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80058f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058f6:	4299      	cmp	r1, r3
 80058f8:	db05      	blt.n	8005906 <_printf_float+0x1c2>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	6121      	str	r1, [r4, #16]
 80058fe:	07d8      	lsls	r0, r3, #31
 8005900:	d5ea      	bpl.n	80058d8 <_printf_float+0x194>
 8005902:	1c4b      	adds	r3, r1, #1
 8005904:	e7e7      	b.n	80058d6 <_printf_float+0x192>
 8005906:	2900      	cmp	r1, #0
 8005908:	bfd4      	ite	le
 800590a:	f1c1 0202 	rsble	r2, r1, #2
 800590e:	2201      	movgt	r2, #1
 8005910:	4413      	add	r3, r2
 8005912:	e7e0      	b.n	80058d6 <_printf_float+0x192>
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	055a      	lsls	r2, r3, #21
 8005918:	d407      	bmi.n	800592a <_printf_float+0x1e6>
 800591a:	6923      	ldr	r3, [r4, #16]
 800591c:	4642      	mov	r2, r8
 800591e:	4631      	mov	r1, r6
 8005920:	4628      	mov	r0, r5
 8005922:	47b8      	blx	r7
 8005924:	3001      	adds	r0, #1
 8005926:	d12b      	bne.n	8005980 <_printf_float+0x23c>
 8005928:	e767      	b.n	80057fa <_printf_float+0xb6>
 800592a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800592e:	f240 80dd 	bls.w	8005aec <_printf_float+0x3a8>
 8005932:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005936:	2200      	movs	r2, #0
 8005938:	2300      	movs	r3, #0
 800593a:	f7fb f8e5 	bl	8000b08 <__aeabi_dcmpeq>
 800593e:	2800      	cmp	r0, #0
 8005940:	d033      	beq.n	80059aa <_printf_float+0x266>
 8005942:	4a37      	ldr	r2, [pc, #220]	@ (8005a20 <_printf_float+0x2dc>)
 8005944:	2301      	movs	r3, #1
 8005946:	4631      	mov	r1, r6
 8005948:	4628      	mov	r0, r5
 800594a:	47b8      	blx	r7
 800594c:	3001      	adds	r0, #1
 800594e:	f43f af54 	beq.w	80057fa <_printf_float+0xb6>
 8005952:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005956:	4543      	cmp	r3, r8
 8005958:	db02      	blt.n	8005960 <_printf_float+0x21c>
 800595a:	6823      	ldr	r3, [r4, #0]
 800595c:	07d8      	lsls	r0, r3, #31
 800595e:	d50f      	bpl.n	8005980 <_printf_float+0x23c>
 8005960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005964:	4631      	mov	r1, r6
 8005966:	4628      	mov	r0, r5
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	f43f af45 	beq.w	80057fa <_printf_float+0xb6>
 8005970:	f04f 0900 	mov.w	r9, #0
 8005974:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005978:	f104 0a1a 	add.w	sl, r4, #26
 800597c:	45c8      	cmp	r8, r9
 800597e:	dc09      	bgt.n	8005994 <_printf_float+0x250>
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	079b      	lsls	r3, r3, #30
 8005984:	f100 8103 	bmi.w	8005b8e <_printf_float+0x44a>
 8005988:	68e0      	ldr	r0, [r4, #12]
 800598a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800598c:	4298      	cmp	r0, r3
 800598e:	bfb8      	it	lt
 8005990:	4618      	movlt	r0, r3
 8005992:	e734      	b.n	80057fe <_printf_float+0xba>
 8005994:	2301      	movs	r3, #1
 8005996:	4652      	mov	r2, sl
 8005998:	4631      	mov	r1, r6
 800599a:	4628      	mov	r0, r5
 800599c:	47b8      	blx	r7
 800599e:	3001      	adds	r0, #1
 80059a0:	f43f af2b 	beq.w	80057fa <_printf_float+0xb6>
 80059a4:	f109 0901 	add.w	r9, r9, #1
 80059a8:	e7e8      	b.n	800597c <_printf_float+0x238>
 80059aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	dc39      	bgt.n	8005a24 <_printf_float+0x2e0>
 80059b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a20 <_printf_float+0x2dc>)
 80059b2:	2301      	movs	r3, #1
 80059b4:	4631      	mov	r1, r6
 80059b6:	4628      	mov	r0, r5
 80059b8:	47b8      	blx	r7
 80059ba:	3001      	adds	r0, #1
 80059bc:	f43f af1d 	beq.w	80057fa <_printf_float+0xb6>
 80059c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80059c4:	ea59 0303 	orrs.w	r3, r9, r3
 80059c8:	d102      	bne.n	80059d0 <_printf_float+0x28c>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	07d9      	lsls	r1, r3, #31
 80059ce:	d5d7      	bpl.n	8005980 <_printf_float+0x23c>
 80059d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059d4:	4631      	mov	r1, r6
 80059d6:	4628      	mov	r0, r5
 80059d8:	47b8      	blx	r7
 80059da:	3001      	adds	r0, #1
 80059dc:	f43f af0d 	beq.w	80057fa <_printf_float+0xb6>
 80059e0:	f04f 0a00 	mov.w	sl, #0
 80059e4:	f104 0b1a 	add.w	fp, r4, #26
 80059e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ea:	425b      	negs	r3, r3
 80059ec:	4553      	cmp	r3, sl
 80059ee:	dc01      	bgt.n	80059f4 <_printf_float+0x2b0>
 80059f0:	464b      	mov	r3, r9
 80059f2:	e793      	b.n	800591c <_printf_float+0x1d8>
 80059f4:	2301      	movs	r3, #1
 80059f6:	465a      	mov	r2, fp
 80059f8:	4631      	mov	r1, r6
 80059fa:	4628      	mov	r0, r5
 80059fc:	47b8      	blx	r7
 80059fe:	3001      	adds	r0, #1
 8005a00:	f43f aefb 	beq.w	80057fa <_printf_float+0xb6>
 8005a04:	f10a 0a01 	add.w	sl, sl, #1
 8005a08:	e7ee      	b.n	80059e8 <_printf_float+0x2a4>
 8005a0a:	bf00      	nop
 8005a0c:	7fefffff 	.word	0x7fefffff
 8005a10:	080083fc 	.word	0x080083fc
 8005a14:	08008400 	.word	0x08008400
 8005a18:	08008404 	.word	0x08008404
 8005a1c:	08008408 	.word	0x08008408
 8005a20:	0800840c 	.word	0x0800840c
 8005a24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a2a:	4553      	cmp	r3, sl
 8005a2c:	bfa8      	it	ge
 8005a2e:	4653      	movge	r3, sl
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	4699      	mov	r9, r3
 8005a34:	dc36      	bgt.n	8005aa4 <_printf_float+0x360>
 8005a36:	f04f 0b00 	mov.w	fp, #0
 8005a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a3e:	f104 021a 	add.w	r2, r4, #26
 8005a42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a44:	9306      	str	r3, [sp, #24]
 8005a46:	eba3 0309 	sub.w	r3, r3, r9
 8005a4a:	455b      	cmp	r3, fp
 8005a4c:	dc31      	bgt.n	8005ab2 <_printf_float+0x36e>
 8005a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a50:	459a      	cmp	sl, r3
 8005a52:	dc3a      	bgt.n	8005aca <_printf_float+0x386>
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	07da      	lsls	r2, r3, #31
 8005a58:	d437      	bmi.n	8005aca <_printf_float+0x386>
 8005a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5c:	ebaa 0903 	sub.w	r9, sl, r3
 8005a60:	9b06      	ldr	r3, [sp, #24]
 8005a62:	ebaa 0303 	sub.w	r3, sl, r3
 8005a66:	4599      	cmp	r9, r3
 8005a68:	bfa8      	it	ge
 8005a6a:	4699      	movge	r9, r3
 8005a6c:	f1b9 0f00 	cmp.w	r9, #0
 8005a70:	dc33      	bgt.n	8005ada <_printf_float+0x396>
 8005a72:	f04f 0800 	mov.w	r8, #0
 8005a76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a7a:	f104 0b1a 	add.w	fp, r4, #26
 8005a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a80:	ebaa 0303 	sub.w	r3, sl, r3
 8005a84:	eba3 0309 	sub.w	r3, r3, r9
 8005a88:	4543      	cmp	r3, r8
 8005a8a:	f77f af79 	ble.w	8005980 <_printf_float+0x23c>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	465a      	mov	r2, fp
 8005a92:	4631      	mov	r1, r6
 8005a94:	4628      	mov	r0, r5
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	f43f aeae 	beq.w	80057fa <_printf_float+0xb6>
 8005a9e:	f108 0801 	add.w	r8, r8, #1
 8005aa2:	e7ec      	b.n	8005a7e <_printf_float+0x33a>
 8005aa4:	4642      	mov	r2, r8
 8005aa6:	4631      	mov	r1, r6
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	47b8      	blx	r7
 8005aac:	3001      	adds	r0, #1
 8005aae:	d1c2      	bne.n	8005a36 <_printf_float+0x2f2>
 8005ab0:	e6a3      	b.n	80057fa <_printf_float+0xb6>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	4631      	mov	r1, r6
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	9206      	str	r2, [sp, #24]
 8005aba:	47b8      	blx	r7
 8005abc:	3001      	adds	r0, #1
 8005abe:	f43f ae9c 	beq.w	80057fa <_printf_float+0xb6>
 8005ac2:	9a06      	ldr	r2, [sp, #24]
 8005ac4:	f10b 0b01 	add.w	fp, fp, #1
 8005ac8:	e7bb      	b.n	8005a42 <_printf_float+0x2fe>
 8005aca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ace:	4631      	mov	r1, r6
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	47b8      	blx	r7
 8005ad4:	3001      	adds	r0, #1
 8005ad6:	d1c0      	bne.n	8005a5a <_printf_float+0x316>
 8005ad8:	e68f      	b.n	80057fa <_printf_float+0xb6>
 8005ada:	9a06      	ldr	r2, [sp, #24]
 8005adc:	464b      	mov	r3, r9
 8005ade:	4442      	add	r2, r8
 8005ae0:	4631      	mov	r1, r6
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	47b8      	blx	r7
 8005ae6:	3001      	adds	r0, #1
 8005ae8:	d1c3      	bne.n	8005a72 <_printf_float+0x32e>
 8005aea:	e686      	b.n	80057fa <_printf_float+0xb6>
 8005aec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005af0:	f1ba 0f01 	cmp.w	sl, #1
 8005af4:	dc01      	bgt.n	8005afa <_printf_float+0x3b6>
 8005af6:	07db      	lsls	r3, r3, #31
 8005af8:	d536      	bpl.n	8005b68 <_printf_float+0x424>
 8005afa:	2301      	movs	r3, #1
 8005afc:	4642      	mov	r2, r8
 8005afe:	4631      	mov	r1, r6
 8005b00:	4628      	mov	r0, r5
 8005b02:	47b8      	blx	r7
 8005b04:	3001      	adds	r0, #1
 8005b06:	f43f ae78 	beq.w	80057fa <_printf_float+0xb6>
 8005b0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b0e:	4631      	mov	r1, r6
 8005b10:	4628      	mov	r0, r5
 8005b12:	47b8      	blx	r7
 8005b14:	3001      	adds	r0, #1
 8005b16:	f43f ae70 	beq.w	80057fa <_printf_float+0xb6>
 8005b1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005b26:	f7fa ffef 	bl	8000b08 <__aeabi_dcmpeq>
 8005b2a:	b9c0      	cbnz	r0, 8005b5e <_printf_float+0x41a>
 8005b2c:	4653      	mov	r3, sl
 8005b2e:	f108 0201 	add.w	r2, r8, #1
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	47b8      	blx	r7
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d10c      	bne.n	8005b56 <_printf_float+0x412>
 8005b3c:	e65d      	b.n	80057fa <_printf_float+0xb6>
 8005b3e:	2301      	movs	r3, #1
 8005b40:	465a      	mov	r2, fp
 8005b42:	4631      	mov	r1, r6
 8005b44:	4628      	mov	r0, r5
 8005b46:	47b8      	blx	r7
 8005b48:	3001      	adds	r0, #1
 8005b4a:	f43f ae56 	beq.w	80057fa <_printf_float+0xb6>
 8005b4e:	f108 0801 	add.w	r8, r8, #1
 8005b52:	45d0      	cmp	r8, sl
 8005b54:	dbf3      	blt.n	8005b3e <_printf_float+0x3fa>
 8005b56:	464b      	mov	r3, r9
 8005b58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b5c:	e6df      	b.n	800591e <_printf_float+0x1da>
 8005b5e:	f04f 0800 	mov.w	r8, #0
 8005b62:	f104 0b1a 	add.w	fp, r4, #26
 8005b66:	e7f4      	b.n	8005b52 <_printf_float+0x40e>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	4642      	mov	r2, r8
 8005b6c:	e7e1      	b.n	8005b32 <_printf_float+0x3ee>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	464a      	mov	r2, r9
 8005b72:	4631      	mov	r1, r6
 8005b74:	4628      	mov	r0, r5
 8005b76:	47b8      	blx	r7
 8005b78:	3001      	adds	r0, #1
 8005b7a:	f43f ae3e 	beq.w	80057fa <_printf_float+0xb6>
 8005b7e:	f108 0801 	add.w	r8, r8, #1
 8005b82:	68e3      	ldr	r3, [r4, #12]
 8005b84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b86:	1a5b      	subs	r3, r3, r1
 8005b88:	4543      	cmp	r3, r8
 8005b8a:	dcf0      	bgt.n	8005b6e <_printf_float+0x42a>
 8005b8c:	e6fc      	b.n	8005988 <_printf_float+0x244>
 8005b8e:	f04f 0800 	mov.w	r8, #0
 8005b92:	f104 0919 	add.w	r9, r4, #25
 8005b96:	e7f4      	b.n	8005b82 <_printf_float+0x43e>

08005b98 <_printf_common>:
 8005b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	4698      	mov	r8, r3
 8005ba0:	688a      	ldr	r2, [r1, #8]
 8005ba2:	690b      	ldr	r3, [r1, #16]
 8005ba4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	bfb8      	it	lt
 8005bac:	4613      	movlt	r3, r2
 8005bae:	6033      	str	r3, [r6, #0]
 8005bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bb4:	4607      	mov	r7, r0
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	b10a      	cbz	r2, 8005bbe <_printf_common+0x26>
 8005bba:	3301      	adds	r3, #1
 8005bbc:	6033      	str	r3, [r6, #0]
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	0699      	lsls	r1, r3, #26
 8005bc2:	bf42      	ittt	mi
 8005bc4:	6833      	ldrmi	r3, [r6, #0]
 8005bc6:	3302      	addmi	r3, #2
 8005bc8:	6033      	strmi	r3, [r6, #0]
 8005bca:	6825      	ldr	r5, [r4, #0]
 8005bcc:	f015 0506 	ands.w	r5, r5, #6
 8005bd0:	d106      	bne.n	8005be0 <_printf_common+0x48>
 8005bd2:	f104 0a19 	add.w	sl, r4, #25
 8005bd6:	68e3      	ldr	r3, [r4, #12]
 8005bd8:	6832      	ldr	r2, [r6, #0]
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	42ab      	cmp	r3, r5
 8005bde:	dc26      	bgt.n	8005c2e <_printf_common+0x96>
 8005be0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	3b00      	subs	r3, #0
 8005be8:	bf18      	it	ne
 8005bea:	2301      	movne	r3, #1
 8005bec:	0692      	lsls	r2, r2, #26
 8005bee:	d42b      	bmi.n	8005c48 <_printf_common+0xb0>
 8005bf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	47c8      	blx	r9
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d01e      	beq.n	8005c3c <_printf_common+0xa4>
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	6922      	ldr	r2, [r4, #16]
 8005c02:	f003 0306 	and.w	r3, r3, #6
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	bf02      	ittt	eq
 8005c0a:	68e5      	ldreq	r5, [r4, #12]
 8005c0c:	6833      	ldreq	r3, [r6, #0]
 8005c0e:	1aed      	subeq	r5, r5, r3
 8005c10:	68a3      	ldr	r3, [r4, #8]
 8005c12:	bf0c      	ite	eq
 8005c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c18:	2500      	movne	r5, #0
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	bfc4      	itt	gt
 8005c1e:	1a9b      	subgt	r3, r3, r2
 8005c20:	18ed      	addgt	r5, r5, r3
 8005c22:	2600      	movs	r6, #0
 8005c24:	341a      	adds	r4, #26
 8005c26:	42b5      	cmp	r5, r6
 8005c28:	d11a      	bne.n	8005c60 <_printf_common+0xc8>
 8005c2a:	2000      	movs	r0, #0
 8005c2c:	e008      	b.n	8005c40 <_printf_common+0xa8>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	4652      	mov	r2, sl
 8005c32:	4641      	mov	r1, r8
 8005c34:	4638      	mov	r0, r7
 8005c36:	47c8      	blx	r9
 8005c38:	3001      	adds	r0, #1
 8005c3a:	d103      	bne.n	8005c44 <_printf_common+0xac>
 8005c3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c44:	3501      	adds	r5, #1
 8005c46:	e7c6      	b.n	8005bd6 <_printf_common+0x3e>
 8005c48:	18e1      	adds	r1, r4, r3
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	2030      	movs	r0, #48	@ 0x30
 8005c4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c52:	4422      	add	r2, r4
 8005c54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c5c:	3302      	adds	r3, #2
 8005c5e:	e7c7      	b.n	8005bf0 <_printf_common+0x58>
 8005c60:	2301      	movs	r3, #1
 8005c62:	4622      	mov	r2, r4
 8005c64:	4641      	mov	r1, r8
 8005c66:	4638      	mov	r0, r7
 8005c68:	47c8      	blx	r9
 8005c6a:	3001      	adds	r0, #1
 8005c6c:	d0e6      	beq.n	8005c3c <_printf_common+0xa4>
 8005c6e:	3601      	adds	r6, #1
 8005c70:	e7d9      	b.n	8005c26 <_printf_common+0x8e>
	...

08005c74 <_printf_i>:
 8005c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c78:	7e0f      	ldrb	r7, [r1, #24]
 8005c7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c7c:	2f78      	cmp	r7, #120	@ 0x78
 8005c7e:	4691      	mov	r9, r2
 8005c80:	4680      	mov	r8, r0
 8005c82:	460c      	mov	r4, r1
 8005c84:	469a      	mov	sl, r3
 8005c86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c8a:	d807      	bhi.n	8005c9c <_printf_i+0x28>
 8005c8c:	2f62      	cmp	r7, #98	@ 0x62
 8005c8e:	d80a      	bhi.n	8005ca6 <_printf_i+0x32>
 8005c90:	2f00      	cmp	r7, #0
 8005c92:	f000 80d2 	beq.w	8005e3a <_printf_i+0x1c6>
 8005c96:	2f58      	cmp	r7, #88	@ 0x58
 8005c98:	f000 80b9 	beq.w	8005e0e <_printf_i+0x19a>
 8005c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ca4:	e03a      	b.n	8005d1c <_printf_i+0xa8>
 8005ca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005caa:	2b15      	cmp	r3, #21
 8005cac:	d8f6      	bhi.n	8005c9c <_printf_i+0x28>
 8005cae:	a101      	add	r1, pc, #4	@ (adr r1, 8005cb4 <_printf_i+0x40>)
 8005cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cb4:	08005d0d 	.word	0x08005d0d
 8005cb8:	08005d21 	.word	0x08005d21
 8005cbc:	08005c9d 	.word	0x08005c9d
 8005cc0:	08005c9d 	.word	0x08005c9d
 8005cc4:	08005c9d 	.word	0x08005c9d
 8005cc8:	08005c9d 	.word	0x08005c9d
 8005ccc:	08005d21 	.word	0x08005d21
 8005cd0:	08005c9d 	.word	0x08005c9d
 8005cd4:	08005c9d 	.word	0x08005c9d
 8005cd8:	08005c9d 	.word	0x08005c9d
 8005cdc:	08005c9d 	.word	0x08005c9d
 8005ce0:	08005e21 	.word	0x08005e21
 8005ce4:	08005d4b 	.word	0x08005d4b
 8005ce8:	08005ddb 	.word	0x08005ddb
 8005cec:	08005c9d 	.word	0x08005c9d
 8005cf0:	08005c9d 	.word	0x08005c9d
 8005cf4:	08005e43 	.word	0x08005e43
 8005cf8:	08005c9d 	.word	0x08005c9d
 8005cfc:	08005d4b 	.word	0x08005d4b
 8005d00:	08005c9d 	.word	0x08005c9d
 8005d04:	08005c9d 	.word	0x08005c9d
 8005d08:	08005de3 	.word	0x08005de3
 8005d0c:	6833      	ldr	r3, [r6, #0]
 8005d0e:	1d1a      	adds	r2, r3, #4
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6032      	str	r2, [r6, #0]
 8005d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e09d      	b.n	8005e5c <_printf_i+0x1e8>
 8005d20:	6833      	ldr	r3, [r6, #0]
 8005d22:	6820      	ldr	r0, [r4, #0]
 8005d24:	1d19      	adds	r1, r3, #4
 8005d26:	6031      	str	r1, [r6, #0]
 8005d28:	0606      	lsls	r6, r0, #24
 8005d2a:	d501      	bpl.n	8005d30 <_printf_i+0xbc>
 8005d2c:	681d      	ldr	r5, [r3, #0]
 8005d2e:	e003      	b.n	8005d38 <_printf_i+0xc4>
 8005d30:	0645      	lsls	r5, r0, #25
 8005d32:	d5fb      	bpl.n	8005d2c <_printf_i+0xb8>
 8005d34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d38:	2d00      	cmp	r5, #0
 8005d3a:	da03      	bge.n	8005d44 <_printf_i+0xd0>
 8005d3c:	232d      	movs	r3, #45	@ 0x2d
 8005d3e:	426d      	negs	r5, r5
 8005d40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d44:	4859      	ldr	r0, [pc, #356]	@ (8005eac <_printf_i+0x238>)
 8005d46:	230a      	movs	r3, #10
 8005d48:	e011      	b.n	8005d6e <_printf_i+0xfa>
 8005d4a:	6821      	ldr	r1, [r4, #0]
 8005d4c:	6833      	ldr	r3, [r6, #0]
 8005d4e:	0608      	lsls	r0, r1, #24
 8005d50:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d54:	d402      	bmi.n	8005d5c <_printf_i+0xe8>
 8005d56:	0649      	lsls	r1, r1, #25
 8005d58:	bf48      	it	mi
 8005d5a:	b2ad      	uxthmi	r5, r5
 8005d5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d5e:	4853      	ldr	r0, [pc, #332]	@ (8005eac <_printf_i+0x238>)
 8005d60:	6033      	str	r3, [r6, #0]
 8005d62:	bf14      	ite	ne
 8005d64:	230a      	movne	r3, #10
 8005d66:	2308      	moveq	r3, #8
 8005d68:	2100      	movs	r1, #0
 8005d6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d6e:	6866      	ldr	r6, [r4, #4]
 8005d70:	60a6      	str	r6, [r4, #8]
 8005d72:	2e00      	cmp	r6, #0
 8005d74:	bfa2      	ittt	ge
 8005d76:	6821      	ldrge	r1, [r4, #0]
 8005d78:	f021 0104 	bicge.w	r1, r1, #4
 8005d7c:	6021      	strge	r1, [r4, #0]
 8005d7e:	b90d      	cbnz	r5, 8005d84 <_printf_i+0x110>
 8005d80:	2e00      	cmp	r6, #0
 8005d82:	d04b      	beq.n	8005e1c <_printf_i+0x1a8>
 8005d84:	4616      	mov	r6, r2
 8005d86:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d8a:	fb03 5711 	mls	r7, r3, r1, r5
 8005d8e:	5dc7      	ldrb	r7, [r0, r7]
 8005d90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d94:	462f      	mov	r7, r5
 8005d96:	42bb      	cmp	r3, r7
 8005d98:	460d      	mov	r5, r1
 8005d9a:	d9f4      	bls.n	8005d86 <_printf_i+0x112>
 8005d9c:	2b08      	cmp	r3, #8
 8005d9e:	d10b      	bne.n	8005db8 <_printf_i+0x144>
 8005da0:	6823      	ldr	r3, [r4, #0]
 8005da2:	07df      	lsls	r7, r3, #31
 8005da4:	d508      	bpl.n	8005db8 <_printf_i+0x144>
 8005da6:	6923      	ldr	r3, [r4, #16]
 8005da8:	6861      	ldr	r1, [r4, #4]
 8005daa:	4299      	cmp	r1, r3
 8005dac:	bfde      	ittt	le
 8005dae:	2330      	movle	r3, #48	@ 0x30
 8005db0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005db4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005db8:	1b92      	subs	r2, r2, r6
 8005dba:	6122      	str	r2, [r4, #16]
 8005dbc:	f8cd a000 	str.w	sl, [sp]
 8005dc0:	464b      	mov	r3, r9
 8005dc2:	aa03      	add	r2, sp, #12
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	f7ff fee6 	bl	8005b98 <_printf_common>
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d14a      	bne.n	8005e66 <_printf_i+0x1f2>
 8005dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dd4:	b004      	add	sp, #16
 8005dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	f043 0320 	orr.w	r3, r3, #32
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	4833      	ldr	r0, [pc, #204]	@ (8005eb0 <_printf_i+0x23c>)
 8005de4:	2778      	movs	r7, #120	@ 0x78
 8005de6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	6831      	ldr	r1, [r6, #0]
 8005dee:	061f      	lsls	r7, r3, #24
 8005df0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005df4:	d402      	bmi.n	8005dfc <_printf_i+0x188>
 8005df6:	065f      	lsls	r7, r3, #25
 8005df8:	bf48      	it	mi
 8005dfa:	b2ad      	uxthmi	r5, r5
 8005dfc:	6031      	str	r1, [r6, #0]
 8005dfe:	07d9      	lsls	r1, r3, #31
 8005e00:	bf44      	itt	mi
 8005e02:	f043 0320 	orrmi.w	r3, r3, #32
 8005e06:	6023      	strmi	r3, [r4, #0]
 8005e08:	b11d      	cbz	r5, 8005e12 <_printf_i+0x19e>
 8005e0a:	2310      	movs	r3, #16
 8005e0c:	e7ac      	b.n	8005d68 <_printf_i+0xf4>
 8005e0e:	4827      	ldr	r0, [pc, #156]	@ (8005eac <_printf_i+0x238>)
 8005e10:	e7e9      	b.n	8005de6 <_printf_i+0x172>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	f023 0320 	bic.w	r3, r3, #32
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	e7f6      	b.n	8005e0a <_printf_i+0x196>
 8005e1c:	4616      	mov	r6, r2
 8005e1e:	e7bd      	b.n	8005d9c <_printf_i+0x128>
 8005e20:	6833      	ldr	r3, [r6, #0]
 8005e22:	6825      	ldr	r5, [r4, #0]
 8005e24:	6961      	ldr	r1, [r4, #20]
 8005e26:	1d18      	adds	r0, r3, #4
 8005e28:	6030      	str	r0, [r6, #0]
 8005e2a:	062e      	lsls	r6, r5, #24
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	d501      	bpl.n	8005e34 <_printf_i+0x1c0>
 8005e30:	6019      	str	r1, [r3, #0]
 8005e32:	e002      	b.n	8005e3a <_printf_i+0x1c6>
 8005e34:	0668      	lsls	r0, r5, #25
 8005e36:	d5fb      	bpl.n	8005e30 <_printf_i+0x1bc>
 8005e38:	8019      	strh	r1, [r3, #0]
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	6123      	str	r3, [r4, #16]
 8005e3e:	4616      	mov	r6, r2
 8005e40:	e7bc      	b.n	8005dbc <_printf_i+0x148>
 8005e42:	6833      	ldr	r3, [r6, #0]
 8005e44:	1d1a      	adds	r2, r3, #4
 8005e46:	6032      	str	r2, [r6, #0]
 8005e48:	681e      	ldr	r6, [r3, #0]
 8005e4a:	6862      	ldr	r2, [r4, #4]
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	4630      	mov	r0, r6
 8005e50:	f7fa f9de 	bl	8000210 <memchr>
 8005e54:	b108      	cbz	r0, 8005e5a <_printf_i+0x1e6>
 8005e56:	1b80      	subs	r0, r0, r6
 8005e58:	6060      	str	r0, [r4, #4]
 8005e5a:	6863      	ldr	r3, [r4, #4]
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	2300      	movs	r3, #0
 8005e60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e64:	e7aa      	b.n	8005dbc <_printf_i+0x148>
 8005e66:	6923      	ldr	r3, [r4, #16]
 8005e68:	4632      	mov	r2, r6
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	47d0      	blx	sl
 8005e70:	3001      	adds	r0, #1
 8005e72:	d0ad      	beq.n	8005dd0 <_printf_i+0x15c>
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	079b      	lsls	r3, r3, #30
 8005e78:	d413      	bmi.n	8005ea2 <_printf_i+0x22e>
 8005e7a:	68e0      	ldr	r0, [r4, #12]
 8005e7c:	9b03      	ldr	r3, [sp, #12]
 8005e7e:	4298      	cmp	r0, r3
 8005e80:	bfb8      	it	lt
 8005e82:	4618      	movlt	r0, r3
 8005e84:	e7a6      	b.n	8005dd4 <_printf_i+0x160>
 8005e86:	2301      	movs	r3, #1
 8005e88:	4632      	mov	r2, r6
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	47d0      	blx	sl
 8005e90:	3001      	adds	r0, #1
 8005e92:	d09d      	beq.n	8005dd0 <_printf_i+0x15c>
 8005e94:	3501      	adds	r5, #1
 8005e96:	68e3      	ldr	r3, [r4, #12]
 8005e98:	9903      	ldr	r1, [sp, #12]
 8005e9a:	1a5b      	subs	r3, r3, r1
 8005e9c:	42ab      	cmp	r3, r5
 8005e9e:	dcf2      	bgt.n	8005e86 <_printf_i+0x212>
 8005ea0:	e7eb      	b.n	8005e7a <_printf_i+0x206>
 8005ea2:	2500      	movs	r5, #0
 8005ea4:	f104 0619 	add.w	r6, r4, #25
 8005ea8:	e7f5      	b.n	8005e96 <_printf_i+0x222>
 8005eaa:	bf00      	nop
 8005eac:	0800840e 	.word	0x0800840e
 8005eb0:	0800841f 	.word	0x0800841f

08005eb4 <siprintf>:
 8005eb4:	b40e      	push	{r1, r2, r3}
 8005eb6:	b500      	push	{lr}
 8005eb8:	b09c      	sub	sp, #112	@ 0x70
 8005eba:	ab1d      	add	r3, sp, #116	@ 0x74
 8005ebc:	9002      	str	r0, [sp, #8]
 8005ebe:	9006      	str	r0, [sp, #24]
 8005ec0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ec4:	4809      	ldr	r0, [pc, #36]	@ (8005eec <siprintf+0x38>)
 8005ec6:	9107      	str	r1, [sp, #28]
 8005ec8:	9104      	str	r1, [sp, #16]
 8005eca:	4909      	ldr	r1, [pc, #36]	@ (8005ef0 <siprintf+0x3c>)
 8005ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ed0:	9105      	str	r1, [sp, #20]
 8005ed2:	6800      	ldr	r0, [r0, #0]
 8005ed4:	9301      	str	r3, [sp, #4]
 8005ed6:	a902      	add	r1, sp, #8
 8005ed8:	f000 ffb2 	bl	8006e40 <_svfiprintf_r>
 8005edc:	9b02      	ldr	r3, [sp, #8]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	701a      	strb	r2, [r3, #0]
 8005ee2:	b01c      	add	sp, #112	@ 0x70
 8005ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ee8:	b003      	add	sp, #12
 8005eea:	4770      	bx	lr
 8005eec:	20000018 	.word	0x20000018
 8005ef0:	ffff0208 	.word	0xffff0208

08005ef4 <std>:
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	b510      	push	{r4, lr}
 8005ef8:	4604      	mov	r4, r0
 8005efa:	e9c0 3300 	strd	r3, r3, [r0]
 8005efe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f02:	6083      	str	r3, [r0, #8]
 8005f04:	8181      	strh	r1, [r0, #12]
 8005f06:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f08:	81c2      	strh	r2, [r0, #14]
 8005f0a:	6183      	str	r3, [r0, #24]
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	2208      	movs	r2, #8
 8005f10:	305c      	adds	r0, #92	@ 0x5c
 8005f12:	f000 f8b1 	bl	8006078 <memset>
 8005f16:	4b0d      	ldr	r3, [pc, #52]	@ (8005f4c <std+0x58>)
 8005f18:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f50 <std+0x5c>)
 8005f1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f54 <std+0x60>)
 8005f20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f22:	4b0d      	ldr	r3, [pc, #52]	@ (8005f58 <std+0x64>)
 8005f24:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f26:	4b0d      	ldr	r3, [pc, #52]	@ (8005f5c <std+0x68>)
 8005f28:	6224      	str	r4, [r4, #32]
 8005f2a:	429c      	cmp	r4, r3
 8005f2c:	d006      	beq.n	8005f3c <std+0x48>
 8005f2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f32:	4294      	cmp	r4, r2
 8005f34:	d002      	beq.n	8005f3c <std+0x48>
 8005f36:	33d0      	adds	r3, #208	@ 0xd0
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d105      	bne.n	8005f48 <std+0x54>
 8005f3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f44:	f000 b8ce 	b.w	80060e4 <__retarget_lock_init_recursive>
 8005f48:	bd10      	pop	{r4, pc}
 8005f4a:	bf00      	nop
 8005f4c:	08007a01 	.word	0x08007a01
 8005f50:	08007a23 	.word	0x08007a23
 8005f54:	08007a5b 	.word	0x08007a5b
 8005f58:	08007a7f 	.word	0x08007a7f
 8005f5c:	200008b8 	.word	0x200008b8

08005f60 <stdio_exit_handler>:
 8005f60:	4a02      	ldr	r2, [pc, #8]	@ (8005f6c <stdio_exit_handler+0xc>)
 8005f62:	4903      	ldr	r1, [pc, #12]	@ (8005f70 <stdio_exit_handler+0x10>)
 8005f64:	4803      	ldr	r0, [pc, #12]	@ (8005f74 <stdio_exit_handler+0x14>)
 8005f66:	f000 b869 	b.w	800603c <_fwalk_sglue>
 8005f6a:	bf00      	nop
 8005f6c:	2000000c 	.word	0x2000000c
 8005f70:	08007295 	.word	0x08007295
 8005f74:	2000001c 	.word	0x2000001c

08005f78 <cleanup_stdio>:
 8005f78:	6841      	ldr	r1, [r0, #4]
 8005f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005fac <cleanup_stdio+0x34>)
 8005f7c:	4299      	cmp	r1, r3
 8005f7e:	b510      	push	{r4, lr}
 8005f80:	4604      	mov	r4, r0
 8005f82:	d001      	beq.n	8005f88 <cleanup_stdio+0x10>
 8005f84:	f001 f986 	bl	8007294 <_fflush_r>
 8005f88:	68a1      	ldr	r1, [r4, #8]
 8005f8a:	4b09      	ldr	r3, [pc, #36]	@ (8005fb0 <cleanup_stdio+0x38>)
 8005f8c:	4299      	cmp	r1, r3
 8005f8e:	d002      	beq.n	8005f96 <cleanup_stdio+0x1e>
 8005f90:	4620      	mov	r0, r4
 8005f92:	f001 f97f 	bl	8007294 <_fflush_r>
 8005f96:	68e1      	ldr	r1, [r4, #12]
 8005f98:	4b06      	ldr	r3, [pc, #24]	@ (8005fb4 <cleanup_stdio+0x3c>)
 8005f9a:	4299      	cmp	r1, r3
 8005f9c:	d004      	beq.n	8005fa8 <cleanup_stdio+0x30>
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fa4:	f001 b976 	b.w	8007294 <_fflush_r>
 8005fa8:	bd10      	pop	{r4, pc}
 8005faa:	bf00      	nop
 8005fac:	200008b8 	.word	0x200008b8
 8005fb0:	20000920 	.word	0x20000920
 8005fb4:	20000988 	.word	0x20000988

08005fb8 <global_stdio_init.part.0>:
 8005fb8:	b510      	push	{r4, lr}
 8005fba:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe8 <global_stdio_init.part.0+0x30>)
 8005fbc:	4c0b      	ldr	r4, [pc, #44]	@ (8005fec <global_stdio_init.part.0+0x34>)
 8005fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8005ff0 <global_stdio_init.part.0+0x38>)
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2104      	movs	r1, #4
 8005fc8:	f7ff ff94 	bl	8005ef4 <std>
 8005fcc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	2109      	movs	r1, #9
 8005fd4:	f7ff ff8e 	bl	8005ef4 <std>
 8005fd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fdc:	2202      	movs	r2, #2
 8005fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fe2:	2112      	movs	r1, #18
 8005fe4:	f7ff bf86 	b.w	8005ef4 <std>
 8005fe8:	200009f0 	.word	0x200009f0
 8005fec:	200008b8 	.word	0x200008b8
 8005ff0:	08005f61 	.word	0x08005f61

08005ff4 <__sfp_lock_acquire>:
 8005ff4:	4801      	ldr	r0, [pc, #4]	@ (8005ffc <__sfp_lock_acquire+0x8>)
 8005ff6:	f000 b876 	b.w	80060e6 <__retarget_lock_acquire_recursive>
 8005ffa:	bf00      	nop
 8005ffc:	200009f5 	.word	0x200009f5

08006000 <__sfp_lock_release>:
 8006000:	4801      	ldr	r0, [pc, #4]	@ (8006008 <__sfp_lock_release+0x8>)
 8006002:	f000 b871 	b.w	80060e8 <__retarget_lock_release_recursive>
 8006006:	bf00      	nop
 8006008:	200009f5 	.word	0x200009f5

0800600c <__sinit>:
 800600c:	b510      	push	{r4, lr}
 800600e:	4604      	mov	r4, r0
 8006010:	f7ff fff0 	bl	8005ff4 <__sfp_lock_acquire>
 8006014:	6a23      	ldr	r3, [r4, #32]
 8006016:	b11b      	cbz	r3, 8006020 <__sinit+0x14>
 8006018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800601c:	f7ff bff0 	b.w	8006000 <__sfp_lock_release>
 8006020:	4b04      	ldr	r3, [pc, #16]	@ (8006034 <__sinit+0x28>)
 8006022:	6223      	str	r3, [r4, #32]
 8006024:	4b04      	ldr	r3, [pc, #16]	@ (8006038 <__sinit+0x2c>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1f5      	bne.n	8006018 <__sinit+0xc>
 800602c:	f7ff ffc4 	bl	8005fb8 <global_stdio_init.part.0>
 8006030:	e7f2      	b.n	8006018 <__sinit+0xc>
 8006032:	bf00      	nop
 8006034:	08005f79 	.word	0x08005f79
 8006038:	200009f0 	.word	0x200009f0

0800603c <_fwalk_sglue>:
 800603c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006040:	4607      	mov	r7, r0
 8006042:	4688      	mov	r8, r1
 8006044:	4614      	mov	r4, r2
 8006046:	2600      	movs	r6, #0
 8006048:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800604c:	f1b9 0901 	subs.w	r9, r9, #1
 8006050:	d505      	bpl.n	800605e <_fwalk_sglue+0x22>
 8006052:	6824      	ldr	r4, [r4, #0]
 8006054:	2c00      	cmp	r4, #0
 8006056:	d1f7      	bne.n	8006048 <_fwalk_sglue+0xc>
 8006058:	4630      	mov	r0, r6
 800605a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800605e:	89ab      	ldrh	r3, [r5, #12]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d907      	bls.n	8006074 <_fwalk_sglue+0x38>
 8006064:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006068:	3301      	adds	r3, #1
 800606a:	d003      	beq.n	8006074 <_fwalk_sglue+0x38>
 800606c:	4629      	mov	r1, r5
 800606e:	4638      	mov	r0, r7
 8006070:	47c0      	blx	r8
 8006072:	4306      	orrs	r6, r0
 8006074:	3568      	adds	r5, #104	@ 0x68
 8006076:	e7e9      	b.n	800604c <_fwalk_sglue+0x10>

08006078 <memset>:
 8006078:	4402      	add	r2, r0
 800607a:	4603      	mov	r3, r0
 800607c:	4293      	cmp	r3, r2
 800607e:	d100      	bne.n	8006082 <memset+0xa>
 8006080:	4770      	bx	lr
 8006082:	f803 1b01 	strb.w	r1, [r3], #1
 8006086:	e7f9      	b.n	800607c <memset+0x4>

08006088 <_localeconv_r>:
 8006088:	4800      	ldr	r0, [pc, #0]	@ (800608c <_localeconv_r+0x4>)
 800608a:	4770      	bx	lr
 800608c:	20000158 	.word	0x20000158

08006090 <__errno>:
 8006090:	4b01      	ldr	r3, [pc, #4]	@ (8006098 <__errno+0x8>)
 8006092:	6818      	ldr	r0, [r3, #0]
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	20000018 	.word	0x20000018

0800609c <__libc_init_array>:
 800609c:	b570      	push	{r4, r5, r6, lr}
 800609e:	4d0d      	ldr	r5, [pc, #52]	@ (80060d4 <__libc_init_array+0x38>)
 80060a0:	4c0d      	ldr	r4, [pc, #52]	@ (80060d8 <__libc_init_array+0x3c>)
 80060a2:	1b64      	subs	r4, r4, r5
 80060a4:	10a4      	asrs	r4, r4, #2
 80060a6:	2600      	movs	r6, #0
 80060a8:	42a6      	cmp	r6, r4
 80060aa:	d109      	bne.n	80060c0 <__libc_init_array+0x24>
 80060ac:	4d0b      	ldr	r5, [pc, #44]	@ (80060dc <__libc_init_array+0x40>)
 80060ae:	4c0c      	ldr	r4, [pc, #48]	@ (80060e0 <__libc_init_array+0x44>)
 80060b0:	f002 f8f0 	bl	8008294 <_init>
 80060b4:	1b64      	subs	r4, r4, r5
 80060b6:	10a4      	asrs	r4, r4, #2
 80060b8:	2600      	movs	r6, #0
 80060ba:	42a6      	cmp	r6, r4
 80060bc:	d105      	bne.n	80060ca <__libc_init_array+0x2e>
 80060be:	bd70      	pop	{r4, r5, r6, pc}
 80060c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c4:	4798      	blx	r3
 80060c6:	3601      	adds	r6, #1
 80060c8:	e7ee      	b.n	80060a8 <__libc_init_array+0xc>
 80060ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ce:	4798      	blx	r3
 80060d0:	3601      	adds	r6, #1
 80060d2:	e7f2      	b.n	80060ba <__libc_init_array+0x1e>
 80060d4:	08008778 	.word	0x08008778
 80060d8:	08008778 	.word	0x08008778
 80060dc:	08008778 	.word	0x08008778
 80060e0:	0800877c 	.word	0x0800877c

080060e4 <__retarget_lock_init_recursive>:
 80060e4:	4770      	bx	lr

080060e6 <__retarget_lock_acquire_recursive>:
 80060e6:	4770      	bx	lr

080060e8 <__retarget_lock_release_recursive>:
 80060e8:	4770      	bx	lr

080060ea <quorem>:
 80060ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ee:	6903      	ldr	r3, [r0, #16]
 80060f0:	690c      	ldr	r4, [r1, #16]
 80060f2:	42a3      	cmp	r3, r4
 80060f4:	4607      	mov	r7, r0
 80060f6:	db7e      	blt.n	80061f6 <quorem+0x10c>
 80060f8:	3c01      	subs	r4, #1
 80060fa:	f101 0814 	add.w	r8, r1, #20
 80060fe:	00a3      	lsls	r3, r4, #2
 8006100:	f100 0514 	add.w	r5, r0, #20
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800610a:	9301      	str	r3, [sp, #4]
 800610c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006110:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006114:	3301      	adds	r3, #1
 8006116:	429a      	cmp	r2, r3
 8006118:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800611c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006120:	d32e      	bcc.n	8006180 <quorem+0x96>
 8006122:	f04f 0a00 	mov.w	sl, #0
 8006126:	46c4      	mov	ip, r8
 8006128:	46ae      	mov	lr, r5
 800612a:	46d3      	mov	fp, sl
 800612c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006130:	b298      	uxth	r0, r3
 8006132:	fb06 a000 	mla	r0, r6, r0, sl
 8006136:	0c02      	lsrs	r2, r0, #16
 8006138:	0c1b      	lsrs	r3, r3, #16
 800613a:	fb06 2303 	mla	r3, r6, r3, r2
 800613e:	f8de 2000 	ldr.w	r2, [lr]
 8006142:	b280      	uxth	r0, r0
 8006144:	b292      	uxth	r2, r2
 8006146:	1a12      	subs	r2, r2, r0
 8006148:	445a      	add	r2, fp
 800614a:	f8de 0000 	ldr.w	r0, [lr]
 800614e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006152:	b29b      	uxth	r3, r3
 8006154:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006158:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800615c:	b292      	uxth	r2, r2
 800615e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006162:	45e1      	cmp	r9, ip
 8006164:	f84e 2b04 	str.w	r2, [lr], #4
 8006168:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800616c:	d2de      	bcs.n	800612c <quorem+0x42>
 800616e:	9b00      	ldr	r3, [sp, #0]
 8006170:	58eb      	ldr	r3, [r5, r3]
 8006172:	b92b      	cbnz	r3, 8006180 <quorem+0x96>
 8006174:	9b01      	ldr	r3, [sp, #4]
 8006176:	3b04      	subs	r3, #4
 8006178:	429d      	cmp	r5, r3
 800617a:	461a      	mov	r2, r3
 800617c:	d32f      	bcc.n	80061de <quorem+0xf4>
 800617e:	613c      	str	r4, [r7, #16]
 8006180:	4638      	mov	r0, r7
 8006182:	f001 fb35 	bl	80077f0 <__mcmp>
 8006186:	2800      	cmp	r0, #0
 8006188:	db25      	blt.n	80061d6 <quorem+0xec>
 800618a:	4629      	mov	r1, r5
 800618c:	2000      	movs	r0, #0
 800618e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006192:	f8d1 c000 	ldr.w	ip, [r1]
 8006196:	fa1f fe82 	uxth.w	lr, r2
 800619a:	fa1f f38c 	uxth.w	r3, ip
 800619e:	eba3 030e 	sub.w	r3, r3, lr
 80061a2:	4403      	add	r3, r0
 80061a4:	0c12      	lsrs	r2, r2, #16
 80061a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80061aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061b4:	45c1      	cmp	r9, r8
 80061b6:	f841 3b04 	str.w	r3, [r1], #4
 80061ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80061be:	d2e6      	bcs.n	800618e <quorem+0xa4>
 80061c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061c8:	b922      	cbnz	r2, 80061d4 <quorem+0xea>
 80061ca:	3b04      	subs	r3, #4
 80061cc:	429d      	cmp	r5, r3
 80061ce:	461a      	mov	r2, r3
 80061d0:	d30b      	bcc.n	80061ea <quorem+0x100>
 80061d2:	613c      	str	r4, [r7, #16]
 80061d4:	3601      	adds	r6, #1
 80061d6:	4630      	mov	r0, r6
 80061d8:	b003      	add	sp, #12
 80061da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061de:	6812      	ldr	r2, [r2, #0]
 80061e0:	3b04      	subs	r3, #4
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	d1cb      	bne.n	800617e <quorem+0x94>
 80061e6:	3c01      	subs	r4, #1
 80061e8:	e7c6      	b.n	8006178 <quorem+0x8e>
 80061ea:	6812      	ldr	r2, [r2, #0]
 80061ec:	3b04      	subs	r3, #4
 80061ee:	2a00      	cmp	r2, #0
 80061f0:	d1ef      	bne.n	80061d2 <quorem+0xe8>
 80061f2:	3c01      	subs	r4, #1
 80061f4:	e7ea      	b.n	80061cc <quorem+0xe2>
 80061f6:	2000      	movs	r0, #0
 80061f8:	e7ee      	b.n	80061d8 <quorem+0xee>
 80061fa:	0000      	movs	r0, r0
 80061fc:	0000      	movs	r0, r0
	...

08006200 <_dtoa_r>:
 8006200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006204:	69c7      	ldr	r7, [r0, #28]
 8006206:	b099      	sub	sp, #100	@ 0x64
 8006208:	ed8d 0b02 	vstr	d0, [sp, #8]
 800620c:	ec55 4b10 	vmov	r4, r5, d0
 8006210:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006212:	9109      	str	r1, [sp, #36]	@ 0x24
 8006214:	4683      	mov	fp, r0
 8006216:	920e      	str	r2, [sp, #56]	@ 0x38
 8006218:	9313      	str	r3, [sp, #76]	@ 0x4c
 800621a:	b97f      	cbnz	r7, 800623c <_dtoa_r+0x3c>
 800621c:	2010      	movs	r0, #16
 800621e:	f000 ff0b 	bl	8007038 <malloc>
 8006222:	4602      	mov	r2, r0
 8006224:	f8cb 001c 	str.w	r0, [fp, #28]
 8006228:	b920      	cbnz	r0, 8006234 <_dtoa_r+0x34>
 800622a:	4ba7      	ldr	r3, [pc, #668]	@ (80064c8 <_dtoa_r+0x2c8>)
 800622c:	21ef      	movs	r1, #239	@ 0xef
 800622e:	48a7      	ldr	r0, [pc, #668]	@ (80064cc <_dtoa_r+0x2cc>)
 8006230:	f001 fcd6 	bl	8007be0 <__assert_func>
 8006234:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006238:	6007      	str	r7, [r0, #0]
 800623a:	60c7      	str	r7, [r0, #12]
 800623c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006240:	6819      	ldr	r1, [r3, #0]
 8006242:	b159      	cbz	r1, 800625c <_dtoa_r+0x5c>
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	604a      	str	r2, [r1, #4]
 8006248:	2301      	movs	r3, #1
 800624a:	4093      	lsls	r3, r2
 800624c:	608b      	str	r3, [r1, #8]
 800624e:	4658      	mov	r0, fp
 8006250:	f001 f894 	bl	800737c <_Bfree>
 8006254:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	1e2b      	subs	r3, r5, #0
 800625e:	bfb9      	ittee	lt
 8006260:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006264:	9303      	strlt	r3, [sp, #12]
 8006266:	2300      	movge	r3, #0
 8006268:	6033      	strge	r3, [r6, #0]
 800626a:	9f03      	ldr	r7, [sp, #12]
 800626c:	4b98      	ldr	r3, [pc, #608]	@ (80064d0 <_dtoa_r+0x2d0>)
 800626e:	bfbc      	itt	lt
 8006270:	2201      	movlt	r2, #1
 8006272:	6032      	strlt	r2, [r6, #0]
 8006274:	43bb      	bics	r3, r7
 8006276:	d112      	bne.n	800629e <_dtoa_r+0x9e>
 8006278:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800627a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800627e:	6013      	str	r3, [r2, #0]
 8006280:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006284:	4323      	orrs	r3, r4
 8006286:	f000 854d 	beq.w	8006d24 <_dtoa_r+0xb24>
 800628a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800628c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80064e4 <_dtoa_r+0x2e4>
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 854f 	beq.w	8006d34 <_dtoa_r+0xb34>
 8006296:	f10a 0303 	add.w	r3, sl, #3
 800629a:	f000 bd49 	b.w	8006d30 <_dtoa_r+0xb30>
 800629e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80062a2:	2200      	movs	r2, #0
 80062a4:	ec51 0b17 	vmov	r0, r1, d7
 80062a8:	2300      	movs	r3, #0
 80062aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80062ae:	f7fa fc2b 	bl	8000b08 <__aeabi_dcmpeq>
 80062b2:	4680      	mov	r8, r0
 80062b4:	b158      	cbz	r0, 80062ce <_dtoa_r+0xce>
 80062b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062b8:	2301      	movs	r3, #1
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80062be:	b113      	cbz	r3, 80062c6 <_dtoa_r+0xc6>
 80062c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80062c2:	4b84      	ldr	r3, [pc, #528]	@ (80064d4 <_dtoa_r+0x2d4>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80064e8 <_dtoa_r+0x2e8>
 80062ca:	f000 bd33 	b.w	8006d34 <_dtoa_r+0xb34>
 80062ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80062d2:	aa16      	add	r2, sp, #88	@ 0x58
 80062d4:	a917      	add	r1, sp, #92	@ 0x5c
 80062d6:	4658      	mov	r0, fp
 80062d8:	f001 fb3a 	bl	8007950 <__d2b>
 80062dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80062e0:	4681      	mov	r9, r0
 80062e2:	2e00      	cmp	r6, #0
 80062e4:	d077      	beq.n	80063d6 <_dtoa_r+0x1d6>
 80062e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80062ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006300:	4619      	mov	r1, r3
 8006302:	2200      	movs	r2, #0
 8006304:	4b74      	ldr	r3, [pc, #464]	@ (80064d8 <_dtoa_r+0x2d8>)
 8006306:	f7f9 ffdf 	bl	80002c8 <__aeabi_dsub>
 800630a:	a369      	add	r3, pc, #420	@ (adr r3, 80064b0 <_dtoa_r+0x2b0>)
 800630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006310:	f7fa f992 	bl	8000638 <__aeabi_dmul>
 8006314:	a368      	add	r3, pc, #416	@ (adr r3, 80064b8 <_dtoa_r+0x2b8>)
 8006316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631a:	f7f9 ffd7 	bl	80002cc <__adddf3>
 800631e:	4604      	mov	r4, r0
 8006320:	4630      	mov	r0, r6
 8006322:	460d      	mov	r5, r1
 8006324:	f7fa f91e 	bl	8000564 <__aeabi_i2d>
 8006328:	a365      	add	r3, pc, #404	@ (adr r3, 80064c0 <_dtoa_r+0x2c0>)
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	f7fa f983 	bl	8000638 <__aeabi_dmul>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4620      	mov	r0, r4
 8006338:	4629      	mov	r1, r5
 800633a:	f7f9 ffc7 	bl	80002cc <__adddf3>
 800633e:	4604      	mov	r4, r0
 8006340:	460d      	mov	r5, r1
 8006342:	f7fa fc29 	bl	8000b98 <__aeabi_d2iz>
 8006346:	2200      	movs	r2, #0
 8006348:	4607      	mov	r7, r0
 800634a:	2300      	movs	r3, #0
 800634c:	4620      	mov	r0, r4
 800634e:	4629      	mov	r1, r5
 8006350:	f7fa fbe4 	bl	8000b1c <__aeabi_dcmplt>
 8006354:	b140      	cbz	r0, 8006368 <_dtoa_r+0x168>
 8006356:	4638      	mov	r0, r7
 8006358:	f7fa f904 	bl	8000564 <__aeabi_i2d>
 800635c:	4622      	mov	r2, r4
 800635e:	462b      	mov	r3, r5
 8006360:	f7fa fbd2 	bl	8000b08 <__aeabi_dcmpeq>
 8006364:	b900      	cbnz	r0, 8006368 <_dtoa_r+0x168>
 8006366:	3f01      	subs	r7, #1
 8006368:	2f16      	cmp	r7, #22
 800636a:	d851      	bhi.n	8006410 <_dtoa_r+0x210>
 800636c:	4b5b      	ldr	r3, [pc, #364]	@ (80064dc <_dtoa_r+0x2dc>)
 800636e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006376:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800637a:	f7fa fbcf 	bl	8000b1c <__aeabi_dcmplt>
 800637e:	2800      	cmp	r0, #0
 8006380:	d048      	beq.n	8006414 <_dtoa_r+0x214>
 8006382:	3f01      	subs	r7, #1
 8006384:	2300      	movs	r3, #0
 8006386:	9312      	str	r3, [sp, #72]	@ 0x48
 8006388:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800638a:	1b9b      	subs	r3, r3, r6
 800638c:	1e5a      	subs	r2, r3, #1
 800638e:	bf44      	itt	mi
 8006390:	f1c3 0801 	rsbmi	r8, r3, #1
 8006394:	2300      	movmi	r3, #0
 8006396:	9208      	str	r2, [sp, #32]
 8006398:	bf54      	ite	pl
 800639a:	f04f 0800 	movpl.w	r8, #0
 800639e:	9308      	strmi	r3, [sp, #32]
 80063a0:	2f00      	cmp	r7, #0
 80063a2:	db39      	blt.n	8006418 <_dtoa_r+0x218>
 80063a4:	9b08      	ldr	r3, [sp, #32]
 80063a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80063a8:	443b      	add	r3, r7
 80063aa:	9308      	str	r3, [sp, #32]
 80063ac:	2300      	movs	r3, #0
 80063ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80063b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b2:	2b09      	cmp	r3, #9
 80063b4:	d864      	bhi.n	8006480 <_dtoa_r+0x280>
 80063b6:	2b05      	cmp	r3, #5
 80063b8:	bfc4      	itt	gt
 80063ba:	3b04      	subgt	r3, #4
 80063bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80063be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063c0:	f1a3 0302 	sub.w	r3, r3, #2
 80063c4:	bfcc      	ite	gt
 80063c6:	2400      	movgt	r4, #0
 80063c8:	2401      	movle	r4, #1
 80063ca:	2b03      	cmp	r3, #3
 80063cc:	d863      	bhi.n	8006496 <_dtoa_r+0x296>
 80063ce:	e8df f003 	tbb	[pc, r3]
 80063d2:	372a      	.short	0x372a
 80063d4:	5535      	.short	0x5535
 80063d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80063da:	441e      	add	r6, r3
 80063dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	bfc1      	itttt	gt
 80063e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063e8:	409f      	lslgt	r7, r3
 80063ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063f2:	bfd6      	itet	le
 80063f4:	f1c3 0320 	rsble	r3, r3, #32
 80063f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80063fc:	fa04 f003 	lslle.w	r0, r4, r3
 8006400:	f7fa f8a0 	bl	8000544 <__aeabi_ui2d>
 8006404:	2201      	movs	r2, #1
 8006406:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800640a:	3e01      	subs	r6, #1
 800640c:	9214      	str	r2, [sp, #80]	@ 0x50
 800640e:	e777      	b.n	8006300 <_dtoa_r+0x100>
 8006410:	2301      	movs	r3, #1
 8006412:	e7b8      	b.n	8006386 <_dtoa_r+0x186>
 8006414:	9012      	str	r0, [sp, #72]	@ 0x48
 8006416:	e7b7      	b.n	8006388 <_dtoa_r+0x188>
 8006418:	427b      	negs	r3, r7
 800641a:	930a      	str	r3, [sp, #40]	@ 0x28
 800641c:	2300      	movs	r3, #0
 800641e:	eba8 0807 	sub.w	r8, r8, r7
 8006422:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006424:	e7c4      	b.n	80063b0 <_dtoa_r+0x1b0>
 8006426:	2300      	movs	r3, #0
 8006428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800642a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800642c:	2b00      	cmp	r3, #0
 800642e:	dc35      	bgt.n	800649c <_dtoa_r+0x29c>
 8006430:	2301      	movs	r3, #1
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	9307      	str	r3, [sp, #28]
 8006436:	461a      	mov	r2, r3
 8006438:	920e      	str	r2, [sp, #56]	@ 0x38
 800643a:	e00b      	b.n	8006454 <_dtoa_r+0x254>
 800643c:	2301      	movs	r3, #1
 800643e:	e7f3      	b.n	8006428 <_dtoa_r+0x228>
 8006440:	2300      	movs	r3, #0
 8006442:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006444:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006446:	18fb      	adds	r3, r7, r3
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	3301      	adds	r3, #1
 800644c:	2b01      	cmp	r3, #1
 800644e:	9307      	str	r3, [sp, #28]
 8006450:	bfb8      	it	lt
 8006452:	2301      	movlt	r3, #1
 8006454:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006458:	2100      	movs	r1, #0
 800645a:	2204      	movs	r2, #4
 800645c:	f102 0514 	add.w	r5, r2, #20
 8006460:	429d      	cmp	r5, r3
 8006462:	d91f      	bls.n	80064a4 <_dtoa_r+0x2a4>
 8006464:	6041      	str	r1, [r0, #4]
 8006466:	4658      	mov	r0, fp
 8006468:	f000 ff48 	bl	80072fc <_Balloc>
 800646c:	4682      	mov	sl, r0
 800646e:	2800      	cmp	r0, #0
 8006470:	d13c      	bne.n	80064ec <_dtoa_r+0x2ec>
 8006472:	4b1b      	ldr	r3, [pc, #108]	@ (80064e0 <_dtoa_r+0x2e0>)
 8006474:	4602      	mov	r2, r0
 8006476:	f240 11af 	movw	r1, #431	@ 0x1af
 800647a:	e6d8      	b.n	800622e <_dtoa_r+0x2e>
 800647c:	2301      	movs	r3, #1
 800647e:	e7e0      	b.n	8006442 <_dtoa_r+0x242>
 8006480:	2401      	movs	r4, #1
 8006482:	2300      	movs	r3, #0
 8006484:	9309      	str	r3, [sp, #36]	@ 0x24
 8006486:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006488:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	9307      	str	r3, [sp, #28]
 8006490:	2200      	movs	r2, #0
 8006492:	2312      	movs	r3, #18
 8006494:	e7d0      	b.n	8006438 <_dtoa_r+0x238>
 8006496:	2301      	movs	r3, #1
 8006498:	930b      	str	r3, [sp, #44]	@ 0x2c
 800649a:	e7f5      	b.n	8006488 <_dtoa_r+0x288>
 800649c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800649e:	9300      	str	r3, [sp, #0]
 80064a0:	9307      	str	r3, [sp, #28]
 80064a2:	e7d7      	b.n	8006454 <_dtoa_r+0x254>
 80064a4:	3101      	adds	r1, #1
 80064a6:	0052      	lsls	r2, r2, #1
 80064a8:	e7d8      	b.n	800645c <_dtoa_r+0x25c>
 80064aa:	bf00      	nop
 80064ac:	f3af 8000 	nop.w
 80064b0:	636f4361 	.word	0x636f4361
 80064b4:	3fd287a7 	.word	0x3fd287a7
 80064b8:	8b60c8b3 	.word	0x8b60c8b3
 80064bc:	3fc68a28 	.word	0x3fc68a28
 80064c0:	509f79fb 	.word	0x509f79fb
 80064c4:	3fd34413 	.word	0x3fd34413
 80064c8:	0800843d 	.word	0x0800843d
 80064cc:	08008454 	.word	0x08008454
 80064d0:	7ff00000 	.word	0x7ff00000
 80064d4:	0800840d 	.word	0x0800840d
 80064d8:	3ff80000 	.word	0x3ff80000
 80064dc:	08008560 	.word	0x08008560
 80064e0:	080084ac 	.word	0x080084ac
 80064e4:	08008439 	.word	0x08008439
 80064e8:	0800840c 	.word	0x0800840c
 80064ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064f0:	6018      	str	r0, [r3, #0]
 80064f2:	9b07      	ldr	r3, [sp, #28]
 80064f4:	2b0e      	cmp	r3, #14
 80064f6:	f200 80a4 	bhi.w	8006642 <_dtoa_r+0x442>
 80064fa:	2c00      	cmp	r4, #0
 80064fc:	f000 80a1 	beq.w	8006642 <_dtoa_r+0x442>
 8006500:	2f00      	cmp	r7, #0
 8006502:	dd33      	ble.n	800656c <_dtoa_r+0x36c>
 8006504:	4bad      	ldr	r3, [pc, #692]	@ (80067bc <_dtoa_r+0x5bc>)
 8006506:	f007 020f 	and.w	r2, r7, #15
 800650a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800650e:	ed93 7b00 	vldr	d7, [r3]
 8006512:	05f8      	lsls	r0, r7, #23
 8006514:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006518:	ea4f 1427 	mov.w	r4, r7, asr #4
 800651c:	d516      	bpl.n	800654c <_dtoa_r+0x34c>
 800651e:	4ba8      	ldr	r3, [pc, #672]	@ (80067c0 <_dtoa_r+0x5c0>)
 8006520:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006524:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006528:	f7fa f9b0 	bl	800088c <__aeabi_ddiv>
 800652c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006530:	f004 040f 	and.w	r4, r4, #15
 8006534:	2603      	movs	r6, #3
 8006536:	4da2      	ldr	r5, [pc, #648]	@ (80067c0 <_dtoa_r+0x5c0>)
 8006538:	b954      	cbnz	r4, 8006550 <_dtoa_r+0x350>
 800653a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800653e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006542:	f7fa f9a3 	bl	800088c <__aeabi_ddiv>
 8006546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800654a:	e028      	b.n	800659e <_dtoa_r+0x39e>
 800654c:	2602      	movs	r6, #2
 800654e:	e7f2      	b.n	8006536 <_dtoa_r+0x336>
 8006550:	07e1      	lsls	r1, r4, #31
 8006552:	d508      	bpl.n	8006566 <_dtoa_r+0x366>
 8006554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006558:	e9d5 2300 	ldrd	r2, r3, [r5]
 800655c:	f7fa f86c 	bl	8000638 <__aeabi_dmul>
 8006560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006564:	3601      	adds	r6, #1
 8006566:	1064      	asrs	r4, r4, #1
 8006568:	3508      	adds	r5, #8
 800656a:	e7e5      	b.n	8006538 <_dtoa_r+0x338>
 800656c:	f000 80d2 	beq.w	8006714 <_dtoa_r+0x514>
 8006570:	427c      	negs	r4, r7
 8006572:	4b92      	ldr	r3, [pc, #584]	@ (80067bc <_dtoa_r+0x5bc>)
 8006574:	4d92      	ldr	r5, [pc, #584]	@ (80067c0 <_dtoa_r+0x5c0>)
 8006576:	f004 020f 	and.w	r2, r4, #15
 800657a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006586:	f7fa f857 	bl	8000638 <__aeabi_dmul>
 800658a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800658e:	1124      	asrs	r4, r4, #4
 8006590:	2300      	movs	r3, #0
 8006592:	2602      	movs	r6, #2
 8006594:	2c00      	cmp	r4, #0
 8006596:	f040 80b2 	bne.w	80066fe <_dtoa_r+0x4fe>
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1d3      	bne.n	8006546 <_dtoa_r+0x346>
 800659e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80065a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 80b7 	beq.w	8006718 <_dtoa_r+0x518>
 80065aa:	4b86      	ldr	r3, [pc, #536]	@ (80067c4 <_dtoa_r+0x5c4>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	4620      	mov	r0, r4
 80065b0:	4629      	mov	r1, r5
 80065b2:	f7fa fab3 	bl	8000b1c <__aeabi_dcmplt>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	f000 80ae 	beq.w	8006718 <_dtoa_r+0x518>
 80065bc:	9b07      	ldr	r3, [sp, #28]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 80aa 	beq.w	8006718 <_dtoa_r+0x518>
 80065c4:	9b00      	ldr	r3, [sp, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	dd37      	ble.n	800663a <_dtoa_r+0x43a>
 80065ca:	1e7b      	subs	r3, r7, #1
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	4620      	mov	r0, r4
 80065d0:	4b7d      	ldr	r3, [pc, #500]	@ (80067c8 <_dtoa_r+0x5c8>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	4629      	mov	r1, r5
 80065d6:	f7fa f82f 	bl	8000638 <__aeabi_dmul>
 80065da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065de:	9c00      	ldr	r4, [sp, #0]
 80065e0:	3601      	adds	r6, #1
 80065e2:	4630      	mov	r0, r6
 80065e4:	f7f9 ffbe 	bl	8000564 <__aeabi_i2d>
 80065e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065ec:	f7fa f824 	bl	8000638 <__aeabi_dmul>
 80065f0:	4b76      	ldr	r3, [pc, #472]	@ (80067cc <_dtoa_r+0x5cc>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	f7f9 fe6a 	bl	80002cc <__adddf3>
 80065f8:	4605      	mov	r5, r0
 80065fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065fe:	2c00      	cmp	r4, #0
 8006600:	f040 808d 	bne.w	800671e <_dtoa_r+0x51e>
 8006604:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006608:	4b71      	ldr	r3, [pc, #452]	@ (80067d0 <_dtoa_r+0x5d0>)
 800660a:	2200      	movs	r2, #0
 800660c:	f7f9 fe5c 	bl	80002c8 <__aeabi_dsub>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006618:	462a      	mov	r2, r5
 800661a:	4633      	mov	r3, r6
 800661c:	f7fa fa9c 	bl	8000b58 <__aeabi_dcmpgt>
 8006620:	2800      	cmp	r0, #0
 8006622:	f040 828b 	bne.w	8006b3c <_dtoa_r+0x93c>
 8006626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800662a:	462a      	mov	r2, r5
 800662c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006630:	f7fa fa74 	bl	8000b1c <__aeabi_dcmplt>
 8006634:	2800      	cmp	r0, #0
 8006636:	f040 8128 	bne.w	800688a <_dtoa_r+0x68a>
 800663a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800663e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006642:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006644:	2b00      	cmp	r3, #0
 8006646:	f2c0 815a 	blt.w	80068fe <_dtoa_r+0x6fe>
 800664a:	2f0e      	cmp	r7, #14
 800664c:	f300 8157 	bgt.w	80068fe <_dtoa_r+0x6fe>
 8006650:	4b5a      	ldr	r3, [pc, #360]	@ (80067bc <_dtoa_r+0x5bc>)
 8006652:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006656:	ed93 7b00 	vldr	d7, [r3]
 800665a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800665c:	2b00      	cmp	r3, #0
 800665e:	ed8d 7b00 	vstr	d7, [sp]
 8006662:	da03      	bge.n	800666c <_dtoa_r+0x46c>
 8006664:	9b07      	ldr	r3, [sp, #28]
 8006666:	2b00      	cmp	r3, #0
 8006668:	f340 8101 	ble.w	800686e <_dtoa_r+0x66e>
 800666c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006670:	4656      	mov	r6, sl
 8006672:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006676:	4620      	mov	r0, r4
 8006678:	4629      	mov	r1, r5
 800667a:	f7fa f907 	bl	800088c <__aeabi_ddiv>
 800667e:	f7fa fa8b 	bl	8000b98 <__aeabi_d2iz>
 8006682:	4680      	mov	r8, r0
 8006684:	f7f9 ff6e 	bl	8000564 <__aeabi_i2d>
 8006688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800668c:	f7f9 ffd4 	bl	8000638 <__aeabi_dmul>
 8006690:	4602      	mov	r2, r0
 8006692:	460b      	mov	r3, r1
 8006694:	4620      	mov	r0, r4
 8006696:	4629      	mov	r1, r5
 8006698:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800669c:	f7f9 fe14 	bl	80002c8 <__aeabi_dsub>
 80066a0:	f806 4b01 	strb.w	r4, [r6], #1
 80066a4:	9d07      	ldr	r5, [sp, #28]
 80066a6:	eba6 040a 	sub.w	r4, r6, sl
 80066aa:	42a5      	cmp	r5, r4
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	f040 8117 	bne.w	80068e2 <_dtoa_r+0x6e2>
 80066b4:	f7f9 fe0a 	bl	80002cc <__adddf3>
 80066b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066bc:	4604      	mov	r4, r0
 80066be:	460d      	mov	r5, r1
 80066c0:	f7fa fa4a 	bl	8000b58 <__aeabi_dcmpgt>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	f040 80f9 	bne.w	80068bc <_dtoa_r+0x6bc>
 80066ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066ce:	4620      	mov	r0, r4
 80066d0:	4629      	mov	r1, r5
 80066d2:	f7fa fa19 	bl	8000b08 <__aeabi_dcmpeq>
 80066d6:	b118      	cbz	r0, 80066e0 <_dtoa_r+0x4e0>
 80066d8:	f018 0f01 	tst.w	r8, #1
 80066dc:	f040 80ee 	bne.w	80068bc <_dtoa_r+0x6bc>
 80066e0:	4649      	mov	r1, r9
 80066e2:	4658      	mov	r0, fp
 80066e4:	f000 fe4a 	bl	800737c <_Bfree>
 80066e8:	2300      	movs	r3, #0
 80066ea:	7033      	strb	r3, [r6, #0]
 80066ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80066ee:	3701      	adds	r7, #1
 80066f0:	601f      	str	r7, [r3, #0]
 80066f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 831d 	beq.w	8006d34 <_dtoa_r+0xb34>
 80066fa:	601e      	str	r6, [r3, #0]
 80066fc:	e31a      	b.n	8006d34 <_dtoa_r+0xb34>
 80066fe:	07e2      	lsls	r2, r4, #31
 8006700:	d505      	bpl.n	800670e <_dtoa_r+0x50e>
 8006702:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006706:	f7f9 ff97 	bl	8000638 <__aeabi_dmul>
 800670a:	3601      	adds	r6, #1
 800670c:	2301      	movs	r3, #1
 800670e:	1064      	asrs	r4, r4, #1
 8006710:	3508      	adds	r5, #8
 8006712:	e73f      	b.n	8006594 <_dtoa_r+0x394>
 8006714:	2602      	movs	r6, #2
 8006716:	e742      	b.n	800659e <_dtoa_r+0x39e>
 8006718:	9c07      	ldr	r4, [sp, #28]
 800671a:	9704      	str	r7, [sp, #16]
 800671c:	e761      	b.n	80065e2 <_dtoa_r+0x3e2>
 800671e:	4b27      	ldr	r3, [pc, #156]	@ (80067bc <_dtoa_r+0x5bc>)
 8006720:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006722:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006726:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800672a:	4454      	add	r4, sl
 800672c:	2900      	cmp	r1, #0
 800672e:	d053      	beq.n	80067d8 <_dtoa_r+0x5d8>
 8006730:	4928      	ldr	r1, [pc, #160]	@ (80067d4 <_dtoa_r+0x5d4>)
 8006732:	2000      	movs	r0, #0
 8006734:	f7fa f8aa 	bl	800088c <__aeabi_ddiv>
 8006738:	4633      	mov	r3, r6
 800673a:	462a      	mov	r2, r5
 800673c:	f7f9 fdc4 	bl	80002c8 <__aeabi_dsub>
 8006740:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006744:	4656      	mov	r6, sl
 8006746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800674a:	f7fa fa25 	bl	8000b98 <__aeabi_d2iz>
 800674e:	4605      	mov	r5, r0
 8006750:	f7f9 ff08 	bl	8000564 <__aeabi_i2d>
 8006754:	4602      	mov	r2, r0
 8006756:	460b      	mov	r3, r1
 8006758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800675c:	f7f9 fdb4 	bl	80002c8 <__aeabi_dsub>
 8006760:	3530      	adds	r5, #48	@ 0x30
 8006762:	4602      	mov	r2, r0
 8006764:	460b      	mov	r3, r1
 8006766:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800676a:	f806 5b01 	strb.w	r5, [r6], #1
 800676e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006772:	f7fa f9d3 	bl	8000b1c <__aeabi_dcmplt>
 8006776:	2800      	cmp	r0, #0
 8006778:	d171      	bne.n	800685e <_dtoa_r+0x65e>
 800677a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800677e:	4911      	ldr	r1, [pc, #68]	@ (80067c4 <_dtoa_r+0x5c4>)
 8006780:	2000      	movs	r0, #0
 8006782:	f7f9 fda1 	bl	80002c8 <__aeabi_dsub>
 8006786:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800678a:	f7fa f9c7 	bl	8000b1c <__aeabi_dcmplt>
 800678e:	2800      	cmp	r0, #0
 8006790:	f040 8095 	bne.w	80068be <_dtoa_r+0x6be>
 8006794:	42a6      	cmp	r6, r4
 8006796:	f43f af50 	beq.w	800663a <_dtoa_r+0x43a>
 800679a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800679e:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <_dtoa_r+0x5c8>)
 80067a0:	2200      	movs	r2, #0
 80067a2:	f7f9 ff49 	bl	8000638 <__aeabi_dmul>
 80067a6:	4b08      	ldr	r3, [pc, #32]	@ (80067c8 <_dtoa_r+0x5c8>)
 80067a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067ac:	2200      	movs	r2, #0
 80067ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067b2:	f7f9 ff41 	bl	8000638 <__aeabi_dmul>
 80067b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ba:	e7c4      	b.n	8006746 <_dtoa_r+0x546>
 80067bc:	08008560 	.word	0x08008560
 80067c0:	08008538 	.word	0x08008538
 80067c4:	3ff00000 	.word	0x3ff00000
 80067c8:	40240000 	.word	0x40240000
 80067cc:	401c0000 	.word	0x401c0000
 80067d0:	40140000 	.word	0x40140000
 80067d4:	3fe00000 	.word	0x3fe00000
 80067d8:	4631      	mov	r1, r6
 80067da:	4628      	mov	r0, r5
 80067dc:	f7f9 ff2c 	bl	8000638 <__aeabi_dmul>
 80067e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80067e6:	4656      	mov	r6, sl
 80067e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067ec:	f7fa f9d4 	bl	8000b98 <__aeabi_d2iz>
 80067f0:	4605      	mov	r5, r0
 80067f2:	f7f9 feb7 	bl	8000564 <__aeabi_i2d>
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067fe:	f7f9 fd63 	bl	80002c8 <__aeabi_dsub>
 8006802:	3530      	adds	r5, #48	@ 0x30
 8006804:	f806 5b01 	strb.w	r5, [r6], #1
 8006808:	4602      	mov	r2, r0
 800680a:	460b      	mov	r3, r1
 800680c:	42a6      	cmp	r6, r4
 800680e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006812:	f04f 0200 	mov.w	r2, #0
 8006816:	d124      	bne.n	8006862 <_dtoa_r+0x662>
 8006818:	4bac      	ldr	r3, [pc, #688]	@ (8006acc <_dtoa_r+0x8cc>)
 800681a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800681e:	f7f9 fd55 	bl	80002cc <__adddf3>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800682a:	f7fa f995 	bl	8000b58 <__aeabi_dcmpgt>
 800682e:	2800      	cmp	r0, #0
 8006830:	d145      	bne.n	80068be <_dtoa_r+0x6be>
 8006832:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006836:	49a5      	ldr	r1, [pc, #660]	@ (8006acc <_dtoa_r+0x8cc>)
 8006838:	2000      	movs	r0, #0
 800683a:	f7f9 fd45 	bl	80002c8 <__aeabi_dsub>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006846:	f7fa f969 	bl	8000b1c <__aeabi_dcmplt>
 800684a:	2800      	cmp	r0, #0
 800684c:	f43f aef5 	beq.w	800663a <_dtoa_r+0x43a>
 8006850:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006852:	1e73      	subs	r3, r6, #1
 8006854:	9315      	str	r3, [sp, #84]	@ 0x54
 8006856:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800685a:	2b30      	cmp	r3, #48	@ 0x30
 800685c:	d0f8      	beq.n	8006850 <_dtoa_r+0x650>
 800685e:	9f04      	ldr	r7, [sp, #16]
 8006860:	e73e      	b.n	80066e0 <_dtoa_r+0x4e0>
 8006862:	4b9b      	ldr	r3, [pc, #620]	@ (8006ad0 <_dtoa_r+0x8d0>)
 8006864:	f7f9 fee8 	bl	8000638 <__aeabi_dmul>
 8006868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800686c:	e7bc      	b.n	80067e8 <_dtoa_r+0x5e8>
 800686e:	d10c      	bne.n	800688a <_dtoa_r+0x68a>
 8006870:	4b98      	ldr	r3, [pc, #608]	@ (8006ad4 <_dtoa_r+0x8d4>)
 8006872:	2200      	movs	r2, #0
 8006874:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006878:	f7f9 fede 	bl	8000638 <__aeabi_dmul>
 800687c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006880:	f7fa f960 	bl	8000b44 <__aeabi_dcmpge>
 8006884:	2800      	cmp	r0, #0
 8006886:	f000 8157 	beq.w	8006b38 <_dtoa_r+0x938>
 800688a:	2400      	movs	r4, #0
 800688c:	4625      	mov	r5, r4
 800688e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006890:	43db      	mvns	r3, r3
 8006892:	9304      	str	r3, [sp, #16]
 8006894:	4656      	mov	r6, sl
 8006896:	2700      	movs	r7, #0
 8006898:	4621      	mov	r1, r4
 800689a:	4658      	mov	r0, fp
 800689c:	f000 fd6e 	bl	800737c <_Bfree>
 80068a0:	2d00      	cmp	r5, #0
 80068a2:	d0dc      	beq.n	800685e <_dtoa_r+0x65e>
 80068a4:	b12f      	cbz	r7, 80068b2 <_dtoa_r+0x6b2>
 80068a6:	42af      	cmp	r7, r5
 80068a8:	d003      	beq.n	80068b2 <_dtoa_r+0x6b2>
 80068aa:	4639      	mov	r1, r7
 80068ac:	4658      	mov	r0, fp
 80068ae:	f000 fd65 	bl	800737c <_Bfree>
 80068b2:	4629      	mov	r1, r5
 80068b4:	4658      	mov	r0, fp
 80068b6:	f000 fd61 	bl	800737c <_Bfree>
 80068ba:	e7d0      	b.n	800685e <_dtoa_r+0x65e>
 80068bc:	9704      	str	r7, [sp, #16]
 80068be:	4633      	mov	r3, r6
 80068c0:	461e      	mov	r6, r3
 80068c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068c6:	2a39      	cmp	r2, #57	@ 0x39
 80068c8:	d107      	bne.n	80068da <_dtoa_r+0x6da>
 80068ca:	459a      	cmp	sl, r3
 80068cc:	d1f8      	bne.n	80068c0 <_dtoa_r+0x6c0>
 80068ce:	9a04      	ldr	r2, [sp, #16]
 80068d0:	3201      	adds	r2, #1
 80068d2:	9204      	str	r2, [sp, #16]
 80068d4:	2230      	movs	r2, #48	@ 0x30
 80068d6:	f88a 2000 	strb.w	r2, [sl]
 80068da:	781a      	ldrb	r2, [r3, #0]
 80068dc:	3201      	adds	r2, #1
 80068de:	701a      	strb	r2, [r3, #0]
 80068e0:	e7bd      	b.n	800685e <_dtoa_r+0x65e>
 80068e2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ad0 <_dtoa_r+0x8d0>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	f7f9 fea7 	bl	8000638 <__aeabi_dmul>
 80068ea:	2200      	movs	r2, #0
 80068ec:	2300      	movs	r3, #0
 80068ee:	4604      	mov	r4, r0
 80068f0:	460d      	mov	r5, r1
 80068f2:	f7fa f909 	bl	8000b08 <__aeabi_dcmpeq>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f43f aebb 	beq.w	8006672 <_dtoa_r+0x472>
 80068fc:	e6f0      	b.n	80066e0 <_dtoa_r+0x4e0>
 80068fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006900:	2a00      	cmp	r2, #0
 8006902:	f000 80db 	beq.w	8006abc <_dtoa_r+0x8bc>
 8006906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006908:	2a01      	cmp	r2, #1
 800690a:	f300 80bf 	bgt.w	8006a8c <_dtoa_r+0x88c>
 800690e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006910:	2a00      	cmp	r2, #0
 8006912:	f000 80b7 	beq.w	8006a84 <_dtoa_r+0x884>
 8006916:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800691a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800691c:	4646      	mov	r6, r8
 800691e:	9a08      	ldr	r2, [sp, #32]
 8006920:	2101      	movs	r1, #1
 8006922:	441a      	add	r2, r3
 8006924:	4658      	mov	r0, fp
 8006926:	4498      	add	r8, r3
 8006928:	9208      	str	r2, [sp, #32]
 800692a:	f000 fddb 	bl	80074e4 <__i2b>
 800692e:	4605      	mov	r5, r0
 8006930:	b15e      	cbz	r6, 800694a <_dtoa_r+0x74a>
 8006932:	9b08      	ldr	r3, [sp, #32]
 8006934:	2b00      	cmp	r3, #0
 8006936:	dd08      	ble.n	800694a <_dtoa_r+0x74a>
 8006938:	42b3      	cmp	r3, r6
 800693a:	9a08      	ldr	r2, [sp, #32]
 800693c:	bfa8      	it	ge
 800693e:	4633      	movge	r3, r6
 8006940:	eba8 0803 	sub.w	r8, r8, r3
 8006944:	1af6      	subs	r6, r6, r3
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	9308      	str	r3, [sp, #32]
 800694a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800694c:	b1f3      	cbz	r3, 800698c <_dtoa_r+0x78c>
 800694e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 80b7 	beq.w	8006ac4 <_dtoa_r+0x8c4>
 8006956:	b18c      	cbz	r4, 800697c <_dtoa_r+0x77c>
 8006958:	4629      	mov	r1, r5
 800695a:	4622      	mov	r2, r4
 800695c:	4658      	mov	r0, fp
 800695e:	f000 fe81 	bl	8007664 <__pow5mult>
 8006962:	464a      	mov	r2, r9
 8006964:	4601      	mov	r1, r0
 8006966:	4605      	mov	r5, r0
 8006968:	4658      	mov	r0, fp
 800696a:	f000 fdd1 	bl	8007510 <__multiply>
 800696e:	4649      	mov	r1, r9
 8006970:	9004      	str	r0, [sp, #16]
 8006972:	4658      	mov	r0, fp
 8006974:	f000 fd02 	bl	800737c <_Bfree>
 8006978:	9b04      	ldr	r3, [sp, #16]
 800697a:	4699      	mov	r9, r3
 800697c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800697e:	1b1a      	subs	r2, r3, r4
 8006980:	d004      	beq.n	800698c <_dtoa_r+0x78c>
 8006982:	4649      	mov	r1, r9
 8006984:	4658      	mov	r0, fp
 8006986:	f000 fe6d 	bl	8007664 <__pow5mult>
 800698a:	4681      	mov	r9, r0
 800698c:	2101      	movs	r1, #1
 800698e:	4658      	mov	r0, fp
 8006990:	f000 fda8 	bl	80074e4 <__i2b>
 8006994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006996:	4604      	mov	r4, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 81cf 	beq.w	8006d3c <_dtoa_r+0xb3c>
 800699e:	461a      	mov	r2, r3
 80069a0:	4601      	mov	r1, r0
 80069a2:	4658      	mov	r0, fp
 80069a4:	f000 fe5e 	bl	8007664 <__pow5mult>
 80069a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	4604      	mov	r4, r0
 80069ae:	f300 8095 	bgt.w	8006adc <_dtoa_r+0x8dc>
 80069b2:	9b02      	ldr	r3, [sp, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f040 8087 	bne.w	8006ac8 <_dtoa_r+0x8c8>
 80069ba:	9b03      	ldr	r3, [sp, #12]
 80069bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f040 8089 	bne.w	8006ad8 <_dtoa_r+0x8d8>
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069cc:	0d1b      	lsrs	r3, r3, #20
 80069ce:	051b      	lsls	r3, r3, #20
 80069d0:	b12b      	cbz	r3, 80069de <_dtoa_r+0x7de>
 80069d2:	9b08      	ldr	r3, [sp, #32]
 80069d4:	3301      	adds	r3, #1
 80069d6:	9308      	str	r3, [sp, #32]
 80069d8:	f108 0801 	add.w	r8, r8, #1
 80069dc:	2301      	movs	r3, #1
 80069de:	930a      	str	r3, [sp, #40]	@ 0x28
 80069e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 81b0 	beq.w	8006d48 <_dtoa_r+0xb48>
 80069e8:	6923      	ldr	r3, [r4, #16]
 80069ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069ee:	6918      	ldr	r0, [r3, #16]
 80069f0:	f000 fd2c 	bl	800744c <__hi0bits>
 80069f4:	f1c0 0020 	rsb	r0, r0, #32
 80069f8:	9b08      	ldr	r3, [sp, #32]
 80069fa:	4418      	add	r0, r3
 80069fc:	f010 001f 	ands.w	r0, r0, #31
 8006a00:	d077      	beq.n	8006af2 <_dtoa_r+0x8f2>
 8006a02:	f1c0 0320 	rsb	r3, r0, #32
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	dd6b      	ble.n	8006ae2 <_dtoa_r+0x8e2>
 8006a0a:	9b08      	ldr	r3, [sp, #32]
 8006a0c:	f1c0 001c 	rsb	r0, r0, #28
 8006a10:	4403      	add	r3, r0
 8006a12:	4480      	add	r8, r0
 8006a14:	4406      	add	r6, r0
 8006a16:	9308      	str	r3, [sp, #32]
 8006a18:	f1b8 0f00 	cmp.w	r8, #0
 8006a1c:	dd05      	ble.n	8006a2a <_dtoa_r+0x82a>
 8006a1e:	4649      	mov	r1, r9
 8006a20:	4642      	mov	r2, r8
 8006a22:	4658      	mov	r0, fp
 8006a24:	f000 fe78 	bl	8007718 <__lshift>
 8006a28:	4681      	mov	r9, r0
 8006a2a:	9b08      	ldr	r3, [sp, #32]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dd05      	ble.n	8006a3c <_dtoa_r+0x83c>
 8006a30:	4621      	mov	r1, r4
 8006a32:	461a      	mov	r2, r3
 8006a34:	4658      	mov	r0, fp
 8006a36:	f000 fe6f 	bl	8007718 <__lshift>
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d059      	beq.n	8006af6 <_dtoa_r+0x8f6>
 8006a42:	4621      	mov	r1, r4
 8006a44:	4648      	mov	r0, r9
 8006a46:	f000 fed3 	bl	80077f0 <__mcmp>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	da53      	bge.n	8006af6 <_dtoa_r+0x8f6>
 8006a4e:	1e7b      	subs	r3, r7, #1
 8006a50:	9304      	str	r3, [sp, #16]
 8006a52:	4649      	mov	r1, r9
 8006a54:	2300      	movs	r3, #0
 8006a56:	220a      	movs	r2, #10
 8006a58:	4658      	mov	r0, fp
 8006a5a:	f000 fcb1 	bl	80073c0 <__multadd>
 8006a5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a60:	4681      	mov	r9, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 8172 	beq.w	8006d4c <_dtoa_r+0xb4c>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	220a      	movs	r2, #10
 8006a6e:	4658      	mov	r0, fp
 8006a70:	f000 fca6 	bl	80073c0 <__multadd>
 8006a74:	9b00      	ldr	r3, [sp, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	4605      	mov	r5, r0
 8006a7a:	dc67      	bgt.n	8006b4c <_dtoa_r+0x94c>
 8006a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	dc41      	bgt.n	8006b06 <_dtoa_r+0x906>
 8006a82:	e063      	b.n	8006b4c <_dtoa_r+0x94c>
 8006a84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a8a:	e746      	b.n	800691a <_dtoa_r+0x71a>
 8006a8c:	9b07      	ldr	r3, [sp, #28]
 8006a8e:	1e5c      	subs	r4, r3, #1
 8006a90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a92:	42a3      	cmp	r3, r4
 8006a94:	bfbf      	itttt	lt
 8006a96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006a98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006a9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006a9c:	1ae3      	sublt	r3, r4, r3
 8006a9e:	bfb4      	ite	lt
 8006aa0:	18d2      	addlt	r2, r2, r3
 8006aa2:	1b1c      	subge	r4, r3, r4
 8006aa4:	9b07      	ldr	r3, [sp, #28]
 8006aa6:	bfbc      	itt	lt
 8006aa8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006aaa:	2400      	movlt	r4, #0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	bfb5      	itete	lt
 8006ab0:	eba8 0603 	sublt.w	r6, r8, r3
 8006ab4:	9b07      	ldrge	r3, [sp, #28]
 8006ab6:	2300      	movlt	r3, #0
 8006ab8:	4646      	movge	r6, r8
 8006aba:	e730      	b.n	800691e <_dtoa_r+0x71e>
 8006abc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006abe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006ac0:	4646      	mov	r6, r8
 8006ac2:	e735      	b.n	8006930 <_dtoa_r+0x730>
 8006ac4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ac6:	e75c      	b.n	8006982 <_dtoa_r+0x782>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	e788      	b.n	80069de <_dtoa_r+0x7de>
 8006acc:	3fe00000 	.word	0x3fe00000
 8006ad0:	40240000 	.word	0x40240000
 8006ad4:	40140000 	.word	0x40140000
 8006ad8:	9b02      	ldr	r3, [sp, #8]
 8006ada:	e780      	b.n	80069de <_dtoa_r+0x7de>
 8006adc:	2300      	movs	r3, #0
 8006ade:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ae0:	e782      	b.n	80069e8 <_dtoa_r+0x7e8>
 8006ae2:	d099      	beq.n	8006a18 <_dtoa_r+0x818>
 8006ae4:	9a08      	ldr	r2, [sp, #32]
 8006ae6:	331c      	adds	r3, #28
 8006ae8:	441a      	add	r2, r3
 8006aea:	4498      	add	r8, r3
 8006aec:	441e      	add	r6, r3
 8006aee:	9208      	str	r2, [sp, #32]
 8006af0:	e792      	b.n	8006a18 <_dtoa_r+0x818>
 8006af2:	4603      	mov	r3, r0
 8006af4:	e7f6      	b.n	8006ae4 <_dtoa_r+0x8e4>
 8006af6:	9b07      	ldr	r3, [sp, #28]
 8006af8:	9704      	str	r7, [sp, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	dc20      	bgt.n	8006b40 <_dtoa_r+0x940>
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	dd1e      	ble.n	8006b44 <_dtoa_r+0x944>
 8006b06:	9b00      	ldr	r3, [sp, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f47f aec0 	bne.w	800688e <_dtoa_r+0x68e>
 8006b0e:	4621      	mov	r1, r4
 8006b10:	2205      	movs	r2, #5
 8006b12:	4658      	mov	r0, fp
 8006b14:	f000 fc54 	bl	80073c0 <__multadd>
 8006b18:	4601      	mov	r1, r0
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	4648      	mov	r0, r9
 8006b1e:	f000 fe67 	bl	80077f0 <__mcmp>
 8006b22:	2800      	cmp	r0, #0
 8006b24:	f77f aeb3 	ble.w	800688e <_dtoa_r+0x68e>
 8006b28:	4656      	mov	r6, sl
 8006b2a:	2331      	movs	r3, #49	@ 0x31
 8006b2c:	f806 3b01 	strb.w	r3, [r6], #1
 8006b30:	9b04      	ldr	r3, [sp, #16]
 8006b32:	3301      	adds	r3, #1
 8006b34:	9304      	str	r3, [sp, #16]
 8006b36:	e6ae      	b.n	8006896 <_dtoa_r+0x696>
 8006b38:	9c07      	ldr	r4, [sp, #28]
 8006b3a:	9704      	str	r7, [sp, #16]
 8006b3c:	4625      	mov	r5, r4
 8006b3e:	e7f3      	b.n	8006b28 <_dtoa_r+0x928>
 8006b40:	9b07      	ldr	r3, [sp, #28]
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8104 	beq.w	8006d54 <_dtoa_r+0xb54>
 8006b4c:	2e00      	cmp	r6, #0
 8006b4e:	dd05      	ble.n	8006b5c <_dtoa_r+0x95c>
 8006b50:	4629      	mov	r1, r5
 8006b52:	4632      	mov	r2, r6
 8006b54:	4658      	mov	r0, fp
 8006b56:	f000 fddf 	bl	8007718 <__lshift>
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d05a      	beq.n	8006c18 <_dtoa_r+0xa18>
 8006b62:	6869      	ldr	r1, [r5, #4]
 8006b64:	4658      	mov	r0, fp
 8006b66:	f000 fbc9 	bl	80072fc <_Balloc>
 8006b6a:	4606      	mov	r6, r0
 8006b6c:	b928      	cbnz	r0, 8006b7a <_dtoa_r+0x97a>
 8006b6e:	4b84      	ldr	r3, [pc, #528]	@ (8006d80 <_dtoa_r+0xb80>)
 8006b70:	4602      	mov	r2, r0
 8006b72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b76:	f7ff bb5a 	b.w	800622e <_dtoa_r+0x2e>
 8006b7a:	692a      	ldr	r2, [r5, #16]
 8006b7c:	3202      	adds	r2, #2
 8006b7e:	0092      	lsls	r2, r2, #2
 8006b80:	f105 010c 	add.w	r1, r5, #12
 8006b84:	300c      	adds	r0, #12
 8006b86:	f001 f81d 	bl	8007bc4 <memcpy>
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4658      	mov	r0, fp
 8006b90:	f000 fdc2 	bl	8007718 <__lshift>
 8006b94:	f10a 0301 	add.w	r3, sl, #1
 8006b98:	9307      	str	r3, [sp, #28]
 8006b9a:	9b00      	ldr	r3, [sp, #0]
 8006b9c:	4453      	add	r3, sl
 8006b9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ba0:	9b02      	ldr	r3, [sp, #8]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	462f      	mov	r7, r5
 8006ba8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006baa:	4605      	mov	r5, r0
 8006bac:	9b07      	ldr	r3, [sp, #28]
 8006bae:	4621      	mov	r1, r4
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	4648      	mov	r0, r9
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	f7ff fa98 	bl	80060ea <quorem>
 8006bba:	4639      	mov	r1, r7
 8006bbc:	9002      	str	r0, [sp, #8]
 8006bbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006bc2:	4648      	mov	r0, r9
 8006bc4:	f000 fe14 	bl	80077f0 <__mcmp>
 8006bc8:	462a      	mov	r2, r5
 8006bca:	9008      	str	r0, [sp, #32]
 8006bcc:	4621      	mov	r1, r4
 8006bce:	4658      	mov	r0, fp
 8006bd0:	f000 fe2a 	bl	8007828 <__mdiff>
 8006bd4:	68c2      	ldr	r2, [r0, #12]
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	bb02      	cbnz	r2, 8006c1c <_dtoa_r+0xa1c>
 8006bda:	4601      	mov	r1, r0
 8006bdc:	4648      	mov	r0, r9
 8006bde:	f000 fe07 	bl	80077f0 <__mcmp>
 8006be2:	4602      	mov	r2, r0
 8006be4:	4631      	mov	r1, r6
 8006be6:	4658      	mov	r0, fp
 8006be8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006bea:	f000 fbc7 	bl	800737c <_Bfree>
 8006bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bf2:	9e07      	ldr	r6, [sp, #28]
 8006bf4:	ea43 0102 	orr.w	r1, r3, r2
 8006bf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfa:	4319      	orrs	r1, r3
 8006bfc:	d110      	bne.n	8006c20 <_dtoa_r+0xa20>
 8006bfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c02:	d029      	beq.n	8006c58 <_dtoa_r+0xa58>
 8006c04:	9b08      	ldr	r3, [sp, #32]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	dd02      	ble.n	8006c10 <_dtoa_r+0xa10>
 8006c0a:	9b02      	ldr	r3, [sp, #8]
 8006c0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006c10:	9b00      	ldr	r3, [sp, #0]
 8006c12:	f883 8000 	strb.w	r8, [r3]
 8006c16:	e63f      	b.n	8006898 <_dtoa_r+0x698>
 8006c18:	4628      	mov	r0, r5
 8006c1a:	e7bb      	b.n	8006b94 <_dtoa_r+0x994>
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	e7e1      	b.n	8006be4 <_dtoa_r+0x9e4>
 8006c20:	9b08      	ldr	r3, [sp, #32]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	db04      	blt.n	8006c30 <_dtoa_r+0xa30>
 8006c26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c28:	430b      	orrs	r3, r1
 8006c2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	d120      	bne.n	8006c72 <_dtoa_r+0xa72>
 8006c30:	2a00      	cmp	r2, #0
 8006c32:	dded      	ble.n	8006c10 <_dtoa_r+0xa10>
 8006c34:	4649      	mov	r1, r9
 8006c36:	2201      	movs	r2, #1
 8006c38:	4658      	mov	r0, fp
 8006c3a:	f000 fd6d 	bl	8007718 <__lshift>
 8006c3e:	4621      	mov	r1, r4
 8006c40:	4681      	mov	r9, r0
 8006c42:	f000 fdd5 	bl	80077f0 <__mcmp>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	dc03      	bgt.n	8006c52 <_dtoa_r+0xa52>
 8006c4a:	d1e1      	bne.n	8006c10 <_dtoa_r+0xa10>
 8006c4c:	f018 0f01 	tst.w	r8, #1
 8006c50:	d0de      	beq.n	8006c10 <_dtoa_r+0xa10>
 8006c52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c56:	d1d8      	bne.n	8006c0a <_dtoa_r+0xa0a>
 8006c58:	9a00      	ldr	r2, [sp, #0]
 8006c5a:	2339      	movs	r3, #57	@ 0x39
 8006c5c:	7013      	strb	r3, [r2, #0]
 8006c5e:	4633      	mov	r3, r6
 8006c60:	461e      	mov	r6, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c68:	2a39      	cmp	r2, #57	@ 0x39
 8006c6a:	d052      	beq.n	8006d12 <_dtoa_r+0xb12>
 8006c6c:	3201      	adds	r2, #1
 8006c6e:	701a      	strb	r2, [r3, #0]
 8006c70:	e612      	b.n	8006898 <_dtoa_r+0x698>
 8006c72:	2a00      	cmp	r2, #0
 8006c74:	dd07      	ble.n	8006c86 <_dtoa_r+0xa86>
 8006c76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c7a:	d0ed      	beq.n	8006c58 <_dtoa_r+0xa58>
 8006c7c:	9a00      	ldr	r2, [sp, #0]
 8006c7e:	f108 0301 	add.w	r3, r8, #1
 8006c82:	7013      	strb	r3, [r2, #0]
 8006c84:	e608      	b.n	8006898 <_dtoa_r+0x698>
 8006c86:	9b07      	ldr	r3, [sp, #28]
 8006c88:	9a07      	ldr	r2, [sp, #28]
 8006c8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006c8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d028      	beq.n	8006ce6 <_dtoa_r+0xae6>
 8006c94:	4649      	mov	r1, r9
 8006c96:	2300      	movs	r3, #0
 8006c98:	220a      	movs	r2, #10
 8006c9a:	4658      	mov	r0, fp
 8006c9c:	f000 fb90 	bl	80073c0 <__multadd>
 8006ca0:	42af      	cmp	r7, r5
 8006ca2:	4681      	mov	r9, r0
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	f04f 020a 	mov.w	r2, #10
 8006cac:	4639      	mov	r1, r7
 8006cae:	4658      	mov	r0, fp
 8006cb0:	d107      	bne.n	8006cc2 <_dtoa_r+0xac2>
 8006cb2:	f000 fb85 	bl	80073c0 <__multadd>
 8006cb6:	4607      	mov	r7, r0
 8006cb8:	4605      	mov	r5, r0
 8006cba:	9b07      	ldr	r3, [sp, #28]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	9307      	str	r3, [sp, #28]
 8006cc0:	e774      	b.n	8006bac <_dtoa_r+0x9ac>
 8006cc2:	f000 fb7d 	bl	80073c0 <__multadd>
 8006cc6:	4629      	mov	r1, r5
 8006cc8:	4607      	mov	r7, r0
 8006cca:	2300      	movs	r3, #0
 8006ccc:	220a      	movs	r2, #10
 8006cce:	4658      	mov	r0, fp
 8006cd0:	f000 fb76 	bl	80073c0 <__multadd>
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	e7f0      	b.n	8006cba <_dtoa_r+0xaba>
 8006cd8:	9b00      	ldr	r3, [sp, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	bfcc      	ite	gt
 8006cde:	461e      	movgt	r6, r3
 8006ce0:	2601      	movle	r6, #1
 8006ce2:	4456      	add	r6, sl
 8006ce4:	2700      	movs	r7, #0
 8006ce6:	4649      	mov	r1, r9
 8006ce8:	2201      	movs	r2, #1
 8006cea:	4658      	mov	r0, fp
 8006cec:	f000 fd14 	bl	8007718 <__lshift>
 8006cf0:	4621      	mov	r1, r4
 8006cf2:	4681      	mov	r9, r0
 8006cf4:	f000 fd7c 	bl	80077f0 <__mcmp>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	dcb0      	bgt.n	8006c5e <_dtoa_r+0xa5e>
 8006cfc:	d102      	bne.n	8006d04 <_dtoa_r+0xb04>
 8006cfe:	f018 0f01 	tst.w	r8, #1
 8006d02:	d1ac      	bne.n	8006c5e <_dtoa_r+0xa5e>
 8006d04:	4633      	mov	r3, r6
 8006d06:	461e      	mov	r6, r3
 8006d08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d0c:	2a30      	cmp	r2, #48	@ 0x30
 8006d0e:	d0fa      	beq.n	8006d06 <_dtoa_r+0xb06>
 8006d10:	e5c2      	b.n	8006898 <_dtoa_r+0x698>
 8006d12:	459a      	cmp	sl, r3
 8006d14:	d1a4      	bne.n	8006c60 <_dtoa_r+0xa60>
 8006d16:	9b04      	ldr	r3, [sp, #16]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	9304      	str	r3, [sp, #16]
 8006d1c:	2331      	movs	r3, #49	@ 0x31
 8006d1e:	f88a 3000 	strb.w	r3, [sl]
 8006d22:	e5b9      	b.n	8006898 <_dtoa_r+0x698>
 8006d24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006d84 <_dtoa_r+0xb84>
 8006d2a:	b11b      	cbz	r3, 8006d34 <_dtoa_r+0xb34>
 8006d2c:	f10a 0308 	add.w	r3, sl, #8
 8006d30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006d32:	6013      	str	r3, [r2, #0]
 8006d34:	4650      	mov	r0, sl
 8006d36:	b019      	add	sp, #100	@ 0x64
 8006d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	f77f ae37 	ble.w	80069b2 <_dtoa_r+0x7b2>
 8006d44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d46:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d48:	2001      	movs	r0, #1
 8006d4a:	e655      	b.n	80069f8 <_dtoa_r+0x7f8>
 8006d4c:	9b00      	ldr	r3, [sp, #0]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f77f aed6 	ble.w	8006b00 <_dtoa_r+0x900>
 8006d54:	4656      	mov	r6, sl
 8006d56:	4621      	mov	r1, r4
 8006d58:	4648      	mov	r0, r9
 8006d5a:	f7ff f9c6 	bl	80060ea <quorem>
 8006d5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d62:	f806 8b01 	strb.w	r8, [r6], #1
 8006d66:	9b00      	ldr	r3, [sp, #0]
 8006d68:	eba6 020a 	sub.w	r2, r6, sl
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	ddb3      	ble.n	8006cd8 <_dtoa_r+0xad8>
 8006d70:	4649      	mov	r1, r9
 8006d72:	2300      	movs	r3, #0
 8006d74:	220a      	movs	r2, #10
 8006d76:	4658      	mov	r0, fp
 8006d78:	f000 fb22 	bl	80073c0 <__multadd>
 8006d7c:	4681      	mov	r9, r0
 8006d7e:	e7ea      	b.n	8006d56 <_dtoa_r+0xb56>
 8006d80:	080084ac 	.word	0x080084ac
 8006d84:	08008430 	.word	0x08008430

08006d88 <__ssputs_r>:
 8006d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d8c:	688e      	ldr	r6, [r1, #8]
 8006d8e:	461f      	mov	r7, r3
 8006d90:	42be      	cmp	r6, r7
 8006d92:	680b      	ldr	r3, [r1, #0]
 8006d94:	4682      	mov	sl, r0
 8006d96:	460c      	mov	r4, r1
 8006d98:	4690      	mov	r8, r2
 8006d9a:	d82d      	bhi.n	8006df8 <__ssputs_r+0x70>
 8006d9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006da0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006da4:	d026      	beq.n	8006df4 <__ssputs_r+0x6c>
 8006da6:	6965      	ldr	r5, [r4, #20]
 8006da8:	6909      	ldr	r1, [r1, #16]
 8006daa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006dae:	eba3 0901 	sub.w	r9, r3, r1
 8006db2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006db6:	1c7b      	adds	r3, r7, #1
 8006db8:	444b      	add	r3, r9
 8006dba:	106d      	asrs	r5, r5, #1
 8006dbc:	429d      	cmp	r5, r3
 8006dbe:	bf38      	it	cc
 8006dc0:	461d      	movcc	r5, r3
 8006dc2:	0553      	lsls	r3, r2, #21
 8006dc4:	d527      	bpl.n	8006e16 <__ssputs_r+0x8e>
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	f000 f960 	bl	800708c <_malloc_r>
 8006dcc:	4606      	mov	r6, r0
 8006dce:	b360      	cbz	r0, 8006e2a <__ssputs_r+0xa2>
 8006dd0:	6921      	ldr	r1, [r4, #16]
 8006dd2:	464a      	mov	r2, r9
 8006dd4:	f000 fef6 	bl	8007bc4 <memcpy>
 8006dd8:	89a3      	ldrh	r3, [r4, #12]
 8006dda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006de2:	81a3      	strh	r3, [r4, #12]
 8006de4:	6126      	str	r6, [r4, #16]
 8006de6:	6165      	str	r5, [r4, #20]
 8006de8:	444e      	add	r6, r9
 8006dea:	eba5 0509 	sub.w	r5, r5, r9
 8006dee:	6026      	str	r6, [r4, #0]
 8006df0:	60a5      	str	r5, [r4, #8]
 8006df2:	463e      	mov	r6, r7
 8006df4:	42be      	cmp	r6, r7
 8006df6:	d900      	bls.n	8006dfa <__ssputs_r+0x72>
 8006df8:	463e      	mov	r6, r7
 8006dfa:	6820      	ldr	r0, [r4, #0]
 8006dfc:	4632      	mov	r2, r6
 8006dfe:	4641      	mov	r1, r8
 8006e00:	f000 fe6f 	bl	8007ae2 <memmove>
 8006e04:	68a3      	ldr	r3, [r4, #8]
 8006e06:	1b9b      	subs	r3, r3, r6
 8006e08:	60a3      	str	r3, [r4, #8]
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	4433      	add	r3, r6
 8006e0e:	6023      	str	r3, [r4, #0]
 8006e10:	2000      	movs	r0, #0
 8006e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e16:	462a      	mov	r2, r5
 8006e18:	f000 fe35 	bl	8007a86 <_realloc_r>
 8006e1c:	4606      	mov	r6, r0
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	d1e0      	bne.n	8006de4 <__ssputs_r+0x5c>
 8006e22:	6921      	ldr	r1, [r4, #16]
 8006e24:	4650      	mov	r0, sl
 8006e26:	f000 ff0d 	bl	8007c44 <_free_r>
 8006e2a:	230c      	movs	r3, #12
 8006e2c:	f8ca 3000 	str.w	r3, [sl]
 8006e30:	89a3      	ldrh	r3, [r4, #12]
 8006e32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e36:	81a3      	strh	r3, [r4, #12]
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e3c:	e7e9      	b.n	8006e12 <__ssputs_r+0x8a>
	...

08006e40 <_svfiprintf_r>:
 8006e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e44:	4698      	mov	r8, r3
 8006e46:	898b      	ldrh	r3, [r1, #12]
 8006e48:	061b      	lsls	r3, r3, #24
 8006e4a:	b09d      	sub	sp, #116	@ 0x74
 8006e4c:	4607      	mov	r7, r0
 8006e4e:	460d      	mov	r5, r1
 8006e50:	4614      	mov	r4, r2
 8006e52:	d510      	bpl.n	8006e76 <_svfiprintf_r+0x36>
 8006e54:	690b      	ldr	r3, [r1, #16]
 8006e56:	b973      	cbnz	r3, 8006e76 <_svfiprintf_r+0x36>
 8006e58:	2140      	movs	r1, #64	@ 0x40
 8006e5a:	f000 f917 	bl	800708c <_malloc_r>
 8006e5e:	6028      	str	r0, [r5, #0]
 8006e60:	6128      	str	r0, [r5, #16]
 8006e62:	b930      	cbnz	r0, 8006e72 <_svfiprintf_r+0x32>
 8006e64:	230c      	movs	r3, #12
 8006e66:	603b      	str	r3, [r7, #0]
 8006e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e6c:	b01d      	add	sp, #116	@ 0x74
 8006e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e72:	2340      	movs	r3, #64	@ 0x40
 8006e74:	616b      	str	r3, [r5, #20]
 8006e76:	2300      	movs	r3, #0
 8006e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e7a:	2320      	movs	r3, #32
 8006e7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e80:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e84:	2330      	movs	r3, #48	@ 0x30
 8006e86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007024 <_svfiprintf_r+0x1e4>
 8006e8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e8e:	f04f 0901 	mov.w	r9, #1
 8006e92:	4623      	mov	r3, r4
 8006e94:	469a      	mov	sl, r3
 8006e96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e9a:	b10a      	cbz	r2, 8006ea0 <_svfiprintf_r+0x60>
 8006e9c:	2a25      	cmp	r2, #37	@ 0x25
 8006e9e:	d1f9      	bne.n	8006e94 <_svfiprintf_r+0x54>
 8006ea0:	ebba 0b04 	subs.w	fp, sl, r4
 8006ea4:	d00b      	beq.n	8006ebe <_svfiprintf_r+0x7e>
 8006ea6:	465b      	mov	r3, fp
 8006ea8:	4622      	mov	r2, r4
 8006eaa:	4629      	mov	r1, r5
 8006eac:	4638      	mov	r0, r7
 8006eae:	f7ff ff6b 	bl	8006d88 <__ssputs_r>
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	f000 80a7 	beq.w	8007006 <_svfiprintf_r+0x1c6>
 8006eb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eba:	445a      	add	r2, fp
 8006ebc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 809f 	beq.w	8007006 <_svfiprintf_r+0x1c6>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ece:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ed2:	f10a 0a01 	add.w	sl, sl, #1
 8006ed6:	9304      	str	r3, [sp, #16]
 8006ed8:	9307      	str	r3, [sp, #28]
 8006eda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ede:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ee0:	4654      	mov	r4, sl
 8006ee2:	2205      	movs	r2, #5
 8006ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ee8:	484e      	ldr	r0, [pc, #312]	@ (8007024 <_svfiprintf_r+0x1e4>)
 8006eea:	f7f9 f991 	bl	8000210 <memchr>
 8006eee:	9a04      	ldr	r2, [sp, #16]
 8006ef0:	b9d8      	cbnz	r0, 8006f2a <_svfiprintf_r+0xea>
 8006ef2:	06d0      	lsls	r0, r2, #27
 8006ef4:	bf44      	itt	mi
 8006ef6:	2320      	movmi	r3, #32
 8006ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006efc:	0711      	lsls	r1, r2, #28
 8006efe:	bf44      	itt	mi
 8006f00:	232b      	movmi	r3, #43	@ 0x2b
 8006f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f06:	f89a 3000 	ldrb.w	r3, [sl]
 8006f0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f0c:	d015      	beq.n	8006f3a <_svfiprintf_r+0xfa>
 8006f0e:	9a07      	ldr	r2, [sp, #28]
 8006f10:	4654      	mov	r4, sl
 8006f12:	2000      	movs	r0, #0
 8006f14:	f04f 0c0a 	mov.w	ip, #10
 8006f18:	4621      	mov	r1, r4
 8006f1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f1e:	3b30      	subs	r3, #48	@ 0x30
 8006f20:	2b09      	cmp	r3, #9
 8006f22:	d94b      	bls.n	8006fbc <_svfiprintf_r+0x17c>
 8006f24:	b1b0      	cbz	r0, 8006f54 <_svfiprintf_r+0x114>
 8006f26:	9207      	str	r2, [sp, #28]
 8006f28:	e014      	b.n	8006f54 <_svfiprintf_r+0x114>
 8006f2a:	eba0 0308 	sub.w	r3, r0, r8
 8006f2e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f32:	4313      	orrs	r3, r2
 8006f34:	9304      	str	r3, [sp, #16]
 8006f36:	46a2      	mov	sl, r4
 8006f38:	e7d2      	b.n	8006ee0 <_svfiprintf_r+0xa0>
 8006f3a:	9b03      	ldr	r3, [sp, #12]
 8006f3c:	1d19      	adds	r1, r3, #4
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	9103      	str	r1, [sp, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	bfbb      	ittet	lt
 8006f46:	425b      	neglt	r3, r3
 8006f48:	f042 0202 	orrlt.w	r2, r2, #2
 8006f4c:	9307      	strge	r3, [sp, #28]
 8006f4e:	9307      	strlt	r3, [sp, #28]
 8006f50:	bfb8      	it	lt
 8006f52:	9204      	strlt	r2, [sp, #16]
 8006f54:	7823      	ldrb	r3, [r4, #0]
 8006f56:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f58:	d10a      	bne.n	8006f70 <_svfiprintf_r+0x130>
 8006f5a:	7863      	ldrb	r3, [r4, #1]
 8006f5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f5e:	d132      	bne.n	8006fc6 <_svfiprintf_r+0x186>
 8006f60:	9b03      	ldr	r3, [sp, #12]
 8006f62:	1d1a      	adds	r2, r3, #4
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	9203      	str	r2, [sp, #12]
 8006f68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f6c:	3402      	adds	r4, #2
 8006f6e:	9305      	str	r3, [sp, #20]
 8006f70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007034 <_svfiprintf_r+0x1f4>
 8006f74:	7821      	ldrb	r1, [r4, #0]
 8006f76:	2203      	movs	r2, #3
 8006f78:	4650      	mov	r0, sl
 8006f7a:	f7f9 f949 	bl	8000210 <memchr>
 8006f7e:	b138      	cbz	r0, 8006f90 <_svfiprintf_r+0x150>
 8006f80:	9b04      	ldr	r3, [sp, #16]
 8006f82:	eba0 000a 	sub.w	r0, r0, sl
 8006f86:	2240      	movs	r2, #64	@ 0x40
 8006f88:	4082      	lsls	r2, r0
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	3401      	adds	r4, #1
 8006f8e:	9304      	str	r3, [sp, #16]
 8006f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f94:	4824      	ldr	r0, [pc, #144]	@ (8007028 <_svfiprintf_r+0x1e8>)
 8006f96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f9a:	2206      	movs	r2, #6
 8006f9c:	f7f9 f938 	bl	8000210 <memchr>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d036      	beq.n	8007012 <_svfiprintf_r+0x1d2>
 8006fa4:	4b21      	ldr	r3, [pc, #132]	@ (800702c <_svfiprintf_r+0x1ec>)
 8006fa6:	bb1b      	cbnz	r3, 8006ff0 <_svfiprintf_r+0x1b0>
 8006fa8:	9b03      	ldr	r3, [sp, #12]
 8006faa:	3307      	adds	r3, #7
 8006fac:	f023 0307 	bic.w	r3, r3, #7
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	9303      	str	r3, [sp, #12]
 8006fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb6:	4433      	add	r3, r6
 8006fb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fba:	e76a      	b.n	8006e92 <_svfiprintf_r+0x52>
 8006fbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fc0:	460c      	mov	r4, r1
 8006fc2:	2001      	movs	r0, #1
 8006fc4:	e7a8      	b.n	8006f18 <_svfiprintf_r+0xd8>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	3401      	adds	r4, #1
 8006fca:	9305      	str	r3, [sp, #20]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	f04f 0c0a 	mov.w	ip, #10
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fd8:	3a30      	subs	r2, #48	@ 0x30
 8006fda:	2a09      	cmp	r2, #9
 8006fdc:	d903      	bls.n	8006fe6 <_svfiprintf_r+0x1a6>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d0c6      	beq.n	8006f70 <_svfiprintf_r+0x130>
 8006fe2:	9105      	str	r1, [sp, #20]
 8006fe4:	e7c4      	b.n	8006f70 <_svfiprintf_r+0x130>
 8006fe6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fea:	4604      	mov	r4, r0
 8006fec:	2301      	movs	r3, #1
 8006fee:	e7f0      	b.n	8006fd2 <_svfiprintf_r+0x192>
 8006ff0:	ab03      	add	r3, sp, #12
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	462a      	mov	r2, r5
 8006ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8007030 <_svfiprintf_r+0x1f0>)
 8006ff8:	a904      	add	r1, sp, #16
 8006ffa:	4638      	mov	r0, r7
 8006ffc:	f7fe fba2 	bl	8005744 <_printf_float>
 8007000:	1c42      	adds	r2, r0, #1
 8007002:	4606      	mov	r6, r0
 8007004:	d1d6      	bne.n	8006fb4 <_svfiprintf_r+0x174>
 8007006:	89ab      	ldrh	r3, [r5, #12]
 8007008:	065b      	lsls	r3, r3, #25
 800700a:	f53f af2d 	bmi.w	8006e68 <_svfiprintf_r+0x28>
 800700e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007010:	e72c      	b.n	8006e6c <_svfiprintf_r+0x2c>
 8007012:	ab03      	add	r3, sp, #12
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	462a      	mov	r2, r5
 8007018:	4b05      	ldr	r3, [pc, #20]	@ (8007030 <_svfiprintf_r+0x1f0>)
 800701a:	a904      	add	r1, sp, #16
 800701c:	4638      	mov	r0, r7
 800701e:	f7fe fe29 	bl	8005c74 <_printf_i>
 8007022:	e7ed      	b.n	8007000 <_svfiprintf_r+0x1c0>
 8007024:	080084bd 	.word	0x080084bd
 8007028:	080084c7 	.word	0x080084c7
 800702c:	08005745 	.word	0x08005745
 8007030:	08006d89 	.word	0x08006d89
 8007034:	080084c3 	.word	0x080084c3

08007038 <malloc>:
 8007038:	4b02      	ldr	r3, [pc, #8]	@ (8007044 <malloc+0xc>)
 800703a:	4601      	mov	r1, r0
 800703c:	6818      	ldr	r0, [r3, #0]
 800703e:	f000 b825 	b.w	800708c <_malloc_r>
 8007042:	bf00      	nop
 8007044:	20000018 	.word	0x20000018

08007048 <sbrk_aligned>:
 8007048:	b570      	push	{r4, r5, r6, lr}
 800704a:	4e0f      	ldr	r6, [pc, #60]	@ (8007088 <sbrk_aligned+0x40>)
 800704c:	460c      	mov	r4, r1
 800704e:	6831      	ldr	r1, [r6, #0]
 8007050:	4605      	mov	r5, r0
 8007052:	b911      	cbnz	r1, 800705a <sbrk_aligned+0x12>
 8007054:	f000 fd94 	bl	8007b80 <_sbrk_r>
 8007058:	6030      	str	r0, [r6, #0]
 800705a:	4621      	mov	r1, r4
 800705c:	4628      	mov	r0, r5
 800705e:	f000 fd8f 	bl	8007b80 <_sbrk_r>
 8007062:	1c43      	adds	r3, r0, #1
 8007064:	d103      	bne.n	800706e <sbrk_aligned+0x26>
 8007066:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800706a:	4620      	mov	r0, r4
 800706c:	bd70      	pop	{r4, r5, r6, pc}
 800706e:	1cc4      	adds	r4, r0, #3
 8007070:	f024 0403 	bic.w	r4, r4, #3
 8007074:	42a0      	cmp	r0, r4
 8007076:	d0f8      	beq.n	800706a <sbrk_aligned+0x22>
 8007078:	1a21      	subs	r1, r4, r0
 800707a:	4628      	mov	r0, r5
 800707c:	f000 fd80 	bl	8007b80 <_sbrk_r>
 8007080:	3001      	adds	r0, #1
 8007082:	d1f2      	bne.n	800706a <sbrk_aligned+0x22>
 8007084:	e7ef      	b.n	8007066 <sbrk_aligned+0x1e>
 8007086:	bf00      	nop
 8007088:	200009f8 	.word	0x200009f8

0800708c <_malloc_r>:
 800708c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007090:	1ccd      	adds	r5, r1, #3
 8007092:	f025 0503 	bic.w	r5, r5, #3
 8007096:	3508      	adds	r5, #8
 8007098:	2d0c      	cmp	r5, #12
 800709a:	bf38      	it	cc
 800709c:	250c      	movcc	r5, #12
 800709e:	2d00      	cmp	r5, #0
 80070a0:	4606      	mov	r6, r0
 80070a2:	db01      	blt.n	80070a8 <_malloc_r+0x1c>
 80070a4:	42a9      	cmp	r1, r5
 80070a6:	d904      	bls.n	80070b2 <_malloc_r+0x26>
 80070a8:	230c      	movs	r3, #12
 80070aa:	6033      	str	r3, [r6, #0]
 80070ac:	2000      	movs	r0, #0
 80070ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007188 <_malloc_r+0xfc>
 80070b6:	f000 f915 	bl	80072e4 <__malloc_lock>
 80070ba:	f8d8 3000 	ldr.w	r3, [r8]
 80070be:	461c      	mov	r4, r3
 80070c0:	bb44      	cbnz	r4, 8007114 <_malloc_r+0x88>
 80070c2:	4629      	mov	r1, r5
 80070c4:	4630      	mov	r0, r6
 80070c6:	f7ff ffbf 	bl	8007048 <sbrk_aligned>
 80070ca:	1c43      	adds	r3, r0, #1
 80070cc:	4604      	mov	r4, r0
 80070ce:	d158      	bne.n	8007182 <_malloc_r+0xf6>
 80070d0:	f8d8 4000 	ldr.w	r4, [r8]
 80070d4:	4627      	mov	r7, r4
 80070d6:	2f00      	cmp	r7, #0
 80070d8:	d143      	bne.n	8007162 <_malloc_r+0xd6>
 80070da:	2c00      	cmp	r4, #0
 80070dc:	d04b      	beq.n	8007176 <_malloc_r+0xea>
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	4639      	mov	r1, r7
 80070e2:	4630      	mov	r0, r6
 80070e4:	eb04 0903 	add.w	r9, r4, r3
 80070e8:	f000 fd4a 	bl	8007b80 <_sbrk_r>
 80070ec:	4581      	cmp	r9, r0
 80070ee:	d142      	bne.n	8007176 <_malloc_r+0xea>
 80070f0:	6821      	ldr	r1, [r4, #0]
 80070f2:	1a6d      	subs	r5, r5, r1
 80070f4:	4629      	mov	r1, r5
 80070f6:	4630      	mov	r0, r6
 80070f8:	f7ff ffa6 	bl	8007048 <sbrk_aligned>
 80070fc:	3001      	adds	r0, #1
 80070fe:	d03a      	beq.n	8007176 <_malloc_r+0xea>
 8007100:	6823      	ldr	r3, [r4, #0]
 8007102:	442b      	add	r3, r5
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	f8d8 3000 	ldr.w	r3, [r8]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	bb62      	cbnz	r2, 8007168 <_malloc_r+0xdc>
 800710e:	f8c8 7000 	str.w	r7, [r8]
 8007112:	e00f      	b.n	8007134 <_malloc_r+0xa8>
 8007114:	6822      	ldr	r2, [r4, #0]
 8007116:	1b52      	subs	r2, r2, r5
 8007118:	d420      	bmi.n	800715c <_malloc_r+0xd0>
 800711a:	2a0b      	cmp	r2, #11
 800711c:	d917      	bls.n	800714e <_malloc_r+0xc2>
 800711e:	1961      	adds	r1, r4, r5
 8007120:	42a3      	cmp	r3, r4
 8007122:	6025      	str	r5, [r4, #0]
 8007124:	bf18      	it	ne
 8007126:	6059      	strne	r1, [r3, #4]
 8007128:	6863      	ldr	r3, [r4, #4]
 800712a:	bf08      	it	eq
 800712c:	f8c8 1000 	streq.w	r1, [r8]
 8007130:	5162      	str	r2, [r4, r5]
 8007132:	604b      	str	r3, [r1, #4]
 8007134:	4630      	mov	r0, r6
 8007136:	f000 f8db 	bl	80072f0 <__malloc_unlock>
 800713a:	f104 000b 	add.w	r0, r4, #11
 800713e:	1d23      	adds	r3, r4, #4
 8007140:	f020 0007 	bic.w	r0, r0, #7
 8007144:	1ac2      	subs	r2, r0, r3
 8007146:	bf1c      	itt	ne
 8007148:	1a1b      	subne	r3, r3, r0
 800714a:	50a3      	strne	r3, [r4, r2]
 800714c:	e7af      	b.n	80070ae <_malloc_r+0x22>
 800714e:	6862      	ldr	r2, [r4, #4]
 8007150:	42a3      	cmp	r3, r4
 8007152:	bf0c      	ite	eq
 8007154:	f8c8 2000 	streq.w	r2, [r8]
 8007158:	605a      	strne	r2, [r3, #4]
 800715a:	e7eb      	b.n	8007134 <_malloc_r+0xa8>
 800715c:	4623      	mov	r3, r4
 800715e:	6864      	ldr	r4, [r4, #4]
 8007160:	e7ae      	b.n	80070c0 <_malloc_r+0x34>
 8007162:	463c      	mov	r4, r7
 8007164:	687f      	ldr	r7, [r7, #4]
 8007166:	e7b6      	b.n	80070d6 <_malloc_r+0x4a>
 8007168:	461a      	mov	r2, r3
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	42a3      	cmp	r3, r4
 800716e:	d1fb      	bne.n	8007168 <_malloc_r+0xdc>
 8007170:	2300      	movs	r3, #0
 8007172:	6053      	str	r3, [r2, #4]
 8007174:	e7de      	b.n	8007134 <_malloc_r+0xa8>
 8007176:	230c      	movs	r3, #12
 8007178:	6033      	str	r3, [r6, #0]
 800717a:	4630      	mov	r0, r6
 800717c:	f000 f8b8 	bl	80072f0 <__malloc_unlock>
 8007180:	e794      	b.n	80070ac <_malloc_r+0x20>
 8007182:	6005      	str	r5, [r0, #0]
 8007184:	e7d6      	b.n	8007134 <_malloc_r+0xa8>
 8007186:	bf00      	nop
 8007188:	200009fc 	.word	0x200009fc

0800718c <__sflush_r>:
 800718c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007194:	0716      	lsls	r6, r2, #28
 8007196:	4605      	mov	r5, r0
 8007198:	460c      	mov	r4, r1
 800719a:	d454      	bmi.n	8007246 <__sflush_r+0xba>
 800719c:	684b      	ldr	r3, [r1, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	dc02      	bgt.n	80071a8 <__sflush_r+0x1c>
 80071a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	dd48      	ble.n	800723a <__sflush_r+0xae>
 80071a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071aa:	2e00      	cmp	r6, #0
 80071ac:	d045      	beq.n	800723a <__sflush_r+0xae>
 80071ae:	2300      	movs	r3, #0
 80071b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80071b4:	682f      	ldr	r7, [r5, #0]
 80071b6:	6a21      	ldr	r1, [r4, #32]
 80071b8:	602b      	str	r3, [r5, #0]
 80071ba:	d030      	beq.n	800721e <__sflush_r+0x92>
 80071bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80071be:	89a3      	ldrh	r3, [r4, #12]
 80071c0:	0759      	lsls	r1, r3, #29
 80071c2:	d505      	bpl.n	80071d0 <__sflush_r+0x44>
 80071c4:	6863      	ldr	r3, [r4, #4]
 80071c6:	1ad2      	subs	r2, r2, r3
 80071c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071ca:	b10b      	cbz	r3, 80071d0 <__sflush_r+0x44>
 80071cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071ce:	1ad2      	subs	r2, r2, r3
 80071d0:	2300      	movs	r3, #0
 80071d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071d4:	6a21      	ldr	r1, [r4, #32]
 80071d6:	4628      	mov	r0, r5
 80071d8:	47b0      	blx	r6
 80071da:	1c43      	adds	r3, r0, #1
 80071dc:	89a3      	ldrh	r3, [r4, #12]
 80071de:	d106      	bne.n	80071ee <__sflush_r+0x62>
 80071e0:	6829      	ldr	r1, [r5, #0]
 80071e2:	291d      	cmp	r1, #29
 80071e4:	d82b      	bhi.n	800723e <__sflush_r+0xb2>
 80071e6:	4a2a      	ldr	r2, [pc, #168]	@ (8007290 <__sflush_r+0x104>)
 80071e8:	410a      	asrs	r2, r1
 80071ea:	07d6      	lsls	r6, r2, #31
 80071ec:	d427      	bmi.n	800723e <__sflush_r+0xb2>
 80071ee:	2200      	movs	r2, #0
 80071f0:	6062      	str	r2, [r4, #4]
 80071f2:	04d9      	lsls	r1, r3, #19
 80071f4:	6922      	ldr	r2, [r4, #16]
 80071f6:	6022      	str	r2, [r4, #0]
 80071f8:	d504      	bpl.n	8007204 <__sflush_r+0x78>
 80071fa:	1c42      	adds	r2, r0, #1
 80071fc:	d101      	bne.n	8007202 <__sflush_r+0x76>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	b903      	cbnz	r3, 8007204 <__sflush_r+0x78>
 8007202:	6560      	str	r0, [r4, #84]	@ 0x54
 8007204:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007206:	602f      	str	r7, [r5, #0]
 8007208:	b1b9      	cbz	r1, 800723a <__sflush_r+0xae>
 800720a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800720e:	4299      	cmp	r1, r3
 8007210:	d002      	beq.n	8007218 <__sflush_r+0x8c>
 8007212:	4628      	mov	r0, r5
 8007214:	f000 fd16 	bl	8007c44 <_free_r>
 8007218:	2300      	movs	r3, #0
 800721a:	6363      	str	r3, [r4, #52]	@ 0x34
 800721c:	e00d      	b.n	800723a <__sflush_r+0xae>
 800721e:	2301      	movs	r3, #1
 8007220:	4628      	mov	r0, r5
 8007222:	47b0      	blx	r6
 8007224:	4602      	mov	r2, r0
 8007226:	1c50      	adds	r0, r2, #1
 8007228:	d1c9      	bne.n	80071be <__sflush_r+0x32>
 800722a:	682b      	ldr	r3, [r5, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d0c6      	beq.n	80071be <__sflush_r+0x32>
 8007230:	2b1d      	cmp	r3, #29
 8007232:	d001      	beq.n	8007238 <__sflush_r+0xac>
 8007234:	2b16      	cmp	r3, #22
 8007236:	d11e      	bne.n	8007276 <__sflush_r+0xea>
 8007238:	602f      	str	r7, [r5, #0]
 800723a:	2000      	movs	r0, #0
 800723c:	e022      	b.n	8007284 <__sflush_r+0xf8>
 800723e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007242:	b21b      	sxth	r3, r3
 8007244:	e01b      	b.n	800727e <__sflush_r+0xf2>
 8007246:	690f      	ldr	r7, [r1, #16]
 8007248:	2f00      	cmp	r7, #0
 800724a:	d0f6      	beq.n	800723a <__sflush_r+0xae>
 800724c:	0793      	lsls	r3, r2, #30
 800724e:	680e      	ldr	r6, [r1, #0]
 8007250:	bf08      	it	eq
 8007252:	694b      	ldreq	r3, [r1, #20]
 8007254:	600f      	str	r7, [r1, #0]
 8007256:	bf18      	it	ne
 8007258:	2300      	movne	r3, #0
 800725a:	eba6 0807 	sub.w	r8, r6, r7
 800725e:	608b      	str	r3, [r1, #8]
 8007260:	f1b8 0f00 	cmp.w	r8, #0
 8007264:	dde9      	ble.n	800723a <__sflush_r+0xae>
 8007266:	6a21      	ldr	r1, [r4, #32]
 8007268:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800726a:	4643      	mov	r3, r8
 800726c:	463a      	mov	r2, r7
 800726e:	4628      	mov	r0, r5
 8007270:	47b0      	blx	r6
 8007272:	2800      	cmp	r0, #0
 8007274:	dc08      	bgt.n	8007288 <__sflush_r+0xfc>
 8007276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800727a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800727e:	81a3      	strh	r3, [r4, #12]
 8007280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007288:	4407      	add	r7, r0
 800728a:	eba8 0800 	sub.w	r8, r8, r0
 800728e:	e7e7      	b.n	8007260 <__sflush_r+0xd4>
 8007290:	dfbffffe 	.word	0xdfbffffe

08007294 <_fflush_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	690b      	ldr	r3, [r1, #16]
 8007298:	4605      	mov	r5, r0
 800729a:	460c      	mov	r4, r1
 800729c:	b913      	cbnz	r3, 80072a4 <_fflush_r+0x10>
 800729e:	2500      	movs	r5, #0
 80072a0:	4628      	mov	r0, r5
 80072a2:	bd38      	pop	{r3, r4, r5, pc}
 80072a4:	b118      	cbz	r0, 80072ae <_fflush_r+0x1a>
 80072a6:	6a03      	ldr	r3, [r0, #32]
 80072a8:	b90b      	cbnz	r3, 80072ae <_fflush_r+0x1a>
 80072aa:	f7fe feaf 	bl	800600c <__sinit>
 80072ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0f3      	beq.n	800729e <_fflush_r+0xa>
 80072b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072b8:	07d0      	lsls	r0, r2, #31
 80072ba:	d404      	bmi.n	80072c6 <_fflush_r+0x32>
 80072bc:	0599      	lsls	r1, r3, #22
 80072be:	d402      	bmi.n	80072c6 <_fflush_r+0x32>
 80072c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072c2:	f7fe ff10 	bl	80060e6 <__retarget_lock_acquire_recursive>
 80072c6:	4628      	mov	r0, r5
 80072c8:	4621      	mov	r1, r4
 80072ca:	f7ff ff5f 	bl	800718c <__sflush_r>
 80072ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072d0:	07da      	lsls	r2, r3, #31
 80072d2:	4605      	mov	r5, r0
 80072d4:	d4e4      	bmi.n	80072a0 <_fflush_r+0xc>
 80072d6:	89a3      	ldrh	r3, [r4, #12]
 80072d8:	059b      	lsls	r3, r3, #22
 80072da:	d4e1      	bmi.n	80072a0 <_fflush_r+0xc>
 80072dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072de:	f7fe ff03 	bl	80060e8 <__retarget_lock_release_recursive>
 80072e2:	e7dd      	b.n	80072a0 <_fflush_r+0xc>

080072e4 <__malloc_lock>:
 80072e4:	4801      	ldr	r0, [pc, #4]	@ (80072ec <__malloc_lock+0x8>)
 80072e6:	f7fe befe 	b.w	80060e6 <__retarget_lock_acquire_recursive>
 80072ea:	bf00      	nop
 80072ec:	200009f4 	.word	0x200009f4

080072f0 <__malloc_unlock>:
 80072f0:	4801      	ldr	r0, [pc, #4]	@ (80072f8 <__malloc_unlock+0x8>)
 80072f2:	f7fe bef9 	b.w	80060e8 <__retarget_lock_release_recursive>
 80072f6:	bf00      	nop
 80072f8:	200009f4 	.word	0x200009f4

080072fc <_Balloc>:
 80072fc:	b570      	push	{r4, r5, r6, lr}
 80072fe:	69c6      	ldr	r6, [r0, #28]
 8007300:	4604      	mov	r4, r0
 8007302:	460d      	mov	r5, r1
 8007304:	b976      	cbnz	r6, 8007324 <_Balloc+0x28>
 8007306:	2010      	movs	r0, #16
 8007308:	f7ff fe96 	bl	8007038 <malloc>
 800730c:	4602      	mov	r2, r0
 800730e:	61e0      	str	r0, [r4, #28]
 8007310:	b920      	cbnz	r0, 800731c <_Balloc+0x20>
 8007312:	4b18      	ldr	r3, [pc, #96]	@ (8007374 <_Balloc+0x78>)
 8007314:	4818      	ldr	r0, [pc, #96]	@ (8007378 <_Balloc+0x7c>)
 8007316:	216b      	movs	r1, #107	@ 0x6b
 8007318:	f000 fc62 	bl	8007be0 <__assert_func>
 800731c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007320:	6006      	str	r6, [r0, #0]
 8007322:	60c6      	str	r6, [r0, #12]
 8007324:	69e6      	ldr	r6, [r4, #28]
 8007326:	68f3      	ldr	r3, [r6, #12]
 8007328:	b183      	cbz	r3, 800734c <_Balloc+0x50>
 800732a:	69e3      	ldr	r3, [r4, #28]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007332:	b9b8      	cbnz	r0, 8007364 <_Balloc+0x68>
 8007334:	2101      	movs	r1, #1
 8007336:	fa01 f605 	lsl.w	r6, r1, r5
 800733a:	1d72      	adds	r2, r6, #5
 800733c:	0092      	lsls	r2, r2, #2
 800733e:	4620      	mov	r0, r4
 8007340:	f000 fc6c 	bl	8007c1c <_calloc_r>
 8007344:	b160      	cbz	r0, 8007360 <_Balloc+0x64>
 8007346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800734a:	e00e      	b.n	800736a <_Balloc+0x6e>
 800734c:	2221      	movs	r2, #33	@ 0x21
 800734e:	2104      	movs	r1, #4
 8007350:	4620      	mov	r0, r4
 8007352:	f000 fc63 	bl	8007c1c <_calloc_r>
 8007356:	69e3      	ldr	r3, [r4, #28]
 8007358:	60f0      	str	r0, [r6, #12]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1e4      	bne.n	800732a <_Balloc+0x2e>
 8007360:	2000      	movs	r0, #0
 8007362:	bd70      	pop	{r4, r5, r6, pc}
 8007364:	6802      	ldr	r2, [r0, #0]
 8007366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800736a:	2300      	movs	r3, #0
 800736c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007370:	e7f7      	b.n	8007362 <_Balloc+0x66>
 8007372:	bf00      	nop
 8007374:	0800843d 	.word	0x0800843d
 8007378:	080084ce 	.word	0x080084ce

0800737c <_Bfree>:
 800737c:	b570      	push	{r4, r5, r6, lr}
 800737e:	69c6      	ldr	r6, [r0, #28]
 8007380:	4605      	mov	r5, r0
 8007382:	460c      	mov	r4, r1
 8007384:	b976      	cbnz	r6, 80073a4 <_Bfree+0x28>
 8007386:	2010      	movs	r0, #16
 8007388:	f7ff fe56 	bl	8007038 <malloc>
 800738c:	4602      	mov	r2, r0
 800738e:	61e8      	str	r0, [r5, #28]
 8007390:	b920      	cbnz	r0, 800739c <_Bfree+0x20>
 8007392:	4b09      	ldr	r3, [pc, #36]	@ (80073b8 <_Bfree+0x3c>)
 8007394:	4809      	ldr	r0, [pc, #36]	@ (80073bc <_Bfree+0x40>)
 8007396:	218f      	movs	r1, #143	@ 0x8f
 8007398:	f000 fc22 	bl	8007be0 <__assert_func>
 800739c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073a0:	6006      	str	r6, [r0, #0]
 80073a2:	60c6      	str	r6, [r0, #12]
 80073a4:	b13c      	cbz	r4, 80073b6 <_Bfree+0x3a>
 80073a6:	69eb      	ldr	r3, [r5, #28]
 80073a8:	6862      	ldr	r2, [r4, #4]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073b0:	6021      	str	r1, [r4, #0]
 80073b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073b6:	bd70      	pop	{r4, r5, r6, pc}
 80073b8:	0800843d 	.word	0x0800843d
 80073bc:	080084ce 	.word	0x080084ce

080073c0 <__multadd>:
 80073c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c4:	690d      	ldr	r5, [r1, #16]
 80073c6:	4607      	mov	r7, r0
 80073c8:	460c      	mov	r4, r1
 80073ca:	461e      	mov	r6, r3
 80073cc:	f101 0c14 	add.w	ip, r1, #20
 80073d0:	2000      	movs	r0, #0
 80073d2:	f8dc 3000 	ldr.w	r3, [ip]
 80073d6:	b299      	uxth	r1, r3
 80073d8:	fb02 6101 	mla	r1, r2, r1, r6
 80073dc:	0c1e      	lsrs	r6, r3, #16
 80073de:	0c0b      	lsrs	r3, r1, #16
 80073e0:	fb02 3306 	mla	r3, r2, r6, r3
 80073e4:	b289      	uxth	r1, r1
 80073e6:	3001      	adds	r0, #1
 80073e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073ec:	4285      	cmp	r5, r0
 80073ee:	f84c 1b04 	str.w	r1, [ip], #4
 80073f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073f6:	dcec      	bgt.n	80073d2 <__multadd+0x12>
 80073f8:	b30e      	cbz	r6, 800743e <__multadd+0x7e>
 80073fa:	68a3      	ldr	r3, [r4, #8]
 80073fc:	42ab      	cmp	r3, r5
 80073fe:	dc19      	bgt.n	8007434 <__multadd+0x74>
 8007400:	6861      	ldr	r1, [r4, #4]
 8007402:	4638      	mov	r0, r7
 8007404:	3101      	adds	r1, #1
 8007406:	f7ff ff79 	bl	80072fc <_Balloc>
 800740a:	4680      	mov	r8, r0
 800740c:	b928      	cbnz	r0, 800741a <__multadd+0x5a>
 800740e:	4602      	mov	r2, r0
 8007410:	4b0c      	ldr	r3, [pc, #48]	@ (8007444 <__multadd+0x84>)
 8007412:	480d      	ldr	r0, [pc, #52]	@ (8007448 <__multadd+0x88>)
 8007414:	21ba      	movs	r1, #186	@ 0xba
 8007416:	f000 fbe3 	bl	8007be0 <__assert_func>
 800741a:	6922      	ldr	r2, [r4, #16]
 800741c:	3202      	adds	r2, #2
 800741e:	f104 010c 	add.w	r1, r4, #12
 8007422:	0092      	lsls	r2, r2, #2
 8007424:	300c      	adds	r0, #12
 8007426:	f000 fbcd 	bl	8007bc4 <memcpy>
 800742a:	4621      	mov	r1, r4
 800742c:	4638      	mov	r0, r7
 800742e:	f7ff ffa5 	bl	800737c <_Bfree>
 8007432:	4644      	mov	r4, r8
 8007434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007438:	3501      	adds	r5, #1
 800743a:	615e      	str	r6, [r3, #20]
 800743c:	6125      	str	r5, [r4, #16]
 800743e:	4620      	mov	r0, r4
 8007440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007444:	080084ac 	.word	0x080084ac
 8007448:	080084ce 	.word	0x080084ce

0800744c <__hi0bits>:
 800744c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007450:	4603      	mov	r3, r0
 8007452:	bf36      	itet	cc
 8007454:	0403      	lslcc	r3, r0, #16
 8007456:	2000      	movcs	r0, #0
 8007458:	2010      	movcc	r0, #16
 800745a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800745e:	bf3c      	itt	cc
 8007460:	021b      	lslcc	r3, r3, #8
 8007462:	3008      	addcc	r0, #8
 8007464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007468:	bf3c      	itt	cc
 800746a:	011b      	lslcc	r3, r3, #4
 800746c:	3004      	addcc	r0, #4
 800746e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007472:	bf3c      	itt	cc
 8007474:	009b      	lslcc	r3, r3, #2
 8007476:	3002      	addcc	r0, #2
 8007478:	2b00      	cmp	r3, #0
 800747a:	db05      	blt.n	8007488 <__hi0bits+0x3c>
 800747c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007480:	f100 0001 	add.w	r0, r0, #1
 8007484:	bf08      	it	eq
 8007486:	2020      	moveq	r0, #32
 8007488:	4770      	bx	lr

0800748a <__lo0bits>:
 800748a:	6803      	ldr	r3, [r0, #0]
 800748c:	4602      	mov	r2, r0
 800748e:	f013 0007 	ands.w	r0, r3, #7
 8007492:	d00b      	beq.n	80074ac <__lo0bits+0x22>
 8007494:	07d9      	lsls	r1, r3, #31
 8007496:	d421      	bmi.n	80074dc <__lo0bits+0x52>
 8007498:	0798      	lsls	r0, r3, #30
 800749a:	bf49      	itett	mi
 800749c:	085b      	lsrmi	r3, r3, #1
 800749e:	089b      	lsrpl	r3, r3, #2
 80074a0:	2001      	movmi	r0, #1
 80074a2:	6013      	strmi	r3, [r2, #0]
 80074a4:	bf5c      	itt	pl
 80074a6:	6013      	strpl	r3, [r2, #0]
 80074a8:	2002      	movpl	r0, #2
 80074aa:	4770      	bx	lr
 80074ac:	b299      	uxth	r1, r3
 80074ae:	b909      	cbnz	r1, 80074b4 <__lo0bits+0x2a>
 80074b0:	0c1b      	lsrs	r3, r3, #16
 80074b2:	2010      	movs	r0, #16
 80074b4:	b2d9      	uxtb	r1, r3
 80074b6:	b909      	cbnz	r1, 80074bc <__lo0bits+0x32>
 80074b8:	3008      	adds	r0, #8
 80074ba:	0a1b      	lsrs	r3, r3, #8
 80074bc:	0719      	lsls	r1, r3, #28
 80074be:	bf04      	itt	eq
 80074c0:	091b      	lsreq	r3, r3, #4
 80074c2:	3004      	addeq	r0, #4
 80074c4:	0799      	lsls	r1, r3, #30
 80074c6:	bf04      	itt	eq
 80074c8:	089b      	lsreq	r3, r3, #2
 80074ca:	3002      	addeq	r0, #2
 80074cc:	07d9      	lsls	r1, r3, #31
 80074ce:	d403      	bmi.n	80074d8 <__lo0bits+0x4e>
 80074d0:	085b      	lsrs	r3, r3, #1
 80074d2:	f100 0001 	add.w	r0, r0, #1
 80074d6:	d003      	beq.n	80074e0 <__lo0bits+0x56>
 80074d8:	6013      	str	r3, [r2, #0]
 80074da:	4770      	bx	lr
 80074dc:	2000      	movs	r0, #0
 80074de:	4770      	bx	lr
 80074e0:	2020      	movs	r0, #32
 80074e2:	4770      	bx	lr

080074e4 <__i2b>:
 80074e4:	b510      	push	{r4, lr}
 80074e6:	460c      	mov	r4, r1
 80074e8:	2101      	movs	r1, #1
 80074ea:	f7ff ff07 	bl	80072fc <_Balloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	b928      	cbnz	r0, 80074fe <__i2b+0x1a>
 80074f2:	4b05      	ldr	r3, [pc, #20]	@ (8007508 <__i2b+0x24>)
 80074f4:	4805      	ldr	r0, [pc, #20]	@ (800750c <__i2b+0x28>)
 80074f6:	f240 1145 	movw	r1, #325	@ 0x145
 80074fa:	f000 fb71 	bl	8007be0 <__assert_func>
 80074fe:	2301      	movs	r3, #1
 8007500:	6144      	str	r4, [r0, #20]
 8007502:	6103      	str	r3, [r0, #16]
 8007504:	bd10      	pop	{r4, pc}
 8007506:	bf00      	nop
 8007508:	080084ac 	.word	0x080084ac
 800750c:	080084ce 	.word	0x080084ce

08007510 <__multiply>:
 8007510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007514:	4614      	mov	r4, r2
 8007516:	690a      	ldr	r2, [r1, #16]
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	429a      	cmp	r2, r3
 800751c:	bfa8      	it	ge
 800751e:	4623      	movge	r3, r4
 8007520:	460f      	mov	r7, r1
 8007522:	bfa4      	itt	ge
 8007524:	460c      	movge	r4, r1
 8007526:	461f      	movge	r7, r3
 8007528:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800752c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007530:	68a3      	ldr	r3, [r4, #8]
 8007532:	6861      	ldr	r1, [r4, #4]
 8007534:	eb0a 0609 	add.w	r6, sl, r9
 8007538:	42b3      	cmp	r3, r6
 800753a:	b085      	sub	sp, #20
 800753c:	bfb8      	it	lt
 800753e:	3101      	addlt	r1, #1
 8007540:	f7ff fedc 	bl	80072fc <_Balloc>
 8007544:	b930      	cbnz	r0, 8007554 <__multiply+0x44>
 8007546:	4602      	mov	r2, r0
 8007548:	4b44      	ldr	r3, [pc, #272]	@ (800765c <__multiply+0x14c>)
 800754a:	4845      	ldr	r0, [pc, #276]	@ (8007660 <__multiply+0x150>)
 800754c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007550:	f000 fb46 	bl	8007be0 <__assert_func>
 8007554:	f100 0514 	add.w	r5, r0, #20
 8007558:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800755c:	462b      	mov	r3, r5
 800755e:	2200      	movs	r2, #0
 8007560:	4543      	cmp	r3, r8
 8007562:	d321      	bcc.n	80075a8 <__multiply+0x98>
 8007564:	f107 0114 	add.w	r1, r7, #20
 8007568:	f104 0214 	add.w	r2, r4, #20
 800756c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007570:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007574:	9302      	str	r3, [sp, #8]
 8007576:	1b13      	subs	r3, r2, r4
 8007578:	3b15      	subs	r3, #21
 800757a:	f023 0303 	bic.w	r3, r3, #3
 800757e:	3304      	adds	r3, #4
 8007580:	f104 0715 	add.w	r7, r4, #21
 8007584:	42ba      	cmp	r2, r7
 8007586:	bf38      	it	cc
 8007588:	2304      	movcc	r3, #4
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	9b02      	ldr	r3, [sp, #8]
 800758e:	9103      	str	r1, [sp, #12]
 8007590:	428b      	cmp	r3, r1
 8007592:	d80c      	bhi.n	80075ae <__multiply+0x9e>
 8007594:	2e00      	cmp	r6, #0
 8007596:	dd03      	ble.n	80075a0 <__multiply+0x90>
 8007598:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800759c:	2b00      	cmp	r3, #0
 800759e:	d05b      	beq.n	8007658 <__multiply+0x148>
 80075a0:	6106      	str	r6, [r0, #16]
 80075a2:	b005      	add	sp, #20
 80075a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a8:	f843 2b04 	str.w	r2, [r3], #4
 80075ac:	e7d8      	b.n	8007560 <__multiply+0x50>
 80075ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80075b2:	f1ba 0f00 	cmp.w	sl, #0
 80075b6:	d024      	beq.n	8007602 <__multiply+0xf2>
 80075b8:	f104 0e14 	add.w	lr, r4, #20
 80075bc:	46a9      	mov	r9, r5
 80075be:	f04f 0c00 	mov.w	ip, #0
 80075c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80075c6:	f8d9 3000 	ldr.w	r3, [r9]
 80075ca:	fa1f fb87 	uxth.w	fp, r7
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	fb0a 330b 	mla	r3, sl, fp, r3
 80075d4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80075d8:	f8d9 7000 	ldr.w	r7, [r9]
 80075dc:	4463      	add	r3, ip
 80075de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80075e2:	fb0a c70b 	mla	r7, sl, fp, ip
 80075e6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80075f0:	4572      	cmp	r2, lr
 80075f2:	f849 3b04 	str.w	r3, [r9], #4
 80075f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80075fa:	d8e2      	bhi.n	80075c2 <__multiply+0xb2>
 80075fc:	9b01      	ldr	r3, [sp, #4]
 80075fe:	f845 c003 	str.w	ip, [r5, r3]
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007608:	3104      	adds	r1, #4
 800760a:	f1b9 0f00 	cmp.w	r9, #0
 800760e:	d021      	beq.n	8007654 <__multiply+0x144>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	f104 0c14 	add.w	ip, r4, #20
 8007616:	46ae      	mov	lr, r5
 8007618:	f04f 0a00 	mov.w	sl, #0
 800761c:	f8bc b000 	ldrh.w	fp, [ip]
 8007620:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007624:	fb09 770b 	mla	r7, r9, fp, r7
 8007628:	4457      	add	r7, sl
 800762a:	b29b      	uxth	r3, r3
 800762c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007630:	f84e 3b04 	str.w	r3, [lr], #4
 8007634:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007638:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800763c:	f8be 3000 	ldrh.w	r3, [lr]
 8007640:	fb09 330a 	mla	r3, r9, sl, r3
 8007644:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007648:	4562      	cmp	r2, ip
 800764a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800764e:	d8e5      	bhi.n	800761c <__multiply+0x10c>
 8007650:	9f01      	ldr	r7, [sp, #4]
 8007652:	51eb      	str	r3, [r5, r7]
 8007654:	3504      	adds	r5, #4
 8007656:	e799      	b.n	800758c <__multiply+0x7c>
 8007658:	3e01      	subs	r6, #1
 800765a:	e79b      	b.n	8007594 <__multiply+0x84>
 800765c:	080084ac 	.word	0x080084ac
 8007660:	080084ce 	.word	0x080084ce

08007664 <__pow5mult>:
 8007664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007668:	4615      	mov	r5, r2
 800766a:	f012 0203 	ands.w	r2, r2, #3
 800766e:	4607      	mov	r7, r0
 8007670:	460e      	mov	r6, r1
 8007672:	d007      	beq.n	8007684 <__pow5mult+0x20>
 8007674:	4c25      	ldr	r4, [pc, #148]	@ (800770c <__pow5mult+0xa8>)
 8007676:	3a01      	subs	r2, #1
 8007678:	2300      	movs	r3, #0
 800767a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800767e:	f7ff fe9f 	bl	80073c0 <__multadd>
 8007682:	4606      	mov	r6, r0
 8007684:	10ad      	asrs	r5, r5, #2
 8007686:	d03d      	beq.n	8007704 <__pow5mult+0xa0>
 8007688:	69fc      	ldr	r4, [r7, #28]
 800768a:	b97c      	cbnz	r4, 80076ac <__pow5mult+0x48>
 800768c:	2010      	movs	r0, #16
 800768e:	f7ff fcd3 	bl	8007038 <malloc>
 8007692:	4602      	mov	r2, r0
 8007694:	61f8      	str	r0, [r7, #28]
 8007696:	b928      	cbnz	r0, 80076a4 <__pow5mult+0x40>
 8007698:	4b1d      	ldr	r3, [pc, #116]	@ (8007710 <__pow5mult+0xac>)
 800769a:	481e      	ldr	r0, [pc, #120]	@ (8007714 <__pow5mult+0xb0>)
 800769c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80076a0:	f000 fa9e 	bl	8007be0 <__assert_func>
 80076a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076a8:	6004      	str	r4, [r0, #0]
 80076aa:	60c4      	str	r4, [r0, #12]
 80076ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80076b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076b4:	b94c      	cbnz	r4, 80076ca <__pow5mult+0x66>
 80076b6:	f240 2171 	movw	r1, #625	@ 0x271
 80076ba:	4638      	mov	r0, r7
 80076bc:	f7ff ff12 	bl	80074e4 <__i2b>
 80076c0:	2300      	movs	r3, #0
 80076c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80076c6:	4604      	mov	r4, r0
 80076c8:	6003      	str	r3, [r0, #0]
 80076ca:	f04f 0900 	mov.w	r9, #0
 80076ce:	07eb      	lsls	r3, r5, #31
 80076d0:	d50a      	bpl.n	80076e8 <__pow5mult+0x84>
 80076d2:	4631      	mov	r1, r6
 80076d4:	4622      	mov	r2, r4
 80076d6:	4638      	mov	r0, r7
 80076d8:	f7ff ff1a 	bl	8007510 <__multiply>
 80076dc:	4631      	mov	r1, r6
 80076de:	4680      	mov	r8, r0
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff fe4b 	bl	800737c <_Bfree>
 80076e6:	4646      	mov	r6, r8
 80076e8:	106d      	asrs	r5, r5, #1
 80076ea:	d00b      	beq.n	8007704 <__pow5mult+0xa0>
 80076ec:	6820      	ldr	r0, [r4, #0]
 80076ee:	b938      	cbnz	r0, 8007700 <__pow5mult+0x9c>
 80076f0:	4622      	mov	r2, r4
 80076f2:	4621      	mov	r1, r4
 80076f4:	4638      	mov	r0, r7
 80076f6:	f7ff ff0b 	bl	8007510 <__multiply>
 80076fa:	6020      	str	r0, [r4, #0]
 80076fc:	f8c0 9000 	str.w	r9, [r0]
 8007700:	4604      	mov	r4, r0
 8007702:	e7e4      	b.n	80076ce <__pow5mult+0x6a>
 8007704:	4630      	mov	r0, r6
 8007706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800770a:	bf00      	nop
 800770c:	08008528 	.word	0x08008528
 8007710:	0800843d 	.word	0x0800843d
 8007714:	080084ce 	.word	0x080084ce

08007718 <__lshift>:
 8007718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800771c:	460c      	mov	r4, r1
 800771e:	6849      	ldr	r1, [r1, #4]
 8007720:	6923      	ldr	r3, [r4, #16]
 8007722:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007726:	68a3      	ldr	r3, [r4, #8]
 8007728:	4607      	mov	r7, r0
 800772a:	4691      	mov	r9, r2
 800772c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007730:	f108 0601 	add.w	r6, r8, #1
 8007734:	42b3      	cmp	r3, r6
 8007736:	db0b      	blt.n	8007750 <__lshift+0x38>
 8007738:	4638      	mov	r0, r7
 800773a:	f7ff fddf 	bl	80072fc <_Balloc>
 800773e:	4605      	mov	r5, r0
 8007740:	b948      	cbnz	r0, 8007756 <__lshift+0x3e>
 8007742:	4602      	mov	r2, r0
 8007744:	4b28      	ldr	r3, [pc, #160]	@ (80077e8 <__lshift+0xd0>)
 8007746:	4829      	ldr	r0, [pc, #164]	@ (80077ec <__lshift+0xd4>)
 8007748:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800774c:	f000 fa48 	bl	8007be0 <__assert_func>
 8007750:	3101      	adds	r1, #1
 8007752:	005b      	lsls	r3, r3, #1
 8007754:	e7ee      	b.n	8007734 <__lshift+0x1c>
 8007756:	2300      	movs	r3, #0
 8007758:	f100 0114 	add.w	r1, r0, #20
 800775c:	f100 0210 	add.w	r2, r0, #16
 8007760:	4618      	mov	r0, r3
 8007762:	4553      	cmp	r3, sl
 8007764:	db33      	blt.n	80077ce <__lshift+0xb6>
 8007766:	6920      	ldr	r0, [r4, #16]
 8007768:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800776c:	f104 0314 	add.w	r3, r4, #20
 8007770:	f019 091f 	ands.w	r9, r9, #31
 8007774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800777c:	d02b      	beq.n	80077d6 <__lshift+0xbe>
 800777e:	f1c9 0e20 	rsb	lr, r9, #32
 8007782:	468a      	mov	sl, r1
 8007784:	2200      	movs	r2, #0
 8007786:	6818      	ldr	r0, [r3, #0]
 8007788:	fa00 f009 	lsl.w	r0, r0, r9
 800778c:	4310      	orrs	r0, r2
 800778e:	f84a 0b04 	str.w	r0, [sl], #4
 8007792:	f853 2b04 	ldr.w	r2, [r3], #4
 8007796:	459c      	cmp	ip, r3
 8007798:	fa22 f20e 	lsr.w	r2, r2, lr
 800779c:	d8f3      	bhi.n	8007786 <__lshift+0x6e>
 800779e:	ebac 0304 	sub.w	r3, ip, r4
 80077a2:	3b15      	subs	r3, #21
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	3304      	adds	r3, #4
 80077aa:	f104 0015 	add.w	r0, r4, #21
 80077ae:	4584      	cmp	ip, r0
 80077b0:	bf38      	it	cc
 80077b2:	2304      	movcc	r3, #4
 80077b4:	50ca      	str	r2, [r1, r3]
 80077b6:	b10a      	cbz	r2, 80077bc <__lshift+0xa4>
 80077b8:	f108 0602 	add.w	r6, r8, #2
 80077bc:	3e01      	subs	r6, #1
 80077be:	4638      	mov	r0, r7
 80077c0:	612e      	str	r6, [r5, #16]
 80077c2:	4621      	mov	r1, r4
 80077c4:	f7ff fdda 	bl	800737c <_Bfree>
 80077c8:	4628      	mov	r0, r5
 80077ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80077d2:	3301      	adds	r3, #1
 80077d4:	e7c5      	b.n	8007762 <__lshift+0x4a>
 80077d6:	3904      	subs	r1, #4
 80077d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80077e0:	459c      	cmp	ip, r3
 80077e2:	d8f9      	bhi.n	80077d8 <__lshift+0xc0>
 80077e4:	e7ea      	b.n	80077bc <__lshift+0xa4>
 80077e6:	bf00      	nop
 80077e8:	080084ac 	.word	0x080084ac
 80077ec:	080084ce 	.word	0x080084ce

080077f0 <__mcmp>:
 80077f0:	690a      	ldr	r2, [r1, #16]
 80077f2:	4603      	mov	r3, r0
 80077f4:	6900      	ldr	r0, [r0, #16]
 80077f6:	1a80      	subs	r0, r0, r2
 80077f8:	b530      	push	{r4, r5, lr}
 80077fa:	d10e      	bne.n	800781a <__mcmp+0x2a>
 80077fc:	3314      	adds	r3, #20
 80077fe:	3114      	adds	r1, #20
 8007800:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007804:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007808:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800780c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007810:	4295      	cmp	r5, r2
 8007812:	d003      	beq.n	800781c <__mcmp+0x2c>
 8007814:	d205      	bcs.n	8007822 <__mcmp+0x32>
 8007816:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800781a:	bd30      	pop	{r4, r5, pc}
 800781c:	42a3      	cmp	r3, r4
 800781e:	d3f3      	bcc.n	8007808 <__mcmp+0x18>
 8007820:	e7fb      	b.n	800781a <__mcmp+0x2a>
 8007822:	2001      	movs	r0, #1
 8007824:	e7f9      	b.n	800781a <__mcmp+0x2a>
	...

08007828 <__mdiff>:
 8007828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	4689      	mov	r9, r1
 800782e:	4606      	mov	r6, r0
 8007830:	4611      	mov	r1, r2
 8007832:	4648      	mov	r0, r9
 8007834:	4614      	mov	r4, r2
 8007836:	f7ff ffdb 	bl	80077f0 <__mcmp>
 800783a:	1e05      	subs	r5, r0, #0
 800783c:	d112      	bne.n	8007864 <__mdiff+0x3c>
 800783e:	4629      	mov	r1, r5
 8007840:	4630      	mov	r0, r6
 8007842:	f7ff fd5b 	bl	80072fc <_Balloc>
 8007846:	4602      	mov	r2, r0
 8007848:	b928      	cbnz	r0, 8007856 <__mdiff+0x2e>
 800784a:	4b3f      	ldr	r3, [pc, #252]	@ (8007948 <__mdiff+0x120>)
 800784c:	f240 2137 	movw	r1, #567	@ 0x237
 8007850:	483e      	ldr	r0, [pc, #248]	@ (800794c <__mdiff+0x124>)
 8007852:	f000 f9c5 	bl	8007be0 <__assert_func>
 8007856:	2301      	movs	r3, #1
 8007858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800785c:	4610      	mov	r0, r2
 800785e:	b003      	add	sp, #12
 8007860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007864:	bfbc      	itt	lt
 8007866:	464b      	movlt	r3, r9
 8007868:	46a1      	movlt	r9, r4
 800786a:	4630      	mov	r0, r6
 800786c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007870:	bfba      	itte	lt
 8007872:	461c      	movlt	r4, r3
 8007874:	2501      	movlt	r5, #1
 8007876:	2500      	movge	r5, #0
 8007878:	f7ff fd40 	bl	80072fc <_Balloc>
 800787c:	4602      	mov	r2, r0
 800787e:	b918      	cbnz	r0, 8007888 <__mdiff+0x60>
 8007880:	4b31      	ldr	r3, [pc, #196]	@ (8007948 <__mdiff+0x120>)
 8007882:	f240 2145 	movw	r1, #581	@ 0x245
 8007886:	e7e3      	b.n	8007850 <__mdiff+0x28>
 8007888:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800788c:	6926      	ldr	r6, [r4, #16]
 800788e:	60c5      	str	r5, [r0, #12]
 8007890:	f109 0310 	add.w	r3, r9, #16
 8007894:	f109 0514 	add.w	r5, r9, #20
 8007898:	f104 0e14 	add.w	lr, r4, #20
 800789c:	f100 0b14 	add.w	fp, r0, #20
 80078a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80078a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80078a8:	9301      	str	r3, [sp, #4]
 80078aa:	46d9      	mov	r9, fp
 80078ac:	f04f 0c00 	mov.w	ip, #0
 80078b0:	9b01      	ldr	r3, [sp, #4]
 80078b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80078b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078ba:	9301      	str	r3, [sp, #4]
 80078bc:	fa1f f38a 	uxth.w	r3, sl
 80078c0:	4619      	mov	r1, r3
 80078c2:	b283      	uxth	r3, r0
 80078c4:	1acb      	subs	r3, r1, r3
 80078c6:	0c00      	lsrs	r0, r0, #16
 80078c8:	4463      	add	r3, ip
 80078ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078d8:	4576      	cmp	r6, lr
 80078da:	f849 3b04 	str.w	r3, [r9], #4
 80078de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078e2:	d8e5      	bhi.n	80078b0 <__mdiff+0x88>
 80078e4:	1b33      	subs	r3, r6, r4
 80078e6:	3b15      	subs	r3, #21
 80078e8:	f023 0303 	bic.w	r3, r3, #3
 80078ec:	3415      	adds	r4, #21
 80078ee:	3304      	adds	r3, #4
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	bf38      	it	cc
 80078f4:	2304      	movcc	r3, #4
 80078f6:	441d      	add	r5, r3
 80078f8:	445b      	add	r3, fp
 80078fa:	461e      	mov	r6, r3
 80078fc:	462c      	mov	r4, r5
 80078fe:	4544      	cmp	r4, r8
 8007900:	d30e      	bcc.n	8007920 <__mdiff+0xf8>
 8007902:	f108 0103 	add.w	r1, r8, #3
 8007906:	1b49      	subs	r1, r1, r5
 8007908:	f021 0103 	bic.w	r1, r1, #3
 800790c:	3d03      	subs	r5, #3
 800790e:	45a8      	cmp	r8, r5
 8007910:	bf38      	it	cc
 8007912:	2100      	movcc	r1, #0
 8007914:	440b      	add	r3, r1
 8007916:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800791a:	b191      	cbz	r1, 8007942 <__mdiff+0x11a>
 800791c:	6117      	str	r7, [r2, #16]
 800791e:	e79d      	b.n	800785c <__mdiff+0x34>
 8007920:	f854 1b04 	ldr.w	r1, [r4], #4
 8007924:	46e6      	mov	lr, ip
 8007926:	0c08      	lsrs	r0, r1, #16
 8007928:	fa1c fc81 	uxtah	ip, ip, r1
 800792c:	4471      	add	r1, lr
 800792e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007932:	b289      	uxth	r1, r1
 8007934:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007938:	f846 1b04 	str.w	r1, [r6], #4
 800793c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007940:	e7dd      	b.n	80078fe <__mdiff+0xd6>
 8007942:	3f01      	subs	r7, #1
 8007944:	e7e7      	b.n	8007916 <__mdiff+0xee>
 8007946:	bf00      	nop
 8007948:	080084ac 	.word	0x080084ac
 800794c:	080084ce 	.word	0x080084ce

08007950 <__d2b>:
 8007950:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007954:	460f      	mov	r7, r1
 8007956:	2101      	movs	r1, #1
 8007958:	ec59 8b10 	vmov	r8, r9, d0
 800795c:	4616      	mov	r6, r2
 800795e:	f7ff fccd 	bl	80072fc <_Balloc>
 8007962:	4604      	mov	r4, r0
 8007964:	b930      	cbnz	r0, 8007974 <__d2b+0x24>
 8007966:	4602      	mov	r2, r0
 8007968:	4b23      	ldr	r3, [pc, #140]	@ (80079f8 <__d2b+0xa8>)
 800796a:	4824      	ldr	r0, [pc, #144]	@ (80079fc <__d2b+0xac>)
 800796c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007970:	f000 f936 	bl	8007be0 <__assert_func>
 8007974:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007978:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800797c:	b10d      	cbz	r5, 8007982 <__d2b+0x32>
 800797e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007982:	9301      	str	r3, [sp, #4]
 8007984:	f1b8 0300 	subs.w	r3, r8, #0
 8007988:	d023      	beq.n	80079d2 <__d2b+0x82>
 800798a:	4668      	mov	r0, sp
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	f7ff fd7c 	bl	800748a <__lo0bits>
 8007992:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007996:	b1d0      	cbz	r0, 80079ce <__d2b+0x7e>
 8007998:	f1c0 0320 	rsb	r3, r0, #32
 800799c:	fa02 f303 	lsl.w	r3, r2, r3
 80079a0:	430b      	orrs	r3, r1
 80079a2:	40c2      	lsrs	r2, r0
 80079a4:	6163      	str	r3, [r4, #20]
 80079a6:	9201      	str	r2, [sp, #4]
 80079a8:	9b01      	ldr	r3, [sp, #4]
 80079aa:	61a3      	str	r3, [r4, #24]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	bf0c      	ite	eq
 80079b0:	2201      	moveq	r2, #1
 80079b2:	2202      	movne	r2, #2
 80079b4:	6122      	str	r2, [r4, #16]
 80079b6:	b1a5      	cbz	r5, 80079e2 <__d2b+0x92>
 80079b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80079bc:	4405      	add	r5, r0
 80079be:	603d      	str	r5, [r7, #0]
 80079c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80079c4:	6030      	str	r0, [r6, #0]
 80079c6:	4620      	mov	r0, r4
 80079c8:	b003      	add	sp, #12
 80079ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079ce:	6161      	str	r1, [r4, #20]
 80079d0:	e7ea      	b.n	80079a8 <__d2b+0x58>
 80079d2:	a801      	add	r0, sp, #4
 80079d4:	f7ff fd59 	bl	800748a <__lo0bits>
 80079d8:	9b01      	ldr	r3, [sp, #4]
 80079da:	6163      	str	r3, [r4, #20]
 80079dc:	3020      	adds	r0, #32
 80079de:	2201      	movs	r2, #1
 80079e0:	e7e8      	b.n	80079b4 <__d2b+0x64>
 80079e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80079ea:	6038      	str	r0, [r7, #0]
 80079ec:	6918      	ldr	r0, [r3, #16]
 80079ee:	f7ff fd2d 	bl	800744c <__hi0bits>
 80079f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079f6:	e7e5      	b.n	80079c4 <__d2b+0x74>
 80079f8:	080084ac 	.word	0x080084ac
 80079fc:	080084ce 	.word	0x080084ce

08007a00 <__sread>:
 8007a00:	b510      	push	{r4, lr}
 8007a02:	460c      	mov	r4, r1
 8007a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a08:	f000 f8a8 	bl	8007b5c <_read_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	bfab      	itete	ge
 8007a10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a12:	89a3      	ldrhlt	r3, [r4, #12]
 8007a14:	181b      	addge	r3, r3, r0
 8007a16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a1a:	bfac      	ite	ge
 8007a1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a1e:	81a3      	strhlt	r3, [r4, #12]
 8007a20:	bd10      	pop	{r4, pc}

08007a22 <__swrite>:
 8007a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a26:	461f      	mov	r7, r3
 8007a28:	898b      	ldrh	r3, [r1, #12]
 8007a2a:	05db      	lsls	r3, r3, #23
 8007a2c:	4605      	mov	r5, r0
 8007a2e:	460c      	mov	r4, r1
 8007a30:	4616      	mov	r6, r2
 8007a32:	d505      	bpl.n	8007a40 <__swrite+0x1e>
 8007a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a38:	2302      	movs	r3, #2
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f000 f87c 	bl	8007b38 <_lseek_r>
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a4a:	81a3      	strh	r3, [r4, #12]
 8007a4c:	4632      	mov	r2, r6
 8007a4e:	463b      	mov	r3, r7
 8007a50:	4628      	mov	r0, r5
 8007a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a56:	f000 b8a3 	b.w	8007ba0 <_write_r>

08007a5a <__sseek>:
 8007a5a:	b510      	push	{r4, lr}
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a62:	f000 f869 	bl	8007b38 <_lseek_r>
 8007a66:	1c43      	adds	r3, r0, #1
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	bf15      	itete	ne
 8007a6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a76:	81a3      	strheq	r3, [r4, #12]
 8007a78:	bf18      	it	ne
 8007a7a:	81a3      	strhne	r3, [r4, #12]
 8007a7c:	bd10      	pop	{r4, pc}

08007a7e <__sclose>:
 8007a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a82:	f000 b849 	b.w	8007b18 <_close_r>

08007a86 <_realloc_r>:
 8007a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8a:	4680      	mov	r8, r0
 8007a8c:	4615      	mov	r5, r2
 8007a8e:	460c      	mov	r4, r1
 8007a90:	b921      	cbnz	r1, 8007a9c <_realloc_r+0x16>
 8007a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a96:	4611      	mov	r1, r2
 8007a98:	f7ff baf8 	b.w	800708c <_malloc_r>
 8007a9c:	b92a      	cbnz	r2, 8007aaa <_realloc_r+0x24>
 8007a9e:	f000 f8d1 	bl	8007c44 <_free_r>
 8007aa2:	2400      	movs	r4, #0
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aaa:	f000 f927 	bl	8007cfc <_malloc_usable_size_r>
 8007aae:	4285      	cmp	r5, r0
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	d802      	bhi.n	8007aba <_realloc_r+0x34>
 8007ab4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007ab8:	d8f4      	bhi.n	8007aa4 <_realloc_r+0x1e>
 8007aba:	4629      	mov	r1, r5
 8007abc:	4640      	mov	r0, r8
 8007abe:	f7ff fae5 	bl	800708c <_malloc_r>
 8007ac2:	4607      	mov	r7, r0
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	d0ec      	beq.n	8007aa2 <_realloc_r+0x1c>
 8007ac8:	42b5      	cmp	r5, r6
 8007aca:	462a      	mov	r2, r5
 8007acc:	4621      	mov	r1, r4
 8007ace:	bf28      	it	cs
 8007ad0:	4632      	movcs	r2, r6
 8007ad2:	f000 f877 	bl	8007bc4 <memcpy>
 8007ad6:	4621      	mov	r1, r4
 8007ad8:	4640      	mov	r0, r8
 8007ada:	f000 f8b3 	bl	8007c44 <_free_r>
 8007ade:	463c      	mov	r4, r7
 8007ae0:	e7e0      	b.n	8007aa4 <_realloc_r+0x1e>

08007ae2 <memmove>:
 8007ae2:	4288      	cmp	r0, r1
 8007ae4:	b510      	push	{r4, lr}
 8007ae6:	eb01 0402 	add.w	r4, r1, r2
 8007aea:	d902      	bls.n	8007af2 <memmove+0x10>
 8007aec:	4284      	cmp	r4, r0
 8007aee:	4623      	mov	r3, r4
 8007af0:	d807      	bhi.n	8007b02 <memmove+0x20>
 8007af2:	1e43      	subs	r3, r0, #1
 8007af4:	42a1      	cmp	r1, r4
 8007af6:	d008      	beq.n	8007b0a <memmove+0x28>
 8007af8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007afc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b00:	e7f8      	b.n	8007af4 <memmove+0x12>
 8007b02:	4402      	add	r2, r0
 8007b04:	4601      	mov	r1, r0
 8007b06:	428a      	cmp	r2, r1
 8007b08:	d100      	bne.n	8007b0c <memmove+0x2a>
 8007b0a:	bd10      	pop	{r4, pc}
 8007b0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b10:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b14:	e7f7      	b.n	8007b06 <memmove+0x24>
	...

08007b18 <_close_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4d06      	ldr	r5, [pc, #24]	@ (8007b34 <_close_r+0x1c>)
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	4604      	mov	r4, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	602b      	str	r3, [r5, #0]
 8007b24:	f7f9 ff7a 	bl	8001a1c <_close>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d102      	bne.n	8007b32 <_close_r+0x1a>
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	b103      	cbz	r3, 8007b32 <_close_r+0x1a>
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	20000a00 	.word	0x20000a00

08007b38 <_lseek_r>:
 8007b38:	b538      	push	{r3, r4, r5, lr}
 8007b3a:	4d07      	ldr	r5, [pc, #28]	@ (8007b58 <_lseek_r+0x20>)
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	4608      	mov	r0, r1
 8007b40:	4611      	mov	r1, r2
 8007b42:	2200      	movs	r2, #0
 8007b44:	602a      	str	r2, [r5, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	f7f9 ff8f 	bl	8001a6a <_lseek>
 8007b4c:	1c43      	adds	r3, r0, #1
 8007b4e:	d102      	bne.n	8007b56 <_lseek_r+0x1e>
 8007b50:	682b      	ldr	r3, [r5, #0]
 8007b52:	b103      	cbz	r3, 8007b56 <_lseek_r+0x1e>
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	bd38      	pop	{r3, r4, r5, pc}
 8007b58:	20000a00 	.word	0x20000a00

08007b5c <_read_r>:
 8007b5c:	b538      	push	{r3, r4, r5, lr}
 8007b5e:	4d07      	ldr	r5, [pc, #28]	@ (8007b7c <_read_r+0x20>)
 8007b60:	4604      	mov	r4, r0
 8007b62:	4608      	mov	r0, r1
 8007b64:	4611      	mov	r1, r2
 8007b66:	2200      	movs	r2, #0
 8007b68:	602a      	str	r2, [r5, #0]
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	f7f9 ff1d 	bl	80019aa <_read>
 8007b70:	1c43      	adds	r3, r0, #1
 8007b72:	d102      	bne.n	8007b7a <_read_r+0x1e>
 8007b74:	682b      	ldr	r3, [r5, #0]
 8007b76:	b103      	cbz	r3, 8007b7a <_read_r+0x1e>
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	20000a00 	.word	0x20000a00

08007b80 <_sbrk_r>:
 8007b80:	b538      	push	{r3, r4, r5, lr}
 8007b82:	4d06      	ldr	r5, [pc, #24]	@ (8007b9c <_sbrk_r+0x1c>)
 8007b84:	2300      	movs	r3, #0
 8007b86:	4604      	mov	r4, r0
 8007b88:	4608      	mov	r0, r1
 8007b8a:	602b      	str	r3, [r5, #0]
 8007b8c:	f7f9 ff7a 	bl	8001a84 <_sbrk>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d102      	bne.n	8007b9a <_sbrk_r+0x1a>
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	b103      	cbz	r3, 8007b9a <_sbrk_r+0x1a>
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	20000a00 	.word	0x20000a00

08007ba0 <_write_r>:
 8007ba0:	b538      	push	{r3, r4, r5, lr}
 8007ba2:	4d07      	ldr	r5, [pc, #28]	@ (8007bc0 <_write_r+0x20>)
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	4608      	mov	r0, r1
 8007ba8:	4611      	mov	r1, r2
 8007baa:	2200      	movs	r2, #0
 8007bac:	602a      	str	r2, [r5, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	f7f9 ff18 	bl	80019e4 <_write>
 8007bb4:	1c43      	adds	r3, r0, #1
 8007bb6:	d102      	bne.n	8007bbe <_write_r+0x1e>
 8007bb8:	682b      	ldr	r3, [r5, #0]
 8007bba:	b103      	cbz	r3, 8007bbe <_write_r+0x1e>
 8007bbc:	6023      	str	r3, [r4, #0]
 8007bbe:	bd38      	pop	{r3, r4, r5, pc}
 8007bc0:	20000a00 	.word	0x20000a00

08007bc4 <memcpy>:
 8007bc4:	440a      	add	r2, r1
 8007bc6:	4291      	cmp	r1, r2
 8007bc8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007bcc:	d100      	bne.n	8007bd0 <memcpy+0xc>
 8007bce:	4770      	bx	lr
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bda:	4291      	cmp	r1, r2
 8007bdc:	d1f9      	bne.n	8007bd2 <memcpy+0xe>
 8007bde:	bd10      	pop	{r4, pc}

08007be0 <__assert_func>:
 8007be0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007be2:	4614      	mov	r4, r2
 8007be4:	461a      	mov	r2, r3
 8007be6:	4b09      	ldr	r3, [pc, #36]	@ (8007c0c <__assert_func+0x2c>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4605      	mov	r5, r0
 8007bec:	68d8      	ldr	r0, [r3, #12]
 8007bee:	b954      	cbnz	r4, 8007c06 <__assert_func+0x26>
 8007bf0:	4b07      	ldr	r3, [pc, #28]	@ (8007c10 <__assert_func+0x30>)
 8007bf2:	461c      	mov	r4, r3
 8007bf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bf8:	9100      	str	r1, [sp, #0]
 8007bfa:	462b      	mov	r3, r5
 8007bfc:	4905      	ldr	r1, [pc, #20]	@ (8007c14 <__assert_func+0x34>)
 8007bfe:	f000 f885 	bl	8007d0c <fiprintf>
 8007c02:	f000 f8a2 	bl	8007d4a <abort>
 8007c06:	4b04      	ldr	r3, [pc, #16]	@ (8007c18 <__assert_func+0x38>)
 8007c08:	e7f4      	b.n	8007bf4 <__assert_func+0x14>
 8007c0a:	bf00      	nop
 8007c0c:	20000018 	.word	0x20000018
 8007c10:	0800876e 	.word	0x0800876e
 8007c14:	08008740 	.word	0x08008740
 8007c18:	08008733 	.word	0x08008733

08007c1c <_calloc_r>:
 8007c1c:	b570      	push	{r4, r5, r6, lr}
 8007c1e:	fba1 5402 	umull	r5, r4, r1, r2
 8007c22:	b93c      	cbnz	r4, 8007c34 <_calloc_r+0x18>
 8007c24:	4629      	mov	r1, r5
 8007c26:	f7ff fa31 	bl	800708c <_malloc_r>
 8007c2a:	4606      	mov	r6, r0
 8007c2c:	b928      	cbnz	r0, 8007c3a <_calloc_r+0x1e>
 8007c2e:	2600      	movs	r6, #0
 8007c30:	4630      	mov	r0, r6
 8007c32:	bd70      	pop	{r4, r5, r6, pc}
 8007c34:	220c      	movs	r2, #12
 8007c36:	6002      	str	r2, [r0, #0]
 8007c38:	e7f9      	b.n	8007c2e <_calloc_r+0x12>
 8007c3a:	462a      	mov	r2, r5
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	f7fe fa1b 	bl	8006078 <memset>
 8007c42:	e7f5      	b.n	8007c30 <_calloc_r+0x14>

08007c44 <_free_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4605      	mov	r5, r0
 8007c48:	2900      	cmp	r1, #0
 8007c4a:	d041      	beq.n	8007cd0 <_free_r+0x8c>
 8007c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c50:	1f0c      	subs	r4, r1, #4
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bfb8      	it	lt
 8007c56:	18e4      	addlt	r4, r4, r3
 8007c58:	f7ff fb44 	bl	80072e4 <__malloc_lock>
 8007c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd4 <_free_r+0x90>)
 8007c5e:	6813      	ldr	r3, [r2, #0]
 8007c60:	b933      	cbnz	r3, 8007c70 <_free_r+0x2c>
 8007c62:	6063      	str	r3, [r4, #4]
 8007c64:	6014      	str	r4, [r2, #0]
 8007c66:	4628      	mov	r0, r5
 8007c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c6c:	f7ff bb40 	b.w	80072f0 <__malloc_unlock>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d908      	bls.n	8007c86 <_free_r+0x42>
 8007c74:	6820      	ldr	r0, [r4, #0]
 8007c76:	1821      	adds	r1, r4, r0
 8007c78:	428b      	cmp	r3, r1
 8007c7a:	bf01      	itttt	eq
 8007c7c:	6819      	ldreq	r1, [r3, #0]
 8007c7e:	685b      	ldreq	r3, [r3, #4]
 8007c80:	1809      	addeq	r1, r1, r0
 8007c82:	6021      	streq	r1, [r4, #0]
 8007c84:	e7ed      	b.n	8007c62 <_free_r+0x1e>
 8007c86:	461a      	mov	r2, r3
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	b10b      	cbz	r3, 8007c90 <_free_r+0x4c>
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	d9fa      	bls.n	8007c86 <_free_r+0x42>
 8007c90:	6811      	ldr	r1, [r2, #0]
 8007c92:	1850      	adds	r0, r2, r1
 8007c94:	42a0      	cmp	r0, r4
 8007c96:	d10b      	bne.n	8007cb0 <_free_r+0x6c>
 8007c98:	6820      	ldr	r0, [r4, #0]
 8007c9a:	4401      	add	r1, r0
 8007c9c:	1850      	adds	r0, r2, r1
 8007c9e:	4283      	cmp	r3, r0
 8007ca0:	6011      	str	r1, [r2, #0]
 8007ca2:	d1e0      	bne.n	8007c66 <_free_r+0x22>
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	6053      	str	r3, [r2, #4]
 8007caa:	4408      	add	r0, r1
 8007cac:	6010      	str	r0, [r2, #0]
 8007cae:	e7da      	b.n	8007c66 <_free_r+0x22>
 8007cb0:	d902      	bls.n	8007cb8 <_free_r+0x74>
 8007cb2:	230c      	movs	r3, #12
 8007cb4:	602b      	str	r3, [r5, #0]
 8007cb6:	e7d6      	b.n	8007c66 <_free_r+0x22>
 8007cb8:	6820      	ldr	r0, [r4, #0]
 8007cba:	1821      	adds	r1, r4, r0
 8007cbc:	428b      	cmp	r3, r1
 8007cbe:	bf04      	itt	eq
 8007cc0:	6819      	ldreq	r1, [r3, #0]
 8007cc2:	685b      	ldreq	r3, [r3, #4]
 8007cc4:	6063      	str	r3, [r4, #4]
 8007cc6:	bf04      	itt	eq
 8007cc8:	1809      	addeq	r1, r1, r0
 8007cca:	6021      	streq	r1, [r4, #0]
 8007ccc:	6054      	str	r4, [r2, #4]
 8007cce:	e7ca      	b.n	8007c66 <_free_r+0x22>
 8007cd0:	bd38      	pop	{r3, r4, r5, pc}
 8007cd2:	bf00      	nop
 8007cd4:	200009fc 	.word	0x200009fc

08007cd8 <__ascii_mbtowc>:
 8007cd8:	b082      	sub	sp, #8
 8007cda:	b901      	cbnz	r1, 8007cde <__ascii_mbtowc+0x6>
 8007cdc:	a901      	add	r1, sp, #4
 8007cde:	b142      	cbz	r2, 8007cf2 <__ascii_mbtowc+0x1a>
 8007ce0:	b14b      	cbz	r3, 8007cf6 <__ascii_mbtowc+0x1e>
 8007ce2:	7813      	ldrb	r3, [r2, #0]
 8007ce4:	600b      	str	r3, [r1, #0]
 8007ce6:	7812      	ldrb	r2, [r2, #0]
 8007ce8:	1e10      	subs	r0, r2, #0
 8007cea:	bf18      	it	ne
 8007cec:	2001      	movne	r0, #1
 8007cee:	b002      	add	sp, #8
 8007cf0:	4770      	bx	lr
 8007cf2:	4610      	mov	r0, r2
 8007cf4:	e7fb      	b.n	8007cee <__ascii_mbtowc+0x16>
 8007cf6:	f06f 0001 	mvn.w	r0, #1
 8007cfa:	e7f8      	b.n	8007cee <__ascii_mbtowc+0x16>

08007cfc <_malloc_usable_size_r>:
 8007cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d00:	1f18      	subs	r0, r3, #4
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	bfbc      	itt	lt
 8007d06:	580b      	ldrlt	r3, [r1, r0]
 8007d08:	18c0      	addlt	r0, r0, r3
 8007d0a:	4770      	bx	lr

08007d0c <fiprintf>:
 8007d0c:	b40e      	push	{r1, r2, r3}
 8007d0e:	b503      	push	{r0, r1, lr}
 8007d10:	4601      	mov	r1, r0
 8007d12:	ab03      	add	r3, sp, #12
 8007d14:	4805      	ldr	r0, [pc, #20]	@ (8007d2c <fiprintf+0x20>)
 8007d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1a:	6800      	ldr	r0, [r0, #0]
 8007d1c:	9301      	str	r3, [sp, #4]
 8007d1e:	f000 f845 	bl	8007dac <_vfiprintf_r>
 8007d22:	b002      	add	sp, #8
 8007d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d28:	b003      	add	sp, #12
 8007d2a:	4770      	bx	lr
 8007d2c:	20000018 	.word	0x20000018

08007d30 <__ascii_wctomb>:
 8007d30:	4603      	mov	r3, r0
 8007d32:	4608      	mov	r0, r1
 8007d34:	b141      	cbz	r1, 8007d48 <__ascii_wctomb+0x18>
 8007d36:	2aff      	cmp	r2, #255	@ 0xff
 8007d38:	d904      	bls.n	8007d44 <__ascii_wctomb+0x14>
 8007d3a:	228a      	movs	r2, #138	@ 0x8a
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d42:	4770      	bx	lr
 8007d44:	700a      	strb	r2, [r1, #0]
 8007d46:	2001      	movs	r0, #1
 8007d48:	4770      	bx	lr

08007d4a <abort>:
 8007d4a:	b508      	push	{r3, lr}
 8007d4c:	2006      	movs	r0, #6
 8007d4e:	f000 fa85 	bl	800825c <raise>
 8007d52:	2001      	movs	r0, #1
 8007d54:	f7f9 fe1e 	bl	8001994 <_exit>

08007d58 <__sfputc_r>:
 8007d58:	6893      	ldr	r3, [r2, #8]
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	b410      	push	{r4}
 8007d60:	6093      	str	r3, [r2, #8]
 8007d62:	da08      	bge.n	8007d76 <__sfputc_r+0x1e>
 8007d64:	6994      	ldr	r4, [r2, #24]
 8007d66:	42a3      	cmp	r3, r4
 8007d68:	db01      	blt.n	8007d6e <__sfputc_r+0x16>
 8007d6a:	290a      	cmp	r1, #10
 8007d6c:	d103      	bne.n	8007d76 <__sfputc_r+0x1e>
 8007d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d72:	f000 b933 	b.w	8007fdc <__swbuf_r>
 8007d76:	6813      	ldr	r3, [r2, #0]
 8007d78:	1c58      	adds	r0, r3, #1
 8007d7a:	6010      	str	r0, [r2, #0]
 8007d7c:	7019      	strb	r1, [r3, #0]
 8007d7e:	4608      	mov	r0, r1
 8007d80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <__sfputs_r>:
 8007d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d88:	4606      	mov	r6, r0
 8007d8a:	460f      	mov	r7, r1
 8007d8c:	4614      	mov	r4, r2
 8007d8e:	18d5      	adds	r5, r2, r3
 8007d90:	42ac      	cmp	r4, r5
 8007d92:	d101      	bne.n	8007d98 <__sfputs_r+0x12>
 8007d94:	2000      	movs	r0, #0
 8007d96:	e007      	b.n	8007da8 <__sfputs_r+0x22>
 8007d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d9c:	463a      	mov	r2, r7
 8007d9e:	4630      	mov	r0, r6
 8007da0:	f7ff ffda 	bl	8007d58 <__sfputc_r>
 8007da4:	1c43      	adds	r3, r0, #1
 8007da6:	d1f3      	bne.n	8007d90 <__sfputs_r+0xa>
 8007da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dac <_vfiprintf_r>:
 8007dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	460d      	mov	r5, r1
 8007db2:	b09d      	sub	sp, #116	@ 0x74
 8007db4:	4614      	mov	r4, r2
 8007db6:	4698      	mov	r8, r3
 8007db8:	4606      	mov	r6, r0
 8007dba:	b118      	cbz	r0, 8007dc4 <_vfiprintf_r+0x18>
 8007dbc:	6a03      	ldr	r3, [r0, #32]
 8007dbe:	b90b      	cbnz	r3, 8007dc4 <_vfiprintf_r+0x18>
 8007dc0:	f7fe f924 	bl	800600c <__sinit>
 8007dc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dc6:	07d9      	lsls	r1, r3, #31
 8007dc8:	d405      	bmi.n	8007dd6 <_vfiprintf_r+0x2a>
 8007dca:	89ab      	ldrh	r3, [r5, #12]
 8007dcc:	059a      	lsls	r2, r3, #22
 8007dce:	d402      	bmi.n	8007dd6 <_vfiprintf_r+0x2a>
 8007dd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007dd2:	f7fe f988 	bl	80060e6 <__retarget_lock_acquire_recursive>
 8007dd6:	89ab      	ldrh	r3, [r5, #12]
 8007dd8:	071b      	lsls	r3, r3, #28
 8007dda:	d501      	bpl.n	8007de0 <_vfiprintf_r+0x34>
 8007ddc:	692b      	ldr	r3, [r5, #16]
 8007dde:	b99b      	cbnz	r3, 8007e08 <_vfiprintf_r+0x5c>
 8007de0:	4629      	mov	r1, r5
 8007de2:	4630      	mov	r0, r6
 8007de4:	f000 f938 	bl	8008058 <__swsetup_r>
 8007de8:	b170      	cbz	r0, 8007e08 <_vfiprintf_r+0x5c>
 8007dea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dec:	07dc      	lsls	r4, r3, #31
 8007dee:	d504      	bpl.n	8007dfa <_vfiprintf_r+0x4e>
 8007df0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007df4:	b01d      	add	sp, #116	@ 0x74
 8007df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfa:	89ab      	ldrh	r3, [r5, #12]
 8007dfc:	0598      	lsls	r0, r3, #22
 8007dfe:	d4f7      	bmi.n	8007df0 <_vfiprintf_r+0x44>
 8007e00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e02:	f7fe f971 	bl	80060e8 <__retarget_lock_release_recursive>
 8007e06:	e7f3      	b.n	8007df0 <_vfiprintf_r+0x44>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e0c:	2320      	movs	r3, #32
 8007e0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e12:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e16:	2330      	movs	r3, #48	@ 0x30
 8007e18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007fc8 <_vfiprintf_r+0x21c>
 8007e1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e20:	f04f 0901 	mov.w	r9, #1
 8007e24:	4623      	mov	r3, r4
 8007e26:	469a      	mov	sl, r3
 8007e28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e2c:	b10a      	cbz	r2, 8007e32 <_vfiprintf_r+0x86>
 8007e2e:	2a25      	cmp	r2, #37	@ 0x25
 8007e30:	d1f9      	bne.n	8007e26 <_vfiprintf_r+0x7a>
 8007e32:	ebba 0b04 	subs.w	fp, sl, r4
 8007e36:	d00b      	beq.n	8007e50 <_vfiprintf_r+0xa4>
 8007e38:	465b      	mov	r3, fp
 8007e3a:	4622      	mov	r2, r4
 8007e3c:	4629      	mov	r1, r5
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f7ff ffa1 	bl	8007d86 <__sfputs_r>
 8007e44:	3001      	adds	r0, #1
 8007e46:	f000 80a7 	beq.w	8007f98 <_vfiprintf_r+0x1ec>
 8007e4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e4c:	445a      	add	r2, fp
 8007e4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e50:	f89a 3000 	ldrb.w	r3, [sl]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f000 809f 	beq.w	8007f98 <_vfiprintf_r+0x1ec>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e64:	f10a 0a01 	add.w	sl, sl, #1
 8007e68:	9304      	str	r3, [sp, #16]
 8007e6a:	9307      	str	r3, [sp, #28]
 8007e6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e70:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e72:	4654      	mov	r4, sl
 8007e74:	2205      	movs	r2, #5
 8007e76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e7a:	4853      	ldr	r0, [pc, #332]	@ (8007fc8 <_vfiprintf_r+0x21c>)
 8007e7c:	f7f8 f9c8 	bl	8000210 <memchr>
 8007e80:	9a04      	ldr	r2, [sp, #16]
 8007e82:	b9d8      	cbnz	r0, 8007ebc <_vfiprintf_r+0x110>
 8007e84:	06d1      	lsls	r1, r2, #27
 8007e86:	bf44      	itt	mi
 8007e88:	2320      	movmi	r3, #32
 8007e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e8e:	0713      	lsls	r3, r2, #28
 8007e90:	bf44      	itt	mi
 8007e92:	232b      	movmi	r3, #43	@ 0x2b
 8007e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e98:	f89a 3000 	ldrb.w	r3, [sl]
 8007e9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e9e:	d015      	beq.n	8007ecc <_vfiprintf_r+0x120>
 8007ea0:	9a07      	ldr	r2, [sp, #28]
 8007ea2:	4654      	mov	r4, sl
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	f04f 0c0a 	mov.w	ip, #10
 8007eaa:	4621      	mov	r1, r4
 8007eac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eb0:	3b30      	subs	r3, #48	@ 0x30
 8007eb2:	2b09      	cmp	r3, #9
 8007eb4:	d94b      	bls.n	8007f4e <_vfiprintf_r+0x1a2>
 8007eb6:	b1b0      	cbz	r0, 8007ee6 <_vfiprintf_r+0x13a>
 8007eb8:	9207      	str	r2, [sp, #28]
 8007eba:	e014      	b.n	8007ee6 <_vfiprintf_r+0x13a>
 8007ebc:	eba0 0308 	sub.w	r3, r0, r8
 8007ec0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	9304      	str	r3, [sp, #16]
 8007ec8:	46a2      	mov	sl, r4
 8007eca:	e7d2      	b.n	8007e72 <_vfiprintf_r+0xc6>
 8007ecc:	9b03      	ldr	r3, [sp, #12]
 8007ece:	1d19      	adds	r1, r3, #4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	9103      	str	r1, [sp, #12]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	bfbb      	ittet	lt
 8007ed8:	425b      	neglt	r3, r3
 8007eda:	f042 0202 	orrlt.w	r2, r2, #2
 8007ede:	9307      	strge	r3, [sp, #28]
 8007ee0:	9307      	strlt	r3, [sp, #28]
 8007ee2:	bfb8      	it	lt
 8007ee4:	9204      	strlt	r2, [sp, #16]
 8007ee6:	7823      	ldrb	r3, [r4, #0]
 8007ee8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eea:	d10a      	bne.n	8007f02 <_vfiprintf_r+0x156>
 8007eec:	7863      	ldrb	r3, [r4, #1]
 8007eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef0:	d132      	bne.n	8007f58 <_vfiprintf_r+0x1ac>
 8007ef2:	9b03      	ldr	r3, [sp, #12]
 8007ef4:	1d1a      	adds	r2, r3, #4
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	9203      	str	r2, [sp, #12]
 8007efa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007efe:	3402      	adds	r4, #2
 8007f00:	9305      	str	r3, [sp, #20]
 8007f02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007fd8 <_vfiprintf_r+0x22c>
 8007f06:	7821      	ldrb	r1, [r4, #0]
 8007f08:	2203      	movs	r2, #3
 8007f0a:	4650      	mov	r0, sl
 8007f0c:	f7f8 f980 	bl	8000210 <memchr>
 8007f10:	b138      	cbz	r0, 8007f22 <_vfiprintf_r+0x176>
 8007f12:	9b04      	ldr	r3, [sp, #16]
 8007f14:	eba0 000a 	sub.w	r0, r0, sl
 8007f18:	2240      	movs	r2, #64	@ 0x40
 8007f1a:	4082      	lsls	r2, r0
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	3401      	adds	r4, #1
 8007f20:	9304      	str	r3, [sp, #16]
 8007f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f26:	4829      	ldr	r0, [pc, #164]	@ (8007fcc <_vfiprintf_r+0x220>)
 8007f28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f2c:	2206      	movs	r2, #6
 8007f2e:	f7f8 f96f 	bl	8000210 <memchr>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d03f      	beq.n	8007fb6 <_vfiprintf_r+0x20a>
 8007f36:	4b26      	ldr	r3, [pc, #152]	@ (8007fd0 <_vfiprintf_r+0x224>)
 8007f38:	bb1b      	cbnz	r3, 8007f82 <_vfiprintf_r+0x1d6>
 8007f3a:	9b03      	ldr	r3, [sp, #12]
 8007f3c:	3307      	adds	r3, #7
 8007f3e:	f023 0307 	bic.w	r3, r3, #7
 8007f42:	3308      	adds	r3, #8
 8007f44:	9303      	str	r3, [sp, #12]
 8007f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f48:	443b      	add	r3, r7
 8007f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f4c:	e76a      	b.n	8007e24 <_vfiprintf_r+0x78>
 8007f4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f52:	460c      	mov	r4, r1
 8007f54:	2001      	movs	r0, #1
 8007f56:	e7a8      	b.n	8007eaa <_vfiprintf_r+0xfe>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	3401      	adds	r4, #1
 8007f5c:	9305      	str	r3, [sp, #20]
 8007f5e:	4619      	mov	r1, r3
 8007f60:	f04f 0c0a 	mov.w	ip, #10
 8007f64:	4620      	mov	r0, r4
 8007f66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f6a:	3a30      	subs	r2, #48	@ 0x30
 8007f6c:	2a09      	cmp	r2, #9
 8007f6e:	d903      	bls.n	8007f78 <_vfiprintf_r+0x1cc>
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d0c6      	beq.n	8007f02 <_vfiprintf_r+0x156>
 8007f74:	9105      	str	r1, [sp, #20]
 8007f76:	e7c4      	b.n	8007f02 <_vfiprintf_r+0x156>
 8007f78:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e7f0      	b.n	8007f64 <_vfiprintf_r+0x1b8>
 8007f82:	ab03      	add	r3, sp, #12
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	462a      	mov	r2, r5
 8007f88:	4b12      	ldr	r3, [pc, #72]	@ (8007fd4 <_vfiprintf_r+0x228>)
 8007f8a:	a904      	add	r1, sp, #16
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f7fd fbd9 	bl	8005744 <_printf_float>
 8007f92:	4607      	mov	r7, r0
 8007f94:	1c78      	adds	r0, r7, #1
 8007f96:	d1d6      	bne.n	8007f46 <_vfiprintf_r+0x19a>
 8007f98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f9a:	07d9      	lsls	r1, r3, #31
 8007f9c:	d405      	bmi.n	8007faa <_vfiprintf_r+0x1fe>
 8007f9e:	89ab      	ldrh	r3, [r5, #12]
 8007fa0:	059a      	lsls	r2, r3, #22
 8007fa2:	d402      	bmi.n	8007faa <_vfiprintf_r+0x1fe>
 8007fa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fa6:	f7fe f89f 	bl	80060e8 <__retarget_lock_release_recursive>
 8007faa:	89ab      	ldrh	r3, [r5, #12]
 8007fac:	065b      	lsls	r3, r3, #25
 8007fae:	f53f af1f 	bmi.w	8007df0 <_vfiprintf_r+0x44>
 8007fb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fb4:	e71e      	b.n	8007df4 <_vfiprintf_r+0x48>
 8007fb6:	ab03      	add	r3, sp, #12
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	462a      	mov	r2, r5
 8007fbc:	4b05      	ldr	r3, [pc, #20]	@ (8007fd4 <_vfiprintf_r+0x228>)
 8007fbe:	a904      	add	r1, sp, #16
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f7fd fe57 	bl	8005c74 <_printf_i>
 8007fc6:	e7e4      	b.n	8007f92 <_vfiprintf_r+0x1e6>
 8007fc8:	080084bd 	.word	0x080084bd
 8007fcc:	080084c7 	.word	0x080084c7
 8007fd0:	08005745 	.word	0x08005745
 8007fd4:	08007d87 	.word	0x08007d87
 8007fd8:	080084c3 	.word	0x080084c3

08007fdc <__swbuf_r>:
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	460e      	mov	r6, r1
 8007fe0:	4614      	mov	r4, r2
 8007fe2:	4605      	mov	r5, r0
 8007fe4:	b118      	cbz	r0, 8007fee <__swbuf_r+0x12>
 8007fe6:	6a03      	ldr	r3, [r0, #32]
 8007fe8:	b90b      	cbnz	r3, 8007fee <__swbuf_r+0x12>
 8007fea:	f7fe f80f 	bl	800600c <__sinit>
 8007fee:	69a3      	ldr	r3, [r4, #24]
 8007ff0:	60a3      	str	r3, [r4, #8]
 8007ff2:	89a3      	ldrh	r3, [r4, #12]
 8007ff4:	071a      	lsls	r2, r3, #28
 8007ff6:	d501      	bpl.n	8007ffc <__swbuf_r+0x20>
 8007ff8:	6923      	ldr	r3, [r4, #16]
 8007ffa:	b943      	cbnz	r3, 800800e <__swbuf_r+0x32>
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	4628      	mov	r0, r5
 8008000:	f000 f82a 	bl	8008058 <__swsetup_r>
 8008004:	b118      	cbz	r0, 800800e <__swbuf_r+0x32>
 8008006:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800800a:	4638      	mov	r0, r7
 800800c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800800e:	6823      	ldr	r3, [r4, #0]
 8008010:	6922      	ldr	r2, [r4, #16]
 8008012:	1a98      	subs	r0, r3, r2
 8008014:	6963      	ldr	r3, [r4, #20]
 8008016:	b2f6      	uxtb	r6, r6
 8008018:	4283      	cmp	r3, r0
 800801a:	4637      	mov	r7, r6
 800801c:	dc05      	bgt.n	800802a <__swbuf_r+0x4e>
 800801e:	4621      	mov	r1, r4
 8008020:	4628      	mov	r0, r5
 8008022:	f7ff f937 	bl	8007294 <_fflush_r>
 8008026:	2800      	cmp	r0, #0
 8008028:	d1ed      	bne.n	8008006 <__swbuf_r+0x2a>
 800802a:	68a3      	ldr	r3, [r4, #8]
 800802c:	3b01      	subs	r3, #1
 800802e:	60a3      	str	r3, [r4, #8]
 8008030:	6823      	ldr	r3, [r4, #0]
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	6022      	str	r2, [r4, #0]
 8008036:	701e      	strb	r6, [r3, #0]
 8008038:	6962      	ldr	r2, [r4, #20]
 800803a:	1c43      	adds	r3, r0, #1
 800803c:	429a      	cmp	r2, r3
 800803e:	d004      	beq.n	800804a <__swbuf_r+0x6e>
 8008040:	89a3      	ldrh	r3, [r4, #12]
 8008042:	07db      	lsls	r3, r3, #31
 8008044:	d5e1      	bpl.n	800800a <__swbuf_r+0x2e>
 8008046:	2e0a      	cmp	r6, #10
 8008048:	d1df      	bne.n	800800a <__swbuf_r+0x2e>
 800804a:	4621      	mov	r1, r4
 800804c:	4628      	mov	r0, r5
 800804e:	f7ff f921 	bl	8007294 <_fflush_r>
 8008052:	2800      	cmp	r0, #0
 8008054:	d0d9      	beq.n	800800a <__swbuf_r+0x2e>
 8008056:	e7d6      	b.n	8008006 <__swbuf_r+0x2a>

08008058 <__swsetup_r>:
 8008058:	b538      	push	{r3, r4, r5, lr}
 800805a:	4b29      	ldr	r3, [pc, #164]	@ (8008100 <__swsetup_r+0xa8>)
 800805c:	4605      	mov	r5, r0
 800805e:	6818      	ldr	r0, [r3, #0]
 8008060:	460c      	mov	r4, r1
 8008062:	b118      	cbz	r0, 800806c <__swsetup_r+0x14>
 8008064:	6a03      	ldr	r3, [r0, #32]
 8008066:	b90b      	cbnz	r3, 800806c <__swsetup_r+0x14>
 8008068:	f7fd ffd0 	bl	800600c <__sinit>
 800806c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008070:	0719      	lsls	r1, r3, #28
 8008072:	d422      	bmi.n	80080ba <__swsetup_r+0x62>
 8008074:	06da      	lsls	r2, r3, #27
 8008076:	d407      	bmi.n	8008088 <__swsetup_r+0x30>
 8008078:	2209      	movs	r2, #9
 800807a:	602a      	str	r2, [r5, #0]
 800807c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008080:	81a3      	strh	r3, [r4, #12]
 8008082:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008086:	e033      	b.n	80080f0 <__swsetup_r+0x98>
 8008088:	0758      	lsls	r0, r3, #29
 800808a:	d512      	bpl.n	80080b2 <__swsetup_r+0x5a>
 800808c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800808e:	b141      	cbz	r1, 80080a2 <__swsetup_r+0x4a>
 8008090:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008094:	4299      	cmp	r1, r3
 8008096:	d002      	beq.n	800809e <__swsetup_r+0x46>
 8008098:	4628      	mov	r0, r5
 800809a:	f7ff fdd3 	bl	8007c44 <_free_r>
 800809e:	2300      	movs	r3, #0
 80080a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80080a2:	89a3      	ldrh	r3, [r4, #12]
 80080a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80080a8:	81a3      	strh	r3, [r4, #12]
 80080aa:	2300      	movs	r3, #0
 80080ac:	6063      	str	r3, [r4, #4]
 80080ae:	6923      	ldr	r3, [r4, #16]
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	89a3      	ldrh	r3, [r4, #12]
 80080b4:	f043 0308 	orr.w	r3, r3, #8
 80080b8:	81a3      	strh	r3, [r4, #12]
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	b94b      	cbnz	r3, 80080d2 <__swsetup_r+0x7a>
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080c8:	d003      	beq.n	80080d2 <__swsetup_r+0x7a>
 80080ca:	4621      	mov	r1, r4
 80080cc:	4628      	mov	r0, r5
 80080ce:	f000 f83f 	bl	8008150 <__smakebuf_r>
 80080d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080d6:	f013 0201 	ands.w	r2, r3, #1
 80080da:	d00a      	beq.n	80080f2 <__swsetup_r+0x9a>
 80080dc:	2200      	movs	r2, #0
 80080de:	60a2      	str	r2, [r4, #8]
 80080e0:	6962      	ldr	r2, [r4, #20]
 80080e2:	4252      	negs	r2, r2
 80080e4:	61a2      	str	r2, [r4, #24]
 80080e6:	6922      	ldr	r2, [r4, #16]
 80080e8:	b942      	cbnz	r2, 80080fc <__swsetup_r+0xa4>
 80080ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080ee:	d1c5      	bne.n	800807c <__swsetup_r+0x24>
 80080f0:	bd38      	pop	{r3, r4, r5, pc}
 80080f2:	0799      	lsls	r1, r3, #30
 80080f4:	bf58      	it	pl
 80080f6:	6962      	ldrpl	r2, [r4, #20]
 80080f8:	60a2      	str	r2, [r4, #8]
 80080fa:	e7f4      	b.n	80080e6 <__swsetup_r+0x8e>
 80080fc:	2000      	movs	r0, #0
 80080fe:	e7f7      	b.n	80080f0 <__swsetup_r+0x98>
 8008100:	20000018 	.word	0x20000018

08008104 <__swhatbuf_r>:
 8008104:	b570      	push	{r4, r5, r6, lr}
 8008106:	460c      	mov	r4, r1
 8008108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800810c:	2900      	cmp	r1, #0
 800810e:	b096      	sub	sp, #88	@ 0x58
 8008110:	4615      	mov	r5, r2
 8008112:	461e      	mov	r6, r3
 8008114:	da0d      	bge.n	8008132 <__swhatbuf_r+0x2e>
 8008116:	89a3      	ldrh	r3, [r4, #12]
 8008118:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800811c:	f04f 0100 	mov.w	r1, #0
 8008120:	bf14      	ite	ne
 8008122:	2340      	movne	r3, #64	@ 0x40
 8008124:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008128:	2000      	movs	r0, #0
 800812a:	6031      	str	r1, [r6, #0]
 800812c:	602b      	str	r3, [r5, #0]
 800812e:	b016      	add	sp, #88	@ 0x58
 8008130:	bd70      	pop	{r4, r5, r6, pc}
 8008132:	466a      	mov	r2, sp
 8008134:	f000 f848 	bl	80081c8 <_fstat_r>
 8008138:	2800      	cmp	r0, #0
 800813a:	dbec      	blt.n	8008116 <__swhatbuf_r+0x12>
 800813c:	9901      	ldr	r1, [sp, #4]
 800813e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008142:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008146:	4259      	negs	r1, r3
 8008148:	4159      	adcs	r1, r3
 800814a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800814e:	e7eb      	b.n	8008128 <__swhatbuf_r+0x24>

08008150 <__smakebuf_r>:
 8008150:	898b      	ldrh	r3, [r1, #12]
 8008152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008154:	079d      	lsls	r5, r3, #30
 8008156:	4606      	mov	r6, r0
 8008158:	460c      	mov	r4, r1
 800815a:	d507      	bpl.n	800816c <__smakebuf_r+0x1c>
 800815c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	6123      	str	r3, [r4, #16]
 8008164:	2301      	movs	r3, #1
 8008166:	6163      	str	r3, [r4, #20]
 8008168:	b003      	add	sp, #12
 800816a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800816c:	ab01      	add	r3, sp, #4
 800816e:	466a      	mov	r2, sp
 8008170:	f7ff ffc8 	bl	8008104 <__swhatbuf_r>
 8008174:	9f00      	ldr	r7, [sp, #0]
 8008176:	4605      	mov	r5, r0
 8008178:	4639      	mov	r1, r7
 800817a:	4630      	mov	r0, r6
 800817c:	f7fe ff86 	bl	800708c <_malloc_r>
 8008180:	b948      	cbnz	r0, 8008196 <__smakebuf_r+0x46>
 8008182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008186:	059a      	lsls	r2, r3, #22
 8008188:	d4ee      	bmi.n	8008168 <__smakebuf_r+0x18>
 800818a:	f023 0303 	bic.w	r3, r3, #3
 800818e:	f043 0302 	orr.w	r3, r3, #2
 8008192:	81a3      	strh	r3, [r4, #12]
 8008194:	e7e2      	b.n	800815c <__smakebuf_r+0xc>
 8008196:	89a3      	ldrh	r3, [r4, #12]
 8008198:	6020      	str	r0, [r4, #0]
 800819a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800819e:	81a3      	strh	r3, [r4, #12]
 80081a0:	9b01      	ldr	r3, [sp, #4]
 80081a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80081a6:	b15b      	cbz	r3, 80081c0 <__smakebuf_r+0x70>
 80081a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ac:	4630      	mov	r0, r6
 80081ae:	f000 f81d 	bl	80081ec <_isatty_r>
 80081b2:	b128      	cbz	r0, 80081c0 <__smakebuf_r+0x70>
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	f023 0303 	bic.w	r3, r3, #3
 80081ba:	f043 0301 	orr.w	r3, r3, #1
 80081be:	81a3      	strh	r3, [r4, #12]
 80081c0:	89a3      	ldrh	r3, [r4, #12]
 80081c2:	431d      	orrs	r5, r3
 80081c4:	81a5      	strh	r5, [r4, #12]
 80081c6:	e7cf      	b.n	8008168 <__smakebuf_r+0x18>

080081c8 <_fstat_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	4d07      	ldr	r5, [pc, #28]	@ (80081e8 <_fstat_r+0x20>)
 80081cc:	2300      	movs	r3, #0
 80081ce:	4604      	mov	r4, r0
 80081d0:	4608      	mov	r0, r1
 80081d2:	4611      	mov	r1, r2
 80081d4:	602b      	str	r3, [r5, #0]
 80081d6:	f7f9 fc2d 	bl	8001a34 <_fstat>
 80081da:	1c43      	adds	r3, r0, #1
 80081dc:	d102      	bne.n	80081e4 <_fstat_r+0x1c>
 80081de:	682b      	ldr	r3, [r5, #0]
 80081e0:	b103      	cbz	r3, 80081e4 <_fstat_r+0x1c>
 80081e2:	6023      	str	r3, [r4, #0]
 80081e4:	bd38      	pop	{r3, r4, r5, pc}
 80081e6:	bf00      	nop
 80081e8:	20000a00 	.word	0x20000a00

080081ec <_isatty_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	4d06      	ldr	r5, [pc, #24]	@ (8008208 <_isatty_r+0x1c>)
 80081f0:	2300      	movs	r3, #0
 80081f2:	4604      	mov	r4, r0
 80081f4:	4608      	mov	r0, r1
 80081f6:	602b      	str	r3, [r5, #0]
 80081f8:	f7f9 fc2c 	bl	8001a54 <_isatty>
 80081fc:	1c43      	adds	r3, r0, #1
 80081fe:	d102      	bne.n	8008206 <_isatty_r+0x1a>
 8008200:	682b      	ldr	r3, [r5, #0]
 8008202:	b103      	cbz	r3, 8008206 <_isatty_r+0x1a>
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	bd38      	pop	{r3, r4, r5, pc}
 8008208:	20000a00 	.word	0x20000a00

0800820c <_raise_r>:
 800820c:	291f      	cmp	r1, #31
 800820e:	b538      	push	{r3, r4, r5, lr}
 8008210:	4605      	mov	r5, r0
 8008212:	460c      	mov	r4, r1
 8008214:	d904      	bls.n	8008220 <_raise_r+0x14>
 8008216:	2316      	movs	r3, #22
 8008218:	6003      	str	r3, [r0, #0]
 800821a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800821e:	bd38      	pop	{r3, r4, r5, pc}
 8008220:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008222:	b112      	cbz	r2, 800822a <_raise_r+0x1e>
 8008224:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008228:	b94b      	cbnz	r3, 800823e <_raise_r+0x32>
 800822a:	4628      	mov	r0, r5
 800822c:	f000 f830 	bl	8008290 <_getpid_r>
 8008230:	4622      	mov	r2, r4
 8008232:	4601      	mov	r1, r0
 8008234:	4628      	mov	r0, r5
 8008236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800823a:	f000 b817 	b.w	800826c <_kill_r>
 800823e:	2b01      	cmp	r3, #1
 8008240:	d00a      	beq.n	8008258 <_raise_r+0x4c>
 8008242:	1c59      	adds	r1, r3, #1
 8008244:	d103      	bne.n	800824e <_raise_r+0x42>
 8008246:	2316      	movs	r3, #22
 8008248:	6003      	str	r3, [r0, #0]
 800824a:	2001      	movs	r0, #1
 800824c:	e7e7      	b.n	800821e <_raise_r+0x12>
 800824e:	2100      	movs	r1, #0
 8008250:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008254:	4620      	mov	r0, r4
 8008256:	4798      	blx	r3
 8008258:	2000      	movs	r0, #0
 800825a:	e7e0      	b.n	800821e <_raise_r+0x12>

0800825c <raise>:
 800825c:	4b02      	ldr	r3, [pc, #8]	@ (8008268 <raise+0xc>)
 800825e:	4601      	mov	r1, r0
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	f7ff bfd3 	b.w	800820c <_raise_r>
 8008266:	bf00      	nop
 8008268:	20000018 	.word	0x20000018

0800826c <_kill_r>:
 800826c:	b538      	push	{r3, r4, r5, lr}
 800826e:	4d07      	ldr	r5, [pc, #28]	@ (800828c <_kill_r+0x20>)
 8008270:	2300      	movs	r3, #0
 8008272:	4604      	mov	r4, r0
 8008274:	4608      	mov	r0, r1
 8008276:	4611      	mov	r1, r2
 8008278:	602b      	str	r3, [r5, #0]
 800827a:	f7f9 fb7b 	bl	8001974 <_kill>
 800827e:	1c43      	adds	r3, r0, #1
 8008280:	d102      	bne.n	8008288 <_kill_r+0x1c>
 8008282:	682b      	ldr	r3, [r5, #0]
 8008284:	b103      	cbz	r3, 8008288 <_kill_r+0x1c>
 8008286:	6023      	str	r3, [r4, #0]
 8008288:	bd38      	pop	{r3, r4, r5, pc}
 800828a:	bf00      	nop
 800828c:	20000a00 	.word	0x20000a00

08008290 <_getpid_r>:
 8008290:	f7f9 bb68 	b.w	8001964 <_getpid>

08008294 <_init>:
 8008294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008296:	bf00      	nop
 8008298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800829a:	bc08      	pop	{r3}
 800829c:	469e      	mov	lr, r3
 800829e:	4770      	bx	lr

080082a0 <_fini>:
 80082a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a2:	bf00      	nop
 80082a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082a6:	bc08      	pop	{r3}
 80082a8:	469e      	mov	lr, r3
 80082aa:	4770      	bx	lr
