{"libclc/clc/include/clc/async":{"clc_prefetch.h":{"r":[386,[1]],"f":1},"clc_prefetch.inc":{"r":[386,[1]],"f":1}},"mlir/include/mlir/Target/LLVMIR/Dialect/SPIRV":{"SPIRVToLLVMIRTranslation.h":{"r":[309,[1]],"f":1}},"libcxx/test/std/experimental/memory/memory.resource.adaptor/memory.resource.adaptor.overview":{"overview.pass.cpp":{"r":[0,[1],54,[1,0,0,1],73,[1],113,[1],126,[1],236,[1],250,[1],308,[1]],"d":1701100475000,"f":1}},"libc/src/stdio/printf_files":{"converter.h":{"r":[221,[1,1]],"d":1649097990000,"f":1},"core_structs.h":{"r":[221,[1,1]],"d":1649097990000,"f":1},"parser.h":{"r":[221,[1,1]],"d":1649097990000,"f":1},"printf_main.h":{"r":[221,[1,1]],"d":1649097990000,"f":1},"writer.h":{"r":[221,[1,1]],"d":1649097990000,"f":1}},"lldb/packages/Python/lldbsuite/test/functionalities/register":{"intel_xtended_registers":{"r":[0,[1,0,1],54,[1],82,[1,0,0,0,1]],"d":1567329157000},"register_command":{"r":[0,[1,0,1,0,1],9,[1],22,[1,0,0,0,1],54,[1],61,[1],69,[1],82,[1,0,0,1,2]],"d":1567329157000},"intel_avx":{"r":[0,[1,0,1],9,[1],26,[1,0,0,1],50,[1,0,0,0,1,0,1],61,[1],68,[1,1]],"d":1556537897000}}}