

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Tue Sep 22 23:46:33 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |        ?|        ?|        11|          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 14 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %x) nounwind, !map !84"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12704 x float]* %w) nounwind, !map !90"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26 x float]* %b) nounwind, !map !96"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26 x float]* %res) nounwind, !map !102"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inputs) nounwind, !map !106"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %neurons) nounwind, !map !112"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %w_offset) nounwind, !map !116"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b_offset) nounwind, !map !120"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @calcPerceptron_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%b_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b_offset) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 59 'read' 'b_offset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%w_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w_offset) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 60 'read' 'w_offset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%neurons_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %neurons) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 61 'read' 'neurons_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%inputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 62 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:5]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:6]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %neurons, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:7]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %w_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:8]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:9]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %x, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:11]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12704 x float]* %w, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:12]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([26 x float]* %res, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:13]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([26 x float]* %b, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:14]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.76ns)   --->   "br label %1" [simple_perceptron/core.cpp:21]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %3 ]"   --->   Operation 73 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %add_ln21, %3 ]" [simple_perceptron/core.cpp:21]   --->   Operation 74 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln21 = add i32 %phi_mul, %inputs_read" [simple_perceptron/core.cpp:21]   --->   Operation 75 'add' 'add_ln21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %j_0 to i32" [simple_perceptron/core.cpp:21]   --->   Operation 76 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp slt i32 %zext_ln21, %neurons_read" [simple_perceptron/core.cpp:21]   --->   Operation 77 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.52ns)   --->   "%j = add i31 %j_0, 1" [simple_perceptron/core.cpp:21]   --->   Operation 78 'add' 'j' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader.preheader, label %4" [simple_perceptron/core.cpp:21]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:22]   --->   Operation 80 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [simple_perceptron/core.cpp:29]   --->   Operation 81 'ret' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.62>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 82 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %i_0 to i32" [simple_perceptron/core.cpp:22]   --->   Operation 84 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp slt i32 %zext_ln22, %inputs_read" [simple_perceptron/core.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.52ns)   --->   "%i = add i31 %i_0, 1" [simple_perceptron/core.cpp:22]   --->   Operation 86 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %3" [simple_perceptron/core.cpp:22]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %i_0 to i64" [simple_perceptron/core.cpp:23]   --->   Operation 88 'zext' 'zext_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [784 x float]* %x, i64 0, i64 %zext_ln23" [simple_perceptron/core.cpp:23]   --->   Operation 89 'getelementptr' 'x_addr' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:23]   --->   Operation 90 'load' 'x_load' <Predicate = (icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i32 %zext_ln22, %w_offset_read" [simple_perceptron/core.cpp:23]   --->   Operation 91 'add' 'add_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i32 %add_ln23, %phi_mul" [simple_perceptron/core.cpp:23]   --->   Operation 92 'add' 'add_ln23_1' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %add_ln23_1 to i64" [simple_perceptron/core.cpp:23]   --->   Operation 93 'sext' 'sext_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [12704 x float]* %w, i64 0, i64 %sext_ln23" [simple_perceptron/core.cpp:23]   --->   Operation 94 'getelementptr' 'w_addr' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:23]   --->   Operation 95 'load' 'w_load' <Predicate = (icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln25 = add nsw i32 %zext_ln21, %b_offset_read" [simple_perceptron/core.cpp:25]   --->   Operation 96 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %add_ln25 to i64" [simple_perceptron/core.cpp:25]   --->   Operation 97 'sext' 'sext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [26 x float]* %b, i64 0, i64 %sext_ln25" [simple_perceptron/core.cpp:25]   --->   Operation 98 'getelementptr' 'b_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:25]   --->   Operation 99 'load' 'b_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 100 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:23]   --->   Operation 100 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_4 : Operation 101 [1/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:23]   --->   Operation 101 'load' 'w_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 102 [4/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:23]   --->   Operation 102 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 103 [3/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:23]   --->   Operation 103 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 104 [2/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:23]   --->   Operation 104 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 105 [1/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:23]   --->   Operation 105 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 106 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp" [simple_perceptron/core.cpp:23]   --->   Operation 106 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 107 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp" [simple_perceptron/core.cpp:23]   --->   Operation 107 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 108 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp" [simple_perceptron/core.cpp:23]   --->   Operation 108 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 109 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp" [simple_perceptron/core.cpp:23]   --->   Operation 109 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 110 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp" [simple_perceptron/core.cpp:23]   --->   Operation 110 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:22]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 112 [1/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:25]   --->   Operation 112 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 15 <SV = 4> <Delay = 7.25>
ST_15 : Operation 113 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %sum_1, %b_load" [simple_perceptron/core.cpp:25]   --->   Operation 113 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 7.25>
ST_16 : Operation 114 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %sum_1, %b_load" [simple_perceptron/core.cpp:25]   --->   Operation 114 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 7.25>
ST_17 : Operation 115 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %sum_1, %b_load" [simple_perceptron/core.cpp:25]   --->   Operation 115 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 7.25>
ST_18 : Operation 116 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %sum_1, %b_load" [simple_perceptron/core.cpp:25]   --->   Operation 116 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 7.25>
ST_19 : Operation 117 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %sum_1, %b_load" [simple_perceptron/core.cpp:25]   --->   Operation 117 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 8.67>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast float %tmp_2 to i32" [simple_perceptron/core.cpp:25]   --->   Operation 118 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i32 %bitcast_ln25, -2147483648" [simple_perceptron/core.cpp:25]   --->   Operation 119 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %xor_ln25 to float" [simple_perceptron/core.cpp:25]   --->   Operation 120 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 121 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 10> <Delay = 7.68>
ST_21 : Operation 122 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 122 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.68>
ST_22 : Operation 123 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 123 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.68>
ST_23 : Operation 124 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 124 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 13> <Delay = 7.68>
ST_24 : Operation 125 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 125 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 14> <Delay = 7.68>
ST_25 : Operation 126 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 126 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 15> <Delay = 7.68>
ST_26 : Operation 127 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 127 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 16> <Delay = 7.68>
ST_27 : Operation 128 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 128 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 17> <Delay = 7.68>
ST_28 : Operation 129 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln25_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:25]   --->   Operation 129 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 18> <Delay = 7.25>
ST_29 : Operation 130 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:25]   --->   Operation 130 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 7.25>
ST_30 : Operation 131 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:25]   --->   Operation 131 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 7.25>
ST_31 : Operation 132 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:25]   --->   Operation 132 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 7.25>
ST_32 : Operation 133 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:25]   --->   Operation 133 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 7.25>
ST_33 : Operation 134 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:25]   --->   Operation 134 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 6.07>
ST_34 : Operation 135 [16/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 135 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 24> <Delay = 6.07>
ST_35 : Operation 136 [15/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 136 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 25> <Delay = 6.07>
ST_36 : Operation 137 [14/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 137 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 6.07>
ST_37 : Operation 138 [13/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 138 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 6.07>
ST_38 : Operation 139 [12/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 139 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 6.07>
ST_39 : Operation 140 [11/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 140 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 6.07>
ST_40 : Operation 141 [10/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 141 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 6.07>
ST_41 : Operation 142 [9/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 142 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 6.07>
ST_42 : Operation 143 [8/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 143 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 6.07>
ST_43 : Operation 144 [7/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 144 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 6.07>
ST_44 : Operation 145 [6/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 145 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 6.07>
ST_45 : Operation 146 [5/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 146 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 6.07>
ST_46 : Operation 147 [4/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 147 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 6.07>
ST_47 : Operation 148 [3/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 148 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 6.07>
ST_48 : Operation 149 [2/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 149 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 8.39>
ST_49 : Operation 150 [1/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+00, %tmp_5" [simple_perceptron/core.cpp:25]   --->   Operation 150 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %j_0 to i64" [simple_perceptron/core.cpp:25]   --->   Operation 151 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 152 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [26 x float]* %res, i64 0, i64 %zext_ln25" [simple_perceptron/core.cpp:25]   --->   Operation 152 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 153 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %res_addr, align 4" [simple_perceptron/core.cpp:25]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_49 : Operation 154 [1/1] (0.00ns)   --->   "br label %1" [simple_perceptron/core.cpp:21]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule) [ 00000000000000000000000000000000000000000000000000]
b_offset_read      (read         ) [ 00111111111111111111111111111111111111111111111111]
w_offset_read      (read         ) [ 00111111111111111111111111111111111111111111111111]
neurons_read       (read         ) [ 00111111111111111111111111111111111111111111111111]
inputs_read        (read         ) [ 00111111111111111111111111111111111111111111111111]
specinterface_ln5  (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln6  (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln7  (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln8  (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln12 (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln13 (specinterface) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln14 (specinterface) [ 00000000000000000000000000000000000000000000000000]
br_ln21            (br           ) [ 01111111111111111111111111111111111111111111111111]
j_0                (phi          ) [ 00111111111111111111111111111111111111111111111111]
phi_mul            (phi          ) [ 00111111111111000000000000000000000000000000000000]
add_ln21           (add          ) [ 01111111111111111111111111111111111111111111111111]
zext_ln21          (zext         ) [ 00011111111111000000000000000000000000000000000000]
icmp_ln21          (icmp         ) [ 00111111111111111111111111111111111111111111111111]
j                  (add          ) [ 01111111111111111111111111111111111111111111111111]
br_ln21            (br           ) [ 00000000000000000000000000000000000000000000000000]
br_ln22            (br           ) [ 00111111111111111111111111111111111111111111111111]
ret_ln29           (ret          ) [ 00000000000000000000000000000000000000000000000000]
sum_1              (phi          ) [ 00011111111111111111000000000000000000000000000000]
i_0                (phi          ) [ 00010000000000000000000000000000000000000000000000]
zext_ln22          (zext         ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln22          (icmp         ) [ 00111111111111111111111111111111111111111111111111]
i                  (add          ) [ 00111111111111111111111111111111111111111111111111]
br_ln22            (br           ) [ 00000000000000000000000000000000000000000000000000]
zext_ln23          (zext         ) [ 00000000000000000000000000000000000000000000000000]
x_addr             (getelementptr) [ 00001000000000000000000000000000000000000000000000]
add_ln23           (add          ) [ 00000000000000000000000000000000000000000000000000]
add_ln23_1         (add          ) [ 00000000000000000000000000000000000000000000000000]
sext_ln23          (sext         ) [ 00000000000000000000000000000000000000000000000000]
w_addr             (getelementptr) [ 00001000000000000000000000000000000000000000000000]
add_ln25           (add          ) [ 00000000000000000000000000000000000000000000000000]
sext_ln25          (sext         ) [ 00000000000000000000000000000000000000000000000000]
b_addr             (getelementptr) [ 00000000000000100000000000000000000000000000000000]
x_load             (load         ) [ 00000111100000000000000000000000000000000000000000]
w_load             (load         ) [ 00000111100000000000000000000000000000000000000000]
tmp                (fmul         ) [ 00000000011111000000000000000000000000000000000000]
sum                (fadd         ) [ 00111111111111111111111111111111111111111111111111]
br_ln22            (br           ) [ 00111111111111111111111111111111111111111111111111]
b_load             (load         ) [ 00000000000000011111000000000000000000000000000000]
tmp_2              (fadd         ) [ 00000000000000000000100000000000000000000000000000]
bitcast_ln25       (bitcast      ) [ 00000000000000000000000000000000000000000000000000]
xor_ln25           (xor          ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln25_1     (bitcast      ) [ 00000000000000000000011111111000000000000000000000]
tmp_i_i            (fexp         ) [ 00000000000000000000000000000111110000000000000000]
tmp_5              (fadd         ) [ 00000000000000000000000000000000001111111111111111]
tmp_6              (fdiv         ) [ 00000000000000000000000000000000000000000000000000]
zext_ln25          (zext         ) [ 00000000000000000000000000000000000000000000000000]
res_addr           (getelementptr) [ 00000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 00000000000000000000000000000000000000000000000000]
br_ln21            (br           ) [ 01111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="neurons">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neurons"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcPerceptron_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="b_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="w_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="neurons_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neurons_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="inputs_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="31" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="w_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="res_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="31" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/49 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln25_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/49 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="1"/>
<pin id="128" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="31" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="phi_mul_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sum_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="1"/>
<pin id="164" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/9 tmp_2/15 tmp_5/29 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6/34 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/20 "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln21_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln21_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln21_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln22_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln22_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln23_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln23_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln23_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln25_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln25_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bitcast_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/20 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln25_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/20 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln25_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/20 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln25_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="37"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/49 "/>
</bind>
</comp>

<comp id="284" class="1005" name="b_offset_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="w_offset_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_offset_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="neurons_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="neurons_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="inputs_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln21_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="310" class="1005" name="zext_ln21_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="x_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="1"/>
<pin id="338" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="b_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="1"/>
<pin id="343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="x_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="w_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="361" class="1005" name="sum_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="366" class="1005" name="b_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="bitcast_ln25_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_i_i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="150" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="183" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="173" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="203"><net_src comp="142" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="130" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="130" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="166" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="166" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="166" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="243"><net_src comp="219" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="138" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="262"><net_src comp="255" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="267"><net_src comp="194" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="282"><net_src comp="126" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="287"><net_src comp="50" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="292"><net_src comp="56" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="297"><net_src comp="62" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="302"><net_src comp="68" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="308"><net_src comp="199" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="313"><net_src comp="204" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="321"><net_src comp="213" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="329"><net_src comp="228" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="334"><net_src comp="74" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="339"><net_src comp="87" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="344"><net_src comp="100" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="349"><net_src comp="81" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="354"><net_src comp="94" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="359"><net_src comp="179" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="364"><net_src comp="173" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="369"><net_src comp="107" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="374"><net_src comp="274" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="379"><net_src comp="189" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {49 }
 - Input state : 
	Port: calcPerceptron : x | {3 4 }
	Port: calcPerceptron : w | {3 4 }
	Port: calcPerceptron : b | {3 14 }
	Port: calcPerceptron : inputs | {1 }
	Port: calcPerceptron : neurons | {1 }
	Port: calcPerceptron : w_offset | {1 }
	Port: calcPerceptron : b_offset | {1 }
  - Chain level:
	State 1
	State 2
		add_ln21 : 1
		zext_ln21 : 1
		icmp_ln21 : 2
		j : 1
		br_ln21 : 3
	State 3
		zext_ln22 : 1
		icmp_ln22 : 2
		i : 1
		br_ln22 : 3
		zext_ln23 : 1
		x_addr : 2
		x_load : 3
		add_ln23 : 2
		add_ln23_1 : 3
		sext_ln23 : 4
		w_addr : 5
		w_load : 6
		sext_ln25 : 1
		b_addr : 2
		b_load : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		xor_ln25 : 1
		bitcast_ln25_1 : 1
		tmp_i_i : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		res_addr : 1
		store_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_183        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|   fexp   |        grp_fu_189        |    7    |   277   |   924   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_173        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_179        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln21_fu_199     |    0    |    0    |    39   |
|          |         j_fu_213         |    0    |    0    |    38   |
|    add   |         i_fu_228         |    0    |    0    |    38   |
|          |      add_ln23_fu_239     |    0    |    0    |    32   |
|          |     add_ln23_1_fu_244    |    0    |    0    |    32   |
|          |      add_ln25_fu_255     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln21_fu_208     |    0    |    0    |    18   |
|          |     icmp_ln22_fu_223     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    xor   |      xor_ln25_fu_268     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          | b_offset_read_read_fu_50 |    0    |    0    |    0    |
|   read   | w_offset_read_read_fu_56 |    0    |    0    |    0    |
|          |  neurons_read_read_fu_62 |    0    |    0    |    0    |
|          |  inputs_read_read_fu_68  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln21_fu_204     |    0    |    0    |    0    |
|   zext   |     zext_ln22_fu_219     |    0    |    0    |    0    |
|          |     zext_ln23_fu_234     |    0    |    0    |    0    |
|          |     zext_ln25_fu_279     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln23_fu_250     |    0    |    0    |    0    |
|          |     sext_ln25_fu_259     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    12   |   1386  |   2915  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln21_reg_305   |   32   |
|    b_addr_reg_341    |    5   |
|    b_load_reg_366    |   32   |
| b_offset_read_reg_284|   32   |
|bitcast_ln25_1_reg_371|   32   |
|      i_0_reg_162     |   31   |
|       i_reg_326      |   31   |
|  inputs_read_reg_299 |   32   |
|      j_0_reg_126     |   31   |
|       j_reg_318      |   31   |
| neurons_read_reg_294 |   32   |
|    phi_mul_reg_138   |   32   |
|        reg_194       |   32   |
|     sum_1_reg_150    |   32   |
|      sum_reg_361     |   32   |
|    tmp_i_i_reg_376   |   32   |
|      tmp_reg_356     |   32   |
|    w_addr_reg_336    |   14   |
|    w_load_reg_351    |   32   |
| w_offset_read_reg_289|   32   |
|    x_addr_reg_331    |   10   |
|    x_load_reg_346    |   32   |
|   zext_ln21_reg_310  |   32   |
+----------------------+--------+
|         Total        |   665  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   5  |   10   ||    9    |
|    j_0_reg_126    |  p0  |   2  |  31  |   62   ||    9    |
|  phi_mul_reg_138  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_1_reg_150   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_173    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 15.9667 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  1386  |  2915  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |   665  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   15   |  2051  |  3002  |
+-----------+--------+--------+--------+--------+
