Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May  8 13:05:30 2023
| Host         : LAPTOP-E10EM86U running 64-bit major release  (build 9200)
| Command      : report_methodology -file fir_filter_methodology_drc_routed.rpt -pb fir_filter_methodology_drc_routed.pb -rpx fir_filter_methodology_drc_routed.rpx
| Design       : fir_filter
| Device       : xc7z007sclg225-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 117
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 31         |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 71         |
| TIMING-20 | Warning  | Non-clocked latch            | 15         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[0]_C/CLR, cu/ram_addr_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[1]_C/CLR, cu/ram_addr_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell cu/ram_addr_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/ram_addr_reg[2]_C/CLR, cu/ram_addr_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[0]_C/CLR, mac_comp/res_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[10]_C/CLR, mac_comp/res_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[11]_C/CLR, mac_comp/res_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[1]_C/CLR, mac_comp/res_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[2]_C/CLR, mac_comp/res_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[3]_C/CLR, mac_comp/res_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[4]_C/CLR, mac_comp/res_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[5]_C/CLR, mac_comp/res_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[6]_C/CLR, mac_comp/res_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[7]_C/CLR, mac_comp/res_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[8]_C/CLR, mac_comp/res_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell cu/res_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mac_comp/res_reg[9]_C/CLR, mac_comp/res_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell ram/rom_addr[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cu/rom_addr_reg[0]/CLR, cu/rom_addr_reg[1]/CLR, cu/rom_addr_reg[2]/CLR, cu/mac_init_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin cu/aux_valid_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin cu/exec_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin cu/index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin cu/index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin cu/index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin cu/index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin cu/last_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin cu/last_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin cu/last_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin cu/last_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin cu/mac_init_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin cu/ram_addr_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin cu/rom_addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin cu/rom_addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin cu/rom_addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin mac_comp/res_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_0_0/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_1_1/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_2_2/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_3_3/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_4_4/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_5_5/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_6_6/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin ram/RAM_reg_0_7_7_7/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin ram/do_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin rom/rom_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin rom/rom_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin rom/rom_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin rom/rom_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cu/ram_addr_reg[0]_LDC cannot be properly analyzed as its control pin cu/ram_addr_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cu/ram_addr_reg[1]_LDC cannot be properly analyzed as its control pin cu/ram_addr_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cu/ram_addr_reg[2]_LDC cannot be properly analyzed as its control pin cu/ram_addr_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mac_comp/res_reg[0]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch mac_comp/res_reg[10]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch mac_comp/res_reg[11]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch mac_comp/res_reg[1]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mac_comp/res_reg[2]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mac_comp/res_reg[3]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mac_comp/res_reg[4]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch mac_comp/res_reg[5]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch mac_comp/res_reg[6]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch mac_comp/res_reg[7]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch mac_comp/res_reg[8]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch mac_comp/res_reg[9]_LDC cannot be properly analyzed as its control pin mac_comp/res_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


