{
    "nl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/53-openroad-fillinsertion/dynamic_noise_reduction.nl.v",
    "pnl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/53-openroad-fillinsertion/dynamic_noise_reduction.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/54-odb-cellfrequencytables/dynamic_noise_reduction.def",
    "lef": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/60-magic-writelef/dynamic_noise_reduction.lef",
    "openroad-lef": null,
    "odb": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/54-odb-cellfrequencytables/dynamic_noise_reduction.odb",
    "sdc": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/53-openroad-fillinsertion/dynamic_noise_reduction.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/55-openroad-rcx/nom/dynamic_noise_reduction.nom.spef",
        "min_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/55-openroad-rcx/min/dynamic_noise_reduction.min.spef",
        "max_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/55-openroad-rcx/max/dynamic_noise_reduction.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/68-magic-spiceextraction/dynamic_noise_reduction.spice",
    "mag": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/58-magic-streamout/dynamic_noise_reduction.mag",
    "gds": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/58-magic-streamout/dynamic_noise_reduction.gds",
    "mag_gds": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/58-magic-streamout/dynamic_noise_reduction.magic.gds",
    "klayout_gds": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/59-klayout-streamout/dynamic_noise_reduction.klayout.gds",
    "json_h": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/05-yosys-jsonheader/dynamic_noise_reduction.h.json",
    "vh": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/28-odb-writeverilogheader/dynamic_noise_reduction.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 6,
        "design__inferred_latch__count": 0,
        "design__instance__count": 4429,
        "design__instance__area": 25335.5,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.009905373677611351,
        "power__switching__total": 0.012682520784437656,
        "power__leakage__total": 2.730746295753761e-08,
        "power__total": 0.02258792333304882,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2549256988770871,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2549256988770871,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1.3548491600996049,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 8.833798831357006,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.354849,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25753874761732254,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25753874761732254,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 2.841791549181938,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1.9433539771909114,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.841792,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2541388560417062,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2541388560417062,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.762659013084978,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.421596436361625,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.762659,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 2,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25326333413972535,
        "clock__skew__worst_setup": 0.25326333413972535,
        "timing__hold__ws": 0.7448862848483752,
        "timing__setup__ws": 1.7665123197566746,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.744886,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 300.0 300.0",
        "design__core__bbox": "5.52 10.88 294.4 288.32",
        "design__io": 52,
        "design__die__area": 90000,
        "design__core__area": 80146.9,
        "design__instance__count__stdcell": 4429,
        "design__instance__area__stdcell": 25335.5,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.316114,
        "design__instance__utilization__stdcell": 0.316114,
        "design__instance__count__class:inverter": 68,
        "design__instance__count__class:sequential_cell": 16,
        "design__instance__count__class:multi_input_combinational_cell": 2910,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 6164,
        "design__instance__count__class:tap_cell": 1144,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 50,
        "design__io__hpwl": 14763753,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 78294,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 274,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 3,
        "antenna__violating__pins": 3,
        "route__antenna_violation__count": 3,
        "antenna_diodes_count": 13,
        "design__instance__count__class:antenna_cell": 13,
        "route__net": 3305,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1313,
        "route__wirelength__iter:1": 84334,
        "route__drc_errors__iter:2": 732,
        "route__wirelength__iter:2": 83912,
        "route__drc_errors__iter:3": 720,
        "route__wirelength__iter:3": 83794,
        "route__drc_errors__iter:4": 20,
        "route__wirelength__iter:4": 83703,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 83699,
        "route__drc_errors": 0,
        "route__wirelength": 83699,
        "route__vias": 23068,
        "route__vias__singlecut": 23068,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 542.66,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.253965494711508,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.253965494711508,
        "timing__hold__ws__corner:min_tt_025C_1v80": 1.317529678205178,
        "timing__setup__ws__corner:min_tt_025C_1v80": 8.9313448054162,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.31753,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25639321946811655,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25639321946811655,
        "timing__hold__ws__corner:min_ss_100C_1v60": 2.7751950412109245,
        "timing__setup__ws__corner:min_ss_100C_1v60": 2.10148526750658,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.775195,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25326333413972535,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25326333413972535,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.7448862848483752,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 11.48931560188689,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.744886,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2568514085233378,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2568514085233378,
        "timing__hold__ws__corner:max_tt_025C_1v80": 1.3926536984472087,
        "timing__setup__ws__corner:max_tt_025C_1v80": 8.730036496362521,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.392654,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25965150209293697,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25965150209293697,
        "timing__hold__ws__corner:max_ss_100C_1v60": 2.908987799647815,
        "timing__setup__ws__corner:max_ss_100C_1v60": 1.7665123197566746,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.908988,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2560673967567498,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2560673967567498,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.7841790772025798,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 11.342931359682405,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.784179,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7954,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00460193,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00437528,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000233553,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00437528,
        "design_powergrid__voltage__worst": 0.00437528,
        "design_powergrid__voltage__worst__net:VPWR": 1.7954,
        "design_powergrid__drop__worst": 0.00460193,
        "design_powergrid__drop__worst__net:VPWR": 0.00460193,
        "design_powergrid__voltage__worst__net:VGND": 0.00437528,
        "design_powergrid__drop__worst__net:VGND": 0.00437528,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000246,
        "ir__drop__worst": 0.0046,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 2292,
        "design__lvs_net_difference__count": 880,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 3182,
        "design__lvs_unmatched_device__count": 1,
        "design__lvs_unmatched_net__count": 1,
        "design__lvs_unmatched_pin__count": 8
    }
}