{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696647603851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696647603856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  7 11:00:03 2023 " "Processing started: Sat Oct  7 11:00:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696647603856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696647603856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password_box -c Password_box --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password_box -c Password_box --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696647603856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696647604017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696647604017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tool/quartus/project/password_box/rtl/password_box.v 1 1 " "Found 1 design units, including 1 entities, in source file /tool/quartus/project/password_box/rtl/password_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password_box " "Found entity 1: Password_box" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696647609739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696647609739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tool/quartus/project/password_box/rtl/countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file /tool/quartus/project/password_box/rtl/countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "../rtl/countdown.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696647609740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696647609740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password_box " "Elaborating entity \"Password_box\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696647609753 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(145) " "Verilog HDL Case Statement warning at Password_box.v(145): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 145 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609755 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(146) " "Verilog HDL Case Statement warning at Password_box.v(146): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 146 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(147) " "Verilog HDL Case Statement warning at Password_box.v(147): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 147 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(148) " "Verilog HDL Case Statement warning at Password_box.v(148): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 148 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(149) " "Verilog HDL Case Statement warning at Password_box.v(149): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 149 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(150) " "Verilog HDL Case Statement warning at Password_box.v(150): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 150 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Password_box.v(151) " "Verilog HDL Case Statement warning at Password_box.v(151): case item expression never matches the case expression" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1696647609756 "|Password_box"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 Password_box.v(47) " "Net \"seg.data_a\" at Password_box.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1696647609758 "|Password_box"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 Password_box.v(47) " "Net \"seg.waddr_a\" at Password_box.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1696647609758 "|Password_box"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 Password_box.v(47) " "Net \"seg.we_a\" at Password_box.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/Password_box.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1696647609758 "|Password_box"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:my_countdown " "Elaborating entity \"countdown\" for hierarchy \"countdown:my_countdown\"" {  } { { "../rtl/Password_box.v" "my_countdown" { Text "D:/tool/Quartus/project/Password_box/rtl/Password_box.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696647609770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countdown.v(39) " "Verilog HDL assignment warning at countdown.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/countdown.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/countdown.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696647609771 "|Password_box|countdown:my_countdown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(48) " "Verilog HDL assignment warning at countdown.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/countdown.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/countdown.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696647609771 "|Password_box|countdown:my_countdown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(49) " "Verilog HDL assignment warning at countdown.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/countdown.v" "" { Text "D:/tool/Quartus/project/Password_box/rtl/countdown.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696647609771 "|Password_box|countdown:my_countdown"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696647609806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  7 11:00:09 2023 " "Processing ended: Sat Oct  7 11:00:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696647609806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696647609806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696647609806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696647609806 ""}
