INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akcopema/Documents/ECE495/Lab1/lab1/lab1.sim/sim_1/impl/timing/tb_mycounter_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_genpulse
INFO: [VRFC 10-311] analyzing module mybcd_udcount
INFO: [VRFC 10-311] analyzing module mybcd_udcount_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akcopema/Documents/ECE495/Lab1/lab1/lab1.sim/sim_1/impl/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [/home/akcopema/Documents/ECE495/Lab1/lab1/lab1.sim/sim_1/impl/timing/glbl.v:6]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akcopema/Documents/ECE495/Lab1/mycounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mycounter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akcopema/Documents/ECE495/Lab1/tb_mycounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mycounter
