


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ;*******************************************************
                       *************************************************
    3 00000000         ;                                                uC/OS-I
                       II
    4 00000000         ;                                          The Real-Time
                        Kernel
    5 00000000         ;
    6 00000000         ;
    7 00000000         ;                              (c) Copyright 2010; Micri
                       um, Inc.; Weston, FL
    8 00000000         ;                    All rights reserved.  Protected by 
                       international copyright laws.
    9 00000000         ;
   10 00000000         ;                                           ARM Cortex-M
                       4 Port
   11 00000000         ;
   12 00000000         ; File      : OS_CPU_A.ASM
   13 00000000         ; Version   : V3.01.2
   14 00000000         ; By        : JJL
   15 00000000         ;             BAN
   16 00000000         ;
   17 00000000         ; For       : ARMv7 Cortex-M4
   18 00000000         ; Mode      : Thumb-2 ISA
   19 00000000         ; Toolchain : RealView Development Suite
   20 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   21 00000000         ;             ARM Developer Suite (ADS)
   22 00000000         ;             Keil uVision
   23 00000000         ;*******************************************************
                       *************************************************
   24 00000000         ;
   25 00000000         
   26 00000000         ;*******************************************************
                       *************************************************
   27 00000000         ;                                          PUBLIC FUNCTI
                       ONS
   28 00000000         ;*******************************************************
                       *************************************************
   29 00000000         
   30 00000000                 IMPORT           OSRunning   ; External referenc
                                                            es
   31 00000000                 IMPORT           OSPrioCur
   32 00000000                 IMPORT           OSPrioHighRdy
   33 00000000                 IMPORT           OSTCBCurPtr
   34 00000000                 IMPORT           OSTCBHighRdyPtr
   35 00000000                 IMPORT           OSIntExit
   36 00000000                 IMPORT           OSTaskSwHook
   37 00000000                 IMPORT           OS_CPU_ExceptStkBase
   38 00000000         
   39 00000000         
   40 00000000                 EXPORT           OSStartHighRdy ; Functions decl
                                                            ared in this file
   41 00000000                 EXPORT           OSCtxSw
   42 00000000                 EXPORT           OSIntCtxSw
   43 00000000                 EXPORT           OS_CPU_PendSVHandler
   44 00000000         
   45 00000000         ;PAGE
   46 00000000         ;*******************************************************



ARM Macro Assembler    Page 2 


                       *************************************************
   47 00000000         ;                                               EQUATES
   48 00000000         ;*******************************************************
                       *************************************************
   49 00000000         
   50 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
   51 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
   52 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
   53 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
   54 00000000         
   55 00000000         
   56 00000000         ;*******************************************************
                       *************************************************
   57 00000000         ;                                     CODE GENERATION DI
                       RECTIVES
   58 00000000         ;*******************************************************
                       *************************************************
   59 00000000         
   60 00000000                 PRESERVE8
   61 00000000                 THUMB
   62 00000000         
   63 00000000                 AREA             CODE, CODE, READONLY
   64 00000000         
   65 00000000         
   66 00000000         ;PAGE
   67 00000000         ;*******************************************************
                       *************************************************
   68 00000000         ;                                         START MULTITAS
                       KING
   69 00000000         ;                                      void OSStartHighR
                       dy(void)
   70 00000000         ;
   71 00000000         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
   72 00000000         ;              the first task to start.
   73 00000000         ;
   74 00000000         ;           2) OSStartHighRdy() MUST:
   75 00000000         ;              a) Setup PendSV exception priority to low
                       est;
   76 00000000         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
   77 00000000         ;              c) Set the main stack to OS_CPU_ExceptStk
                       Base
   78 00000000         ;              d) Trigger PendSV exception;
   79 00000000         ;              e) Enable interrupts (tasks will run with
                        interrupts enabled).



ARM Macro Assembler    Page 3 


   80 00000000         ;*******************************************************
                       *************************************************
   81 00000000         
   82 00000000         OSStartHighRdy
   83 00000000 4821            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio
                                                            rity
   84 00000002 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
   85 00000006 7001            STRB             R1, [R0]
   86 00000008         
   87 00000008 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
   88 0000000A F380 8809       MSR              PSP, R0
   89 0000000E         
   90 0000000E 481F            LDR              R0, =OS_CPU_ExceptStkBase ; Ini
                                                            tialize the MSP to 
                                                            the OS_CPU_ExceptSt
                                                            kBase
   91 00000010 6801            LDR              R1, [R0]
   92 00000012 F381 8808       MSR              MSP, R1
   93 00000016         
   94 00000016 481E            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   95 00000018 F04F 5180       LDR              R1, =NVIC_PENDSVSET
   96 0000001C 6001            STR              R1, [R0]
   97 0000001E         
   98 0000001E B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
   99 00000020         
  100 00000020         OSStartHang
  101 00000020 E7FE            B                OSStartHang ; Should never get 
                                                            here
  102 00000022         
  103 00000022         
  104 00000022         ;PAGE
  105 00000022         ;*******************************************************
                       *************************************************
  106 00000022         ;                       PERFORM A CONTEXT SWITCH (From t
                       ask level) - OSCtxSw()
  107 00000022         ;
  108 00000022         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  109 00000022         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  110 00000022         ;*******************************************************
                       *************************************************
  111 00000022         
  112 00000022         OSCtxSw
  113 00000022 481B            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  114 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  115 00000028 6001            STR              R1, [R0]
  116 0000002A 4770            BX               LR



ARM Macro Assembler    Page 4 


  117 0000002C         
  118 0000002C         
  119 0000002C         ;PAGE
  120 0000002C         ;*******************************************************
                       *************************************************
  121 0000002C         ;                   PERFORM A CONTEXT SWITCH (From inter
                       rupt level) - OSIntCtxSw()
  122 0000002C         ;
  123 0000002C         ; Note(s) : 1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  124 0000002C         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  125 0000002C         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  126 0000002C         ;*******************************************************
                       *************************************************
  127 0000002C         
  128 0000002C         OSIntCtxSw
  129 0000002C 4818            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  130 0000002E F04F 5180       LDR              R1, =NVIC_PENDSVSET
  131 00000032 6001            STR              R1, [R0]
  132 00000034 4770            BX               LR
  133 00000036         
  134 00000036         
  135 00000036         ;PAGE
  136 00000036         ;*******************************************************
                       *************************************************
  137 00000036         ;                                       HANDLE PendSV EX
                       CEPTION
  138 00000036         ;                                   void OS_CPU_PendSVHa
                       ndler(void)
  139 00000036         ;
  140 00000036         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  141 00000036         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  142 00000036         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  143 00000036         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  144 00000036         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  145 00000036         ;              a thread or occurs due to an interrupt or
                        exception.
  146 00000036         ;
  147 00000036         ;           2) Pseudo-code is:
  148 00000036         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  149 00000036         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  150 00000036         ;              c) Save the process SP in its TCB, OSTCBC
                       urPtr->OSTCBStkPtr = SP;
  151 00000036         ;              d) Call OSTaskSwHook();
  152 00000036         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  153 00000036         ;              f) Get current ready thread TCB, OSTCBCur



ARM Macro Assembler    Page 5 


                       Ptr = OSTCBHighRdyPtr;
  154 00000036         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdyPtr->OSTCBStkPtr;
  155 00000036         ;              h) Restore R4-R11 from new process stack;
                       
  156 00000036         ;              i) Perform exception return which will re
                       store remaining context.
  157 00000036         ;
  158 00000036         ;           3) On entry into PendSV handler:
  159 00000036         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  160 00000036         ;                 xPSR, PC, LR, R12, R0-R3
  161 00000036         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  162 00000036         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  163 00000036         ;              d) OSTCBCurPtr      points to the OS_TCB 
                       of the task to suspend
  164 00000036         ;                 OSTCBHighRdyPtr  points to the OS_TCB 
                       of the task to resume
  165 00000036         ;
  166 00000036         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  167 00000036         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  168 00000036         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  169 00000036         ;*******************************************************
                       *************************************************
  170 00000036         
  171 00000036         OS_CPU_PendSVHandler
  172 00000036 B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  173 00000038 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  174 0000003C B150            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; Skip register sav
                                                            e the first time
  175 0000003E         
  176 0000003E F01E 0F10       TST              LR, #0x10
  177 00000042 BF08            IT               EQ
  178 00000044 ED20 8A10       VSTMDBEQ         R0!, {S16-S31}
  179 00000048         
  180 00000048 4673            MOV              R3, LR
  181 0000004A E920 0FF8       STMDB            R0!,{R3-R11}
  182 0000004E         
  183 0000004E 4911            LDR              R1, =OSTCBCurPtr ; OSTCBCurPtr-
                                                            >OSTCBStkPtr = SP;
  184 00000050 6809            LDR              R1, [R1]
  185 00000052 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  186 00000054         
  187 00000054         ; At this point, entire context of process has been save
                       d
  188 00000054         OS_CPU_PendSVHandler_nosave
  189 00000054 B500            PUSH             {R14}       ; Save LR exc_retur



ARM Macro Assembler    Page 6 


                                                            n value
  190 00000056 4810            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  191 00000058 4780            BLX              R0
  192 0000005A F85D EB04       POP              {R14}
  193 0000005E         
  194 0000005E 480F            LDR              R0, =OSPrioCur ; OSPrioCur   = 
                                                            OSPrioHighRdy;
  195 00000060 490F            LDR              R1, =OSPrioHighRdy
  196 00000062 780A            LDRB             R2, [R1]
  197 00000064 7002            STRB             R2, [R0]
  198 00000066         
  199 00000066 480B            LDR              R0, =OSTCBCurPtr ; OSTCBCurPtr 
                                                            = OSTCBHighRdyPtr;
  200 00000068 490E            LDR              R1, =OSTCBHighRdyPtr
  201 0000006A 680A            LDR              R2, [R1]
  202 0000006C 6002            STR              R2, [R0]
  203 0000006E         
  204 0000006E 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            RdyPtr->StkPtr;
  205 00000070         
  206 00000070         
  207 00000070 E8B0 0FF8       LDMIA            R0!,{R3-R11}
  208 00000074 469E            MOV              LR, R3
  209 00000076         
  210 00000076 F01E 0F10       TST              LR, #0x10
  211 0000007A BF08            IT               EQ
  212 0000007C ECB0 8A10       VLDMIAEQ         R0!, {S16-S31}
  213 00000080         
  214 00000080 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  215 00000084         
  216 00000084 B662            CPSIE            I
  217 00000086 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  218 00000088         
  219 00000088                 END
              E000ED22 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\flash\obj\os_cpu_a.d -o.\flash\obj\os_cpu_a.o -I"F:\学习用具\
2016毕业设计\V5-610_uCOS-III + emWin + FatFS\Project\MDK-ARM(uV4)\RTE" -I"E:\KE
IL MDK5\ARM\PACK\Keil\STM32F4xx_DFP\2.6.0" -I"E:\KEIL MDK5\ARM\CMSIS\Include" -
-predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 514" --prede
fine="STM32F407xx SETA 1" --list=.\flash\list\os_cpu_a.lst ..\..\uCOS-III\uCOS-
III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CODE 00000000

Symbol: CODE
   Definitions
      At line 63 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      None
Comment: CODE unused
OSCtxSw 00000022

Symbol: OSCtxSw
   Definitions
      At line 112 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
   Uses
      At line 41 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 0000002C

Symbol: OSIntCtxSw
   Definitions
      At line 128 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
   Uses
      At line 42 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHang 00000020

Symbol: OSStartHang
   Definitions
      At line 100 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
   Uses
      At line 101 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 00000000

Symbol: OSStartHighRdy
   Definitions
      At line 82 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 40 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_PendSVHandler 00000036

Symbol: OS_CPU_PendSVHandler
   Definitions
      At line 171 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
   Uses
      At line 43 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

OS_CPU_PendSVHandler_nosave 00000054

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 188 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
   Uses
      At line 174 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler_nosave used once
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 50 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 94 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
      At line 113 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
      At line 129 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 53 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 95 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
      At line 114 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
      At line 130 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 52 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 84 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 51 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 83 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 35 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 31 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 194 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 32 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 195 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 30 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      None
Comment: OSRunning unused
OSTCBCurPtr 00000000

Symbol: OSTCBCurPtr
   Definitions
      At line 33 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 183 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
      At line 199 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm

OSTCBHighRdyPtr 00000000

Symbol: OSTCBHighRdyPtr
   Definitions
      At line 34 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 200 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Comment: OSTCBHighRdyPtr used once
OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions
      At line 36 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 190 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\R
ealView\os_cpu_a.asm
Comment: OSTaskSwHook used once
OS_CPU_ExceptStkBase 00000000

Symbol: OS_CPU_ExceptStkBase
   Definitions
      At line 37 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
   Uses
      At line 90 in file ..\..\uCOS-III\uCOS-III\Ports\ARM-Cortex-M4\Generic\Re
alView\os_cpu_a.asm
Comment: OS_CPU_ExceptStkBase used once
8 symbols
355 symbols in table
