
---------- Begin Simulation Statistics ----------
final_tick                               15684576169221                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174281                       # Simulator instruction rate (inst/s)
host_mem_usage                               17363324                       # Number of bytes of host memory used
host_op_rate                                   300840                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4121.50                       # Real time elapsed on the host
host_tick_rate                                8084221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718299374                       # Number of instructions simulated
sim_ops                                    1239910355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033319                       # Number of seconds simulated
sim_ticks                                 33319091889                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        27870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448323                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   7                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  5                       # number of times the floating registers were written
system.cpu0.num_func_calls                          2                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     65.38%     65.38% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.85%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     80.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     11.54%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1452870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2839768                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1783                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1780620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3553369                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          460                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 25                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     52.17%     52.17% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     13.04%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        70813                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          526                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1159795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2335067                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       621825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1321757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204895021                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100635881                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400229                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400229                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146841580                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84293836                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 100130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080815                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46343519                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.803330                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140957725                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42843962                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6362712                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102919926                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45576929                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503181272                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98113763                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2942879                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480608232                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       178590                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985475                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       193497                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18441                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       699955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628400850                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478853837                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567296                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356489039                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.785796                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480090630                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665329166                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299900352                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.498568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.498568                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593299      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289872705     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996939      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282800      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080847      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203092      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405535      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601920      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597648      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17298006      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42879      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61564215     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568434      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37760287      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623036      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483551114                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103481732                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201954082                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97037196                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108794613                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13851556                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028645                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4054614     29.27%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10049      0.07%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        206766      1.49%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499399      3.61%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51349      0.37%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       338801      2.45%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3355382     24.22%     61.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1156903      8.35%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3614219     26.09%     95.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       564066      4.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391327639                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879768319                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381816641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446993258                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503181256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483551114                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52588403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       811448                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75296941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99957172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.837583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13964456     13.97%     13.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2661465      2.66%     16.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5159955      5.16%     21.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6928990      6.93%     28.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9603575      9.61%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12326116     12.33%     50.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15114191     15.12%     65.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14534649     14.54%     80.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19663775     19.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99957172                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.832742                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5440728                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2527473                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102919926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45576929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236721249                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100057302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45942847                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37305689                       # number of cc regfile writes
system.switch_cpus1.committedInsts           92082516                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145654059                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.086605                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.086605                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        114240565                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        57153436                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  47935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         8838                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        10151694                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.456911                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            34001978                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9603307                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       23035745                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     24417203                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9620147                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    145895308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     24398671                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21310                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    145774547                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11532422                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9328                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11689606                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          609                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        180963467                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            145751172                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.605434                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        109561523                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.456677                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             145761734                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       142106035                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       66499837                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.920298                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.920298                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7306      0.01%      0.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     77894627     53.43%     53.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2716      0.00%     53.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2609723      1.79%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3132432      2.15%     57.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1567929      1.08%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     10631817      7.29%     65.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.26%     66.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2348187      1.61%     67.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2362359      1.62%     69.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     10439073      7.16%     76.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.28%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      8992555      6.17%     82.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3714716      2.55%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     15416163     10.57%     95.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      5889825      4.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145795862                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       67448969                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    134420640                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     66952665                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     67134864                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1433104                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         722028     50.38%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         40973      2.86%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     53.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        62622      4.37%     57.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18407      1.28%     58.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        98292      6.86%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     65.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        233809     16.31%     82.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         5494      0.38%     82.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       250401     17.47%     99.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1078      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      79772691                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    258616627                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     78798507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     79002233                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         145895299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        145795862                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       241189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3077                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       415487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100009367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.457822                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.574458                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     70566277     70.56%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2882997      2.88%     73.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2785850      2.79%     76.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2805194      2.80%     79.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3732367      3.73%     82.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4004457      4.00%     86.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3842248      3.84%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4199474      4.20%     94.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5190503      5.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100009367                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.457124                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       730350                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702867                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     24417203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9620147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       59442266                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100057302                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        100553090                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        48821900                       # number of cc regfile writes
system.switch_cpus2.committedInsts          170884204                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            260436472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.585527                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.585527                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        280794217                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       134099997                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  19641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       185429                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        17624168                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.735617                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            55242009                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11670602                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       33172870                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44273824                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12061229                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    281006524                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     43571407                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       299396                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    273718427                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        317009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        15084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        185044                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       449546                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       104196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        81233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        384790672                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            273614312                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556100                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        213981991                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.734576                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             273674885                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       226078917                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      103754255                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.707863                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.707863                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          969      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    134054565     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1413004      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2721816      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3873184      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1501295      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     29186938     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8501475      3.10%     66.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1644576      0.60%     66.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     34453007     12.57%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1345852      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7764456      2.83%     82.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3655113      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     35876378     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8025195      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     274017823                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      152636504                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    303789871                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    150910346                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    166043461                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2125384                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007756                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34054      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         47026      2.21%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       240712     11.33%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       124713      5.87%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        331562     15.60%     36.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       253883     11.95%     48.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       555817     26.15%     74.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       537617     25.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     123505734                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    346469773                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122703966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    135533424                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         281006524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        274017823                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20569948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        60953                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     21414137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100037661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.739147                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.655988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     37183189     37.17%     37.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5298497      5.30%     42.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8203854      8.20%     50.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9001176      9.00%     59.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11827205     11.82%     71.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9935328      9.93%     81.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7818221      7.82%     89.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4748224      4.75%     93.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6021967      6.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100037661                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.738609                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3401551                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       318166                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44273824                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12061229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      106549739                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100057302                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        155703876                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       236120231                       # number of cc regfile writes
system.switch_cpus3.committedInsts          205332593                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            383226883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.487294                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.487294                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12744146                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6801594                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  52217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1728596                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32221120                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.029729                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            66139804                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9426767                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4484905                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     58279118                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10464370                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    424529706                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     56713037                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4901345                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    403203771                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3509899                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1639880                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3510391                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17705                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       557053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1171543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        499315534                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            401982875                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664154                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        331622595                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.017527                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             403095801                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       571347359                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      370051119                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.052150                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.052150                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1774256      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    317948812     77.91%     78.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     17960720      4.40%     82.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31622      0.01%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       448143      0.11%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       422053      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       606032      0.15%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       699640      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       388996      0.10%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       175541      0.04%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       760108      0.19%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          445      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54609476     13.38%     96.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6024979      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2757994      0.68%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3496293      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     408105124                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11403808                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22145485                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10578144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12005395                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6048545                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014821                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5192211     85.84%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          140      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2900      0.05%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          574      0.01%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2123      0.04%     85.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34718      0.57%     86.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35550      0.59%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        142195      2.35%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22398      0.37%     89.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       251872      4.16%     93.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       363864      6.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     400975605                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    901200740                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    391404731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    453844731                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         424529706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        408105124                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41302738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1082355                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     58735898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    100005085                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.080844                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.708406                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17756267     17.76%     17.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5774331      5.77%     23.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7335954      7.34%     30.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10849238     10.85%     41.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8256460      8.26%     49.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11851512     11.85%     61.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16790839     16.79%     78.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9041135      9.04%     87.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12349349     12.35%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    100005085                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.078714                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1017859                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2011191                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     58279118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10464370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      131999341                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100057302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116572623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116572625                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116584017                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116584019                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3451960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3451965                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476839                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476844                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16699387563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16699387563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16699387563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16699387563                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120024583                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120024590                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120060856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120060863                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4837.653844                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4837.646837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4803.037346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4803.030439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          292                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723284                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723284                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737191                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737191                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723806                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723806                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7922074995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7922074995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7961800563                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7961800563                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4619.907985                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4619.907985                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4618.733525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4618.733525                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723284                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76371682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76371684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114278                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114281                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15030424863                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15030424863                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79485960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79485965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4826.295168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4826.290519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6382711233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6382711233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4612.865463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4612.865463                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1668962700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1668962700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4942.409427                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4942.380154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6589                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6589                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1539363762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1539363762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4649.339497                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4649.339497                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11394                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11394                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36273                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36273                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.685882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.685882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39725568                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39725568                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249138                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249138                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4395.880049                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4395.880049                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.033776                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118307833                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723796                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.632154                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.595848                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.437929                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991090                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992253                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962210700                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962210700                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45558942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45558956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45558942                       # number of overall hits
system.cpu0.icache.overall_hits::total       45558956                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          956                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           960                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          956                       # number of overall misses
system.cpu0.icache.overall_misses::total          960                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     75757500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75757500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     75757500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75757500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45559898                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45559916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45559898                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45559916                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.222222                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.222222                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 79244.246862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78914.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 79244.246862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78914.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          363                       # number of writebacks
system.cpu0.icache.writebacks::total              363                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           95                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     66395871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     66395871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     66395871                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     66395871                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77114.832753                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77114.832753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77114.832753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77114.832753                       # average overall mshr miss latency
system.cpu0.icache.replacements                   363                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45558942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45558956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          956                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          960                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     75757500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75757500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45559898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45559916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 79244.246862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78914.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           95                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     66395871                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     66395871                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 77114.832753                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77114.832753                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          476.736525                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45559821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         52670.313295                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.157263                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   473.579262                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.006167                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.924959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.931126                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364480193                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364480193                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393580                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468972                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254675                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           15                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           15                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331081                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331081                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393580                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2077                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170905                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5172982                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        77568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220613056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220690624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           17                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                   1088                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724676                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.016166                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.126113                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1696795     98.38%     98.38% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               27881      1.62%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724676                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296237464                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         862795                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722072204                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          298                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722025                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722323                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          298                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722025                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722323                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          547                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2321                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          547                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2321                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     64659609                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    192178962                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    256838571                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     64659609                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    192178962                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    256838571                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          845                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723790                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724644                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          845                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723790                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724644                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.647337                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.647337                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 118207.694698                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 108883.264589                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 110658.582938                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 118207.694698                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 108883.264589                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 110658.582938                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2308                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2308                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     64272330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    191591217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    255863547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     64272330                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    191591217                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    255863547                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.642604                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001338                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.642604                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001338                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 118365.248619                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 108550.264589                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 110859.422444                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 118365.248619                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 108550.264589                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 110859.422444                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1233118                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1233118                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1233118                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1233118                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           15                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           15                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           15                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330652                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330652                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          428                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     50258691                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     50258691                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331078                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331080                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001293                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 117978.147887                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 117426.848131                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     50116833                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     50116833                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 117645.147887                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 117645.147887                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          298                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391373                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391671                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          547                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1893                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     64659609                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    141920271                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    206579880                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392712                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393564                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.647337                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001358                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 118207.694698                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 105989.746826                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 109128.304279                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1882                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     64272330                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    141474384                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    205746714                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.642604                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001350                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 118365.248619                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 105656.746826                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 109323.439957                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2120.729933                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3426745                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2317                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1478.957704                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   524.958976                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1586.770958                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128164                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387395                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.517756                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2317                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2317                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565674                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54830301                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54830301                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33319081566                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30863.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30863.numOps                      0                       # Number of Ops committed
system.cpu0.thread30863.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     28077400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28077401                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     28795455                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28795456                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2516044                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2516050                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3770528                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3770534                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 113684978222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 113684978222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 113684978222                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 113684978222                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     30593444                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30593451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     32565983                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32565990                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.082241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.082241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.115781                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115781                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 45184.018333                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45183.910583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30150.943905                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30150.895927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          673                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1386039                       # number of writebacks
system.cpu1.dcache.writebacks::total          1386039                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1418153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1418153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1418153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1418153                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1097891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1097891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1448606                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1448606                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44615304701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44615304701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  81445499972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81445499972                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.035886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.044482                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044482                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 40637.280660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40637.280660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 56223.362303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56223.362303                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1386039                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     18851809                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18851810                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2143618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2143623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99759365775                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99759365775                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20995427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20995433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.102099                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.102099                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 46537.846657                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46537.738107                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1346131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1346131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       797487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       797487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  33861680424                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  33861680424                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 42460.479511                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42460.479511                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9225591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9225591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       372426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       372427                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13925612447                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13925612447                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9598017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9598018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.038802                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038802                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 37391.622623                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37391.522223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72022                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72022                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       300404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  10753624277                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10753624277                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.031299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35797.207351                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35797.207351                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       718055                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       718055                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1254484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1254484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1972539                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1972539                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.635974                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.635974                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       350715                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       350715                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  36830195271                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  36830195271                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.177799                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.177799                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 105014.599521                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 105014.599521                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.881002                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30276403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1386551                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.835766                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.009820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.871182                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000019                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        261914471                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       261914471                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     11172625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11172643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     11172625                       # number of overall hits
system.cpu1.icache.overall_hits::total       11172643                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          402                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           405                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          402                       # number of overall misses
system.cpu1.icache.overall_misses::total          405                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     41409882                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41409882                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     41409882                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41409882                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     11173027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11173048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     11173027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11173048                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 103009.656716                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102246.622222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 103009.656716                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102246.622222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           58                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           58                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     36670959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36670959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     36670959                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36670959                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106601.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 106601.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106601.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 106601.625000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     11172625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11172643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          402                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          405                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     41409882                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41409882                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     11173027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11173048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 103009.656716                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102246.622222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           58                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     36670959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36670959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 106601.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 106601.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          171.125231                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11172990                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         32198.818444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   168.125232                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.328370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.334229                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         89384731                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        89384731                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1148554                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1281297                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1116806                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        66830                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        66830                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        238344                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       238344                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1148554                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4292801                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4293496                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    177445760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           177468032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1012063                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               64772032                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2465791                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000724                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.026896                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2464006     99.93%     99.93% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1785      0.07%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2465791                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1868742387                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1407412845                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372144                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372145                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372144                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372145                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1014401                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1014753                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1014401                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1014753                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     36431865                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  78519520548                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  78555952413                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     36431865                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  78519520548                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  78555952413                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1386545                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1386898                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1386545                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1386898                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.731603                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.731671                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.731603                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.731671                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 106215.349854                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 77404.813824                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 77413.865653                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 106215.349854                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 77404.813824                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 77413.865653                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1012063                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1012063                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1014401                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1014744                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1014401                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1014744                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     36317646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  78181725015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  78218042661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     36317646                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  78181725015                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  78218042661                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.731603                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.731664                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.731603                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.731664                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 105882.349854                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77071.813824                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 77081.552255                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 105882.349854                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77071.813824                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 77081.552255                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1012063                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       712601                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       712601                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       712601                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       712601                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       673437                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       673437                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       673437                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       673437                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        66829                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        66829                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        66830                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        66830                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19180                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19180                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       219163                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       219164                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  10088858376                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  10088858376                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       238343                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       238344                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.919528                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.919528                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46033.584027                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46033.373985                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       219163                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       219163                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10015877097                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10015877097                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.919528                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.919524                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 45700.584027                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45700.584027                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       352964                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       352965                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       795238                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       795589                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     36431865                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  68430662172                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  68467094037                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1148202                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1148554                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.692594                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.692688                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 106215.349854                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86050.543576                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 86058.371894                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       795238                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       795581                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36317646                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  68165847918                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  68202165564                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.692594                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692681                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 105882.349854                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85717.543576                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85726.237258                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4083.826353                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2839765                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1016159                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.794607                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.850262                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.012321                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.028632                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     2.034897                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.900241                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001428                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000497                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995093                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997028                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1019                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2972                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        46452415                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       46452415                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33319081566                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30863.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30863.numOps                      0                       # Number of Ops committed
system.cpu1.thread30863.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     50346172                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        50346174                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     50346172                       # number of overall hits
system.cpu2.dcache.overall_hits::total       50346174                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2492079                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2492080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2492079                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2492080                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  26022686598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26022686598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  26022686598                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26022686598                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     52838251                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     52838254                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     52838251                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     52838254                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047164                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047164                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047164                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10442.159578                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10442.155387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10442.159578                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10442.155387                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          324                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          324                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1772131                       # number of writebacks
system.cpu2.dcache.writebacks::total          1772131                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       710947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       710947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       710947                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       710947                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1781132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1781132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1781132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1781132                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  20304788220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20304788220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  20304788220                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  20304788220                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033709                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033709                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033709                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033709                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11399.934547                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11399.934547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11399.934547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11399.934547                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1772131                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     40754792                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       40754794                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2483503                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2483504                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25981959033                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25981959033                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     43238295                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43238298                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10461.819065                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10461.814852                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       710947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       710947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1772556                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1772556                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  20266916463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20266916463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11433.724217                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11433.724217                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9591380                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9591380                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         8576                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8576                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     40727565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     40727565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9599956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9599956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000893                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000893                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4749.016441                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4749.016441                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         8576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         8576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     37871757                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     37871757                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000893                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000893                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4416.016441                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4416.016441                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.609828                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           52131157                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1772643                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.408717                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257079330                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001425                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.608403                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999235                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999238                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          468                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        424478675                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       424478675                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21411374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21411396                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21411374                       # number of overall hits
system.cpu2.icache.overall_hits::total       21411396                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          130                       # number of overall misses
system.cpu2.icache.overall_misses::total          132                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13673646                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13673646                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13673646                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13673646                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21411504                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21411528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21411504                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21411528                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 105181.892308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 103588.227273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 105181.892308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 103588.227273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     11245410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11245410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     11245410                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11245410                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 109178.737864                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 109178.737864                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 109178.737864                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 109178.737864                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21411374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21411396                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13673646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13673646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21411504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21411528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 105181.892308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 103588.227273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     11245410                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11245410                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 109178.737864                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 109178.737864                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.708668                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21411501                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         203919.057143                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.708669                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200603                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204509                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        171292329                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       171292329                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1772661                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       567360                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1325014                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         8489                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         8489                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            87                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           87                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1772662                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5334396                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5334606                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    226865536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           226872256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       120243                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7695552                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1901481                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000242                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.015552                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1901021     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 460      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1901481                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2363510124                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1773696195                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1648740                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1648740                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1648740                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1648740                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       123903                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       124009                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       123903                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       124009                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     11175813                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12664746576                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12675922389                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     11175813                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12664746576                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12675922389                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1772643                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1772749                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1772643                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1772749                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.069897                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.069953                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.069897                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.069953                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 108503.038835                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 102215.011549                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 102217.761525                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 108503.038835                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 102215.011549                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 102217.761525                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       120243                       # number of writebacks
system.cpu2.l2cache.writebacks::total          120243                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       123903                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       124006                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       123903                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       124006                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     11141514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  12623487210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  12634628724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     11141514                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  12623487210                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  12634628724                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.069897                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.069951                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.069897                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.069951                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 108170.038835                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 101882.014237                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 101887.237101                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 108170.038835                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 101882.014237                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 101887.237101                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               120243                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       555904                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       555904                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       555904                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       555904                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1216227                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1216227                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1216227                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1216227                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         8489                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         8489                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         8489                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         8489                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           83                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           83                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       474858                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       474858                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           87                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           87                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.045977                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.045977                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 118714.500000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 118714.500000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       473526                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       473526                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.045977                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.045977                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 118381.500000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 118381.500000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1648657                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1648657                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       123899                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       124005                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11175813                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12664271718                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12675447531                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1772556                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1772662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.069898                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.069954                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 108503.038835                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102214.478874                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 102217.229394                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       123899                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       124002                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11141514                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  12623013684                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  12634155198                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.069898                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.069952                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 108170.038835                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101881.481562                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101886.705037                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4072.817823                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3553368                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          124339                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.578065                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     8.604561                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.028218                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.100146                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.484582                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4062.600316                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002101                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000362                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.991846                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994340                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1945                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          952                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56978243                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56978243                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33319081566                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30863.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30863.numOps                      0                       # Number of Ops committed
system.cpu2.thread30863.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     64927077                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        64927079                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     64927083                       # number of overall hits
system.cpu3.dcache.overall_hits::total       64927085                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49649                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49653                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49649                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49653                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   6067491768                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6067491768                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   6067491768                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6067491768                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     64976726                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     64976732                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     64976732                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     64976738                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000764                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000764                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000764                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000764                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 122207.733650                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122197.888708                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 122207.733650                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122197.888708                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35011                       # number of writebacks
system.cpu3.dcache.writebacks::total            35011                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14128                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14128                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35521                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35521                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4318181829                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4318181829                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4318181829                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4318181829                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 121567.011880                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121567.011880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 121567.011880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121567.011880                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35011                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     55914276                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55914278                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21150                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21154                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2600443287                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2600443287                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     55935426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     55935432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 122952.401277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122929.152264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7023                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7023                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    860637168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    860637168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 122545.517300                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122545.517300                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9012801                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9012801                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3467048481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3467048481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9041300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9041300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 121655.092494                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 121655.092494                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28498                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28498                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3457544661                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3457544661                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 121325.870622                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121325.870622                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.798070                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           64962610                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35523                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1828.747854                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.648204                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.149865                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001266                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992480                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993746                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        519849427                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       519849427                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39205170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39205188                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39205170                       # number of overall hits
system.cpu3.icache.overall_hits::total       39205188                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          371                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           372                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          371                       # number of overall misses
system.cpu3.icache.overall_misses::total          372                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     41538753                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41538753                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     41538753                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41538753                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39205541                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39205560                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39205541                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39205560                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 111964.293801                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 111663.314516                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 111964.293801                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 111663.314516                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           95                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           95                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     30040263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30040263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     30040263                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30040263                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 108841.532609                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 108841.532609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 108841.532609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 108841.532609                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39205170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39205188                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          371                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          372                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     41538753                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41538753                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39205541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39205560                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 111964.293801                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 111663.314516                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           95                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     30040263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30040263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 108841.532609                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 108841.532609                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.759910                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39205465                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         141535.974729                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   274.759910                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.536640                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        313644757                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       313644757                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7304                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        52816                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12391                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28496                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28496                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7304                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106061                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             106615                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4514176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4531904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30196                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1932544                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         65998                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.008000                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.089086                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65470     99.20%     99.20% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 528      0.80%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           65998                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        46896390                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35484147                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1661                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1661                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1661                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1661                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        33858                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34139                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        33858                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34139                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     29856447                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   4285591785                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   4315448232                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     29856447                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   4285591785                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   4315448232                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35519                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        35800                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35519                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        35800                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953236                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953603                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953236                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953603                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 108175.532609                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 126575.455875                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 126408.161692                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 108175.532609                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 126575.455875                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 126408.161692                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30196                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30196                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        33858                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34134                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        33858                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34134                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     29764539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   4274317071                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   4304081610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     29764539                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   4274317071                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   4304081610                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953236                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953464                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953236                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953464                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 107842.532609                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 126242.455875                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 126093.678151                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 107842.532609                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 126242.455875                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 126093.678151                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30196                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28258                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28258                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28258                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28258                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6751                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6751                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6751                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6751                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          564                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          564                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        27932                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        27932                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3433705524                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3433705524                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28496                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28496                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980208                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980208                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 122930.886582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 122930.886582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        27932                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        27932                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3424404168                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   3424404168                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980208                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980208                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 122597.886582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 122597.886582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1097                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1097                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5926                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6207                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29856447                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    851886261                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    881742708                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7023                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7304                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.843799                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.849808                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 108175.532609                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 143754.009619                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 142056.179797                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5926                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6202                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     29764539                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    849912903                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    879677442                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.843799                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.849124                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 107842.532609                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 143421.009619                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 141837.704289                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3881.048813                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             70811                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34292                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.064942                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.664511                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.137371                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.551461                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    32.331718                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3831.363753                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004068                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000034                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000135                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007893                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935392                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947522                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          766                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3290                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1167268                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1167268                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33319081566                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              927689                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        854667                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        555054                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            371866                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             247528                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            247528                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         927690                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4634                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3039819                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       367800                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        97948                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3510201                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    129604096                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     15602624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4083776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                149438784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            621823                       # Total snoops (count)
system.l3bus.snoopTraffic                    15997248                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1797098                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1797098    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1797098                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1163791977                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1540116                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           675890553                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            82769266                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22785036                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       447088                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        28041                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          155                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              475284                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       447088                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        28041                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          155                       # number of overall hits
system.l3cache.overall_hits::total             475284                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          543                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       567313                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        95862                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33703                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            699934                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          543                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       567313                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        95862                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33703                       # number of overall misses
system.l3cache.overall_misses::total           699934                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     62098506                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    184514301                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     34945686                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  67849418964                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     10729926                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11733058196                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     28658979                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   4136373479                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  84039798037                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     62098506                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    184514301                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     34945686                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  67849418964                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     10729926                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11733058196                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     28658979                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   4136373479                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  84039798037                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          543                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1014401                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       123903                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        33858                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1175218                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          543                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1014401                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       123903                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        33858                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1175218                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.559259                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.773686                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995422                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.595578                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.559259                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.773686                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995422                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.595578                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 114361.889503                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 104540.680453                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 101882.466472                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 119597.856852                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 104174.038835                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 122395.299451                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 103836.880435                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 122730.127259                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 120068.175052                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 114361.889503                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 104540.680453                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 101882.466472                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 119597.856852                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 104174.038835                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 122395.299451                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 103836.880435                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 122730.127259                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 120068.175052                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         249957                       # number of writebacks
system.l3cache.writebacks::total               249957                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       567313                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        95862                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33703                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       699908                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       567313                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        95862                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33703                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       699908                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     58482126                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    172759401                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     32661306                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  64071114384                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10043946                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  11094623936                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     26820819                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3911911499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  79378417417                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     58482126                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    172759401                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     32661306                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  64071114384                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10043946                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  11094623936                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     26820819                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3911911499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  79378417417                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.559259                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.773686                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995422                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.595556                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.559259                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.773686                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995422                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.595556                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 107701.889503                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97880.680453                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95222.466472                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 112937.856852                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97514.038835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 115735.368926                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97176.880435                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 116070.127259                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 113412.644829                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 107701.889503                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97880.680453                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95222.466472                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 112937.856852                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97514.038835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 115735.368926                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97176.880435                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 116070.127259                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 113412.644829                       # average overall mshr miss latency
system.l3cache.replacements                    621823                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       604710                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       604710                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       604710                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       604710                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       555054                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       555054                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       555054                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       555054                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       140027                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           86                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           140113                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        79136                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        27846                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         107415                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     48408543                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7180165977                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       457542                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   3311201477                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10540233539                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          426                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       219163                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        27932                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       247528                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.361083                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996921                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.433951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 113635.077465                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90731.980098                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 114385.500000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 118911.207247                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 98126.272299                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        79136                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        27846                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       107412                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     45571383                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6653120217                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       430902                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3125747117                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   9824869619                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.361083                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996921                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.433939                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 106975.077465                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84071.980098                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 107725.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 112251.207247                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 91469.012950                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       307061                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        28041                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           69                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       335171                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       488177                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        95858                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5857                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       592519                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     62098506                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    136105758                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34945686                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  60669252987                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10729926                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11732600654                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     28658979                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    825172002                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  73499564498                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       795238                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       123899                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5926                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       927690                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.613875                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.773679                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988356                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.638704                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 114361.889503                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101647.317401                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 101882.466472                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 124277.163789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 104174.038835                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 122395.633687                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 103836.880435                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 140886.460987                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 124045.920043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       488177                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        95858                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5857                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       592496                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     58482126                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    127188018                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32661306                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  57417994167                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10043946                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11094193034                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     26820819                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    786164382                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  69553547798                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.613875                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.773679                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988356                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.638679                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 107701.889503                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 94987.317401                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 95222.466472                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 117617.163789                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 97514.038835                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 115735.703165                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 97176.880435                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 134226.460987                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 117390.746601                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61134.057162                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1635049                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1159736                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.409846                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651372398562                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61134.057162                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932832                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932832                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62628                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1262                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        25198                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        36038                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.955627                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             38519464                       # Number of tag accesses
system.l3cache.tags.data_accesses            38519464                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    249957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    567309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     95860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000495601586                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15526                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1425610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236633                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      699908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     249957                       # Number of write requests accepted
system.mem_ctrls.readBursts                    699908                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   249957                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                699908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               249957                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   75448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   52172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.078449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.807834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    486.667896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15522     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14931     96.17%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      0.64%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              289      1.86%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              111      0.71%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.33%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15526                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                44794112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15997248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1344.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    480.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33318978336                       # Total gap between requests
system.mem_ctrls.avgGap                      35077.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     36307776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2156992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15993856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1043005.617193098296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390248.461042022798                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 658841.485630262760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1089698846.563903093338                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 197844.527754860261                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 184129868.258067041636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 530146.501556712901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 64737418.630311213434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 480020765.670394182205                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       567313                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        95862                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33703                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       249957                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     38134766                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    106615094                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     19800233                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  42799013070                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6183654                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   7502100770                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     16480595                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2648274666                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1784479634075                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     70229.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     60405.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     57726.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     75441.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     60035.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     78259.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     59712.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     78576.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7139146.47                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           377700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7790                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    21404                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  46841                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     36308032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6135168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2156992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      44795776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15997248                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15997248                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       567313                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        95862                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         699934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       249957                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        249957                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         7683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1043006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       658841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1089706530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       197845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    184133710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       530147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     64737419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1344447686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         7683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1043006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       658841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       197845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       530147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2449046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    480122569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       480122569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    480122569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         7683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1043006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       658841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1089706530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       197845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    184133710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       530147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     64737419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1824570255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               699902                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              249904                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        23143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        21859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        20969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        22134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        21519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        21517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        19941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        22027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        21906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7805                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             40893917064                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2332073464                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        53136602848                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                58428.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           75920.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              496889                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              75127                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       377789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   160.902514                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.908238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.402225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       256168     67.81%     67.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62206     16.47%     84.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16883      4.47%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8995      2.38%     91.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7447      1.97%     93.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6696      1.77%     94.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5100      1.35%     96.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4345      1.15%     97.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9949      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       377789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              44793728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15993856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1344.386220                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              480.020766                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1178233318.080005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1566441944.491202                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2944009540.953592                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  939263184.383963                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11878227775.611345                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28079852296.509857                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 175171887.206403                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46761199947.235275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1403.435607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      7427856                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30310753710                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             592518                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       249957                       # Transaction distribution
system.membus.trans_dist::CleanEvict           371866                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107415                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         592519                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2021690                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2021690                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2021690                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     60792960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     60792960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                60792960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            699934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  699934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              699934                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           773079178                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1272406974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52490721                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32714371                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1035328                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22516118                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22101257                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157493                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8245177                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882679                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2731973                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150706                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123274                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52588388                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969536                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92923091                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849094                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.283246                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16184580     17.42%     17.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7288891      7.84%     25.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5138215      5.53%     30.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10274289     11.06%     41.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231526      3.48%     45.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2304593      2.48%     47.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3371639      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3509114      3.78%     55.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41620244     44.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92923091                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592841                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110905                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572282                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189031                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872178                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689940     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026374      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023417      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430017      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594261      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807044      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439069     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002567      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133213      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592841                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41620244                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5931775                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15471748                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71434102                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6134068                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985475                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21478583                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66283                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521249163                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385796                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98302738                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42843962                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617549                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105101                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       979371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294975985                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52490721                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33078407                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97926193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2102598                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           41                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          268                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45559898                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99957172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.340656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11858249     11.86%     11.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181207      4.18%     16.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6749011      6.75%     22.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4460555      4.46%     27.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11987728     11.99%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3286305      3.29%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8527950      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4023476      4.03%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44882691     44.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99957172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524607                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948071                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45559941                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  117                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18517407                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11347643                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18441                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5038301                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68282                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33319091889                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985475                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8931313                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6805828                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          330                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74469247                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8764969                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515175594                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43846                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2466831                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1800335                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2906502                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521173734                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356800468                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720678708                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157072041                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272552                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65901141                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23559025                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554484050                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013407489                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592841                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       10176028                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      7382098                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         8914                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4188013                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4187645                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991213                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         696357                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       873599                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       872942                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          657                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       241437                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         8809                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99974386                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.456914                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.879870                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     74142657     74.16%     74.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4669875      4.67%     78.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1573081      1.57%     80.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1947303      1.95%     82.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1316343      1.32%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       742056      0.74%     84.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       301183      0.30%     84.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1041741      1.04%     85.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     14240147     14.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99974386                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     92082516                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     145654059                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           33951669                       # Number of memory references committed
system.switch_cpus1.commit.loads             24353651                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          10146905                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          66929123                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          101559983                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       696270                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         6953      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     77824258     53.43%     53.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2711      0.00%     53.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2609626      1.79%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3128348      2.15%     57.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     57.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     57.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1567676      1.08%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     10629967      7.30%     65.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.26%     66.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2348182      1.61%     67.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2362359      1.62%     69.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10435876      7.16%     76.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.28%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      8964697      6.15%     82.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3710150      2.55%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     15388954     10.57%     95.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      5887868      4.04%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    145654059                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     14240147                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1668159                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     76946997                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         19029457                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2355415                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9328                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4179792                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     146027329                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           24398656                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9603307                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                31334                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5188                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        34336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              92519852                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           10176028                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5756944                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99965598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          18866                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         11173027                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100009367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.462306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.893389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        75618073     75.61%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2991771      2.99%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          818011      0.82%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2688909      2.69%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          929960      0.93%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1112705      1.11%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          770990      0.77%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          991122      0.99%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14087826     14.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100009367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.101702                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.924669                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           11173027                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1430637                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          63546                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          609                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         22127                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33319091889                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9328                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2699566                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       37269767                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         20302476                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     39728219                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     145961461                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       653936                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2792834                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18650661                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      18608797                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    161173718                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          362266716                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       142311910                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        114441412                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    160832772                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          340856                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12628575                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               231629735                       # The number of ROB reads
system.switch_cpus1.rob.writes              291826110                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         92082516                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          145654059                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18397571                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16560705                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       184669                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      7901299                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        7900990                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996089                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         195050                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       536754                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       536594                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          160                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     20569978                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       184631                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97386983                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.674243                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.269205                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     43165732     44.32%     44.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13748905     14.12%     58.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4215964      4.33%     62.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4246160      4.36%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5344805      5.49%     72.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1760009      1.81%     74.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1801131      1.85%     76.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       303108      0.31%     76.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     22801169     23.41%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97386983                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    170884204                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     260436472                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           51382207                       # Number of memory references committed
system.switch_cpus2.commit.loads             41782251                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16766713                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         145847121                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          157308715                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       192165                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          784      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    126750265     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1346635      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2306604      0.89%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3475696      1.33%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1345155      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28889185     11.09%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8322339      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1558594      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33713156     12.94%     79.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1345852      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7314552      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2692662      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     34467699     13.23%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6907294      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    260436472                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     22801169                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7382146                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55460814                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         22896180                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14113462                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        185044                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      7884427                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     284335302                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           43571407                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11670602                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                53000                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       184580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             188770357                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18397571                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8632634                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99667999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         370164                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21411504                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100037661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.882970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.415166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50051673     50.03%     50.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4188206      4.19%     54.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4425589      4.42%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3844770      3.84%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5057857      5.06%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3620151      3.62%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1694312      1.69%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1907042      1.91%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        25248061     25.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100037661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.183870                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.886622                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21411504                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             333099                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2491554                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2461273                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33319091889                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        185044                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12104267                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       35995417                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32124386                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     19628532                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     283097653                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        37899                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14066342                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1926643                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            63                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    297372015                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          740591110                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       234529424                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        293409925                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    274149207                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23222701                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57966757                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               355592264                       # The number of ROB reads
system.switch_cpus2.rob.writes              564663710                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        170884204                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          260436472                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39144683                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34304442                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1707507                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27161186                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27132347                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.893823                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         457674                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171734                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       133338                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        38396                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          141                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41302917                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1622651                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93905247                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.080995                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.207111                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18469017     19.67%     19.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8853404      9.43%     29.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12569691     13.39%     42.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5745047      6.12%     48.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9690390     10.32%     58.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3673103      3.91%     62.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1841635      1.96%     64.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681609      0.73%     65.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32381351     34.48%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93905247                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    205332593                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     383226883                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           61947742                       # Number of memory references committed
system.switch_cpus3.commit.loads             52906442                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31159046                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10032947                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          376884470                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       313448                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1653951      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    298289501     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     17951815      4.68%     82.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31619      0.01%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       401732      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       383382      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       578821      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       693375      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       367769      0.10%     83.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       175447      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       751284      0.20%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          445      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     50396187     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5802171      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2510255      0.66%     99.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3239129      0.85%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    383226883                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32381351                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5917233                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     18921860                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         67731026                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5795083                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1639880                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26008149                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        87593                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     454419129                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       553146                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           56713038                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9426767                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  439                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1201617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             255252482                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39144683                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     27723359                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97078706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3449478                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39205541                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    100005085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.733408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.107811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        16905121     16.90%     16.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1624212      1.62%     18.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15616980     15.62%     34.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1754828      1.75%     35.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12254171     12.25%     48.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6275117      6.27%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1564459      1.56%     55.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6618434      6.62%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37391763     37.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    100005085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.391223                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.551063                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39205544                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684576169221                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             777596                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5372656                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17705                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1423070                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33319091889                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1639880                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8720813                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        8161436                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70168884                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     11314069                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     442984187                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       182425                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1992102                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        576715                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       7027070                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    672394877                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          971170283                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       635854655                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13543960                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    584789417                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        87605295                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         15885905                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               486053696                       # The number of ROB reads
system.switch_cpus3.rob.writes              855175402                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        205332593                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          383226883                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
