{
    "DESIGN_NAME": "TopModule",
    "VERILOG_FILES": "dir::src/TopModule.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "PNR_SDC_FILE": "dir::src/TopModule.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/TopModule.sdc",
    "PORT_PROTECT": "none",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 30,
    "PL_TARGET_DENSITY": 0.55,
    "GRT_ALLOW_CONGESTION": 1,
    "GRT_ADJUSTMENT": 0.35,
    "GRT_ANT_ITERS": 2,
    "FP_PDN_AUTO_ADJUST": true,
    "GRT_REPAIR_ANTENNAS": 1,
    "DIODE_ON_PORTS": "none",
    "DIODE_INSERTION_STRATEGY": 3,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "MAX_FANOUT_CONSTRAINT": 5,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "pdk::sky130*": {
      "FP_CORE_UTIL": 30,
      "CLOCK_PERIOD": 10,
      "scl::sky130_fd_sc_hs": {
          "CLOCK_PERIOD": 8
      },
      "scl::sky130_fd_sc_ls": {
          "MAX_FANOUT_CONSTRAINT": 5
      }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "MAX_FANOUT_CONSTRAINT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
 }


