Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 30 12:44:33 2023
| Host         : pc3401a running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reception_timing_summary_routed.rpt -pb reception_timing_summary_routed.pb -rpx reception_timing_summary_routed.rpx -warn_on_violation
| Design       : reception
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.595        0.000                      0                  141        0.143        0.000                      0                  141        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             4.595        0.000                      0                  141        0.143        0.000                      0                  141        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.248ns (43.446%)  route 2.926ns (56.554%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.674    10.331    l/trans/reg[8]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.927    l/trans/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.248ns (43.446%)  route 2.926ns (56.554%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.674    10.331    l/trans/reg[8]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[5]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.927    l/trans/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.248ns (43.446%)  route 2.926ns (56.554%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.674    10.331    l/trans/reg[8]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.927    l/trans/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.248ns (43.446%)  route 2.926ns (56.554%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.674    10.331    l/trans/reg[8]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.927    l/trans/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.248ns (44.976%)  route 2.750ns (55.024%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.498    10.156    l/trans/reg[8]_i_1__0_n_0
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.891    l/trans/reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.248ns (44.976%)  route 2.750ns (55.024%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.498    10.156    l/trans/reg[8]_i_1__0_n_0
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.891    l/trans/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.248ns (44.976%)  route 2.750ns (55.024%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.498    10.156    l/trans/reg[8]_i_1__0_n_0
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.891    l/trans/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.248ns (44.976%)  route 2.750ns (55.024%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.891     8.404    l/recept/end_tempo1_carry__0_n_3
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.401     8.805 r  l/recept/data_rx_old_1[7]_i_1/O
                         net (fo=26, routed)          0.527     9.332    l/trans/update_rx
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.326     9.658 r  l/trans/reg[8]_i_1__0/O
                         net (fo=9, routed)           0.498    10.156    l/trans/reg[8]_i_1__0_n_0
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[8]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.891    l/trans/reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 PC/trans/tempo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/tempo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.295ns (26.674%)  route 3.560ns (73.326%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    PC/trans/CLK
    SLICE_X6Y3           FDCE                                         r  PC/trans/tempo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  PC/trans/tempo_reg[2]/Q
                         net (fo=5, routed)           1.066     6.740    PC/trans/tempo_reg[2]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.152     6.892 f  PC/trans/FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           0.505     7.398    PC/trans/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.348     7.746 f  PC/trans/FSM_sequential_current_state[1]_i_3/O
                         net (fo=13, routed)          0.614     8.360    PC/trans/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.484 r  PC/trans/tempo[9]_i_2/O
                         net (fo=10, routed)          0.851     9.334    PC/trans/tempo[9]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.153     9.487 r  PC/trans/tempo[5]_i_1/O
                         net (fo=1, routed)           0.524    10.011    PC/trans/p_0_in[5]
    SLICE_X6Y2           FDCE                                         r  PC/trans/tempo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.859    PC/trans/CLK
    SLICE_X6Y2           FDCE                                         r  PC/trans/tempo_reg[5]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y2           FDCE (Setup_fdce_C_D)       -0.237    14.860    PC/trans/tempo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 l/recept/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.254ns (46.624%)  route 2.580ns (53.376%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.636     5.157    l/recept/CLK
    SLICE_X4Y2           FDCE                                         r  l/recept/tempo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.419     5.576 r  l/recept/tempo_reg[1]/Q
                         net (fo=8, routed)           0.834     6.411    l/recept/tempo_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.299     6.710 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.242 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    l/recept/end_tempo1_carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 r  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=29, routed)          0.913     8.426    l/recept/end_tempo1_carry__0_n_3
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.401     8.827 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.280     9.107    PC/trans/reg_reg[8]_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.332     9.439 r  PC/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.553     9.992    PC/trans/reg[8]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  PC/trans/reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.520    14.861    PC/trans/CLK
    SLICE_X1Y1           FDCE                                         r  PC/trans/reg_reg[2]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y1           FDCE (Setup_fdce_C_CE)      -0.205    14.881    PC/trans/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 PC/trans/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.479    PC/trans/CLK
    SLICE_X3Y2           FDCE                                         r  PC/trans/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  PC/trans/reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.711    PC/trans/reg_reg_n_0_[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  PC/trans/tx_i_1/O
                         net (fo=1, routed)           0.000     1.756    PC/trans/tx_i_1_n_0
    SLICE_X2Y2           FDPE                                         r  PC/trans/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     1.994    PC/trans/CLK
    SLICE_X2Y2           FDPE                                         r  PC/trans/tx_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDPE (Hold_fdpe_C_D)         0.121     1.613    PC/trans/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PC/trans/tempo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/tempo_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.755%)  route 0.120ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.477    PC/trans/CLK
    SLICE_X5Y2           FDCE                                         r  PC/trans/tempo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  PC/trans/tempo_reg[6]/Q
                         net (fo=5, routed)           0.120     1.738    PC/trans/tempo_reg[6]
    SLICE_X6Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  PC/trans/tempo[8]_i_1/O
                         net (fo=1, routed)           0.000     1.783    PC/trans/p_0_in[8]
    SLICE_X6Y2           FDCE                                         r  PC/trans/tempo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     1.992    PC/trans/CLK
    SLICE_X6Y2           FDCE                                         r  PC/trans/tempo_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.121     1.614    PC/trans/tempo_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data_rx_old_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rx_old_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  data_rx_old_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  data_rx_old_1_reg[4]/Q
                         net (fo=1, routed)           0.119     1.738    l/recept/data_rx_old_2_reg[7][4]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  l/recept/data_rx_old_2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    l_n_24
    SLICE_X4Y3           FDCE                                         r  data_rx_old_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  data_rx_old_2_reg[4]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     1.605    data_rx_old_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PC/trans/reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.479    PC/trans/CLK
    SLICE_X0Y1           FDCE                                         r  PC/trans/reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  PC/trans/reg_reg[4]/Q
                         net (fo=2, routed)           0.097     1.717    PC/trans/sel0[2]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  PC/trans/reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    PC/trans/p_1_in[3]
    SLICE_X1Y1           FDCE                                         r  PC/trans/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     1.994    PC/trans/CLK
    SLICE_X1Y1           FDCE                                         r  PC/trans/reg_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.091     1.583    PC/trans/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 data_rx_old_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rx_old_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  data_rx_old_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  data_rx_old_1_reg[1]/Q
                         net (fo=1, routed)           0.062     1.666    l/recept/data_rx_old_2_reg[7][1]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.099     1.765 r  l/recept/data_rx_old_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.765    l_n_27
    SLICE_X4Y3           FDCE                                         r  data_rx_old_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  data_rx_old_2_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.091     1.567    data_rx_old_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 l/recept/reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rx_old_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    l/recept/CLK
    SLICE_X2Y3           FDCE                                         r  l/recept/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  l/recept/reg_reg[2]/Q
                         net (fo=12, routed)          0.122     1.764    data_rx[2]
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.071     1.565    data_rx_old_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 l/recept/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rx_old_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.079%)  route 0.146ns (50.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    l/recept/CLK
    SLICE_X1Y3           FDCE                                         r  l/recept/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  l/recept/reg_reg[0]/Q
                         net (fo=6, routed)           0.146     1.765    data_rx[0]
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.075     1.566    data_rx_old_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 data_rx_old_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.547%)  route 0.132ns (41.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  data_rx_old_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  data_rx_old_2_reg[7]/Q
                         net (fo=2, routed)           0.132     1.751    PC/trans/Q[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  PC/trans/reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    PC/trans/p_1_in[7]
    SLICE_X0Y1           FDCE                                         r  PC/trans/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     1.994    PC/trans/CLK
    SLICE_X0Y1           FDCE                                         r  PC/trans/reg_reg[7]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092     1.587    PC/trans/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PC/trans/tempo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/trans/tempo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.853%)  route 0.124ns (37.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.476    PC/trans/CLK
    SLICE_X6Y3           FDCE                                         r  PC/trans/tempo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  PC/trans/tempo_reg[2]/Q
                         net (fo=5, routed)           0.124     1.764    PC/trans/tempo_reg[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  PC/trans/tempo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    PC/trans/p_0_in[4]
    SLICE_X6Y3           FDCE                                         r  PC/trans/tempo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     1.991    PC/trans/CLK
    SLICE_X6Y3           FDCE                                         r  PC/trans/tempo_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.121     1.597    PC/trans/tempo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 l/recept/reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rx_old_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.824%)  route 0.135ns (45.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    l/recept/CLK
    SLICE_X2Y3           FDCE                                         r  l/recept/reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  l/recept/reg_reg[6]/Q
                         net (fo=6, routed)           0.135     1.777    data_rx[6]
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  data_rx_old_1_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.070     1.564    data_rx_old_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     data_rx_old_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     data_rx_old_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     data_rx_old_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     data_rx_old_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     data_rx_old_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     data_rx_old_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     data_rx_old_1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     data_rx_old_1_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     data_rx_old_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     data_rx_old_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     data_rx_old_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_rx_old_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     data_rx_old_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     data_rx_old_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     data_rx_old_1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.976ns (56.643%)  route 3.808ns (43.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  rts_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.259    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.784 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.784    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.958ns (56.556%)  route 3.808ns (43.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  status_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.258    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.766 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.766    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.427ns (54.899%)  route 1.172ns (45.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  status_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.390    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.600 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.600    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.445ns (55.200%)  route 1.172ns (44.800%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rts_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.391    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.617 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.617    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.036ns (39.446%)  route 6.195ns (60.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.639     5.160    PC/trans/CLK
    SLICE_X2Y2           FDPE                                         r  PC/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  PC/trans/tx_reg/Q
                         net (fo=1, routed)           6.195    11.874    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.391 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.391    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.726ns  (logic 4.034ns (41.476%)  route 5.692ns (58.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    l/trans/CLK
    SLICE_X6Y7           FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDPE (Prop_fdpe_C_Q)         0.518     5.673 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           5.692    11.365    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    14.881 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    14.881    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.278ns (57.288%)  route 3.190ns (42.712%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.639     5.160    l/recept/CLK
    SLICE_X2Y2           FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478     5.638 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          1.510     7.149    l/recept/current_state[1]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.296     7.445 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           1.679     9.124    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.628 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.628    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.986ns (57.480%)  route 2.948ns (42.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  reg_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  reg_crc_reg[1]/Q
                         net (fo=4, routed)           2.948     8.564    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.093 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.093    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 4.027ns (64.384%)  route 2.227ns (35.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  reg_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  reg_crc_reg[4]/Q
                         net (fo=5, routed)           2.227     7.905    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.413 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.413    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 3.965ns (64.532%)  route 2.179ns (35.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  reg_crc_reg[3]/Q
                         net (fo=5, routed)           2.179     7.794    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.303 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.303    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 3.957ns (64.826%)  route 2.147ns (35.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  reg_crc_reg[2]/Q
                         net (fo=4, routed)           2.147     7.762    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.263 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.263    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.024ns (68.130%)  route 1.882ns (31.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  reg_crc_reg[6]/Q
                         net (fo=5, routed)           1.882     7.560    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.066 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.066    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 4.019ns (68.097%)  route 1.883ns (31.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  reg_crc_reg[7]/Q
                         net (fo=6, routed)           1.883     7.560    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.061 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.061    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.970ns (68.082%)  route 1.861ns (31.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  reg_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  reg_crc_reg[5]/Q
                         net (fo=5, routed)           1.861     7.477    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.991 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.991    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_crc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.347ns (78.508%)  route 0.369ns (21.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  reg_crc_reg[0]/Q
                         net (fo=3, routed)           0.369     1.988    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.194 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.194    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.357ns (76.126%)  route 0.425ns (23.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  reg_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  reg_crc_reg[5]/Q
                         net (fo=5, routed)           0.425     2.045    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.260 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.260    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.366ns (76.452%)  route 0.421ns (23.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  reg_crc_reg[7]/Q
                         net (fo=6, routed)           0.421     2.063    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.265 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.265    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.371ns (75.941%)  route 0.434ns (24.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  reg_crc_reg[6]/Q
                         net (fo=5, routed)           0.434     2.077    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.284 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.284    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.343ns (71.024%)  route 0.548ns (28.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  reg_crc_reg[2]/Q
                         net (fo=4, routed)           0.548     2.167    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.369 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.374ns (70.951%)  route 0.562ns (29.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  reg_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  reg_crc_reg[4]/Q
                         net (fo=5, routed)           0.562     2.205    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.414 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.414    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.351ns (69.669%)  route 0.588ns (30.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  reg_crc_reg[3]/Q
                         net (fo=5, routed)           0.588     2.207    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.417 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.417    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.372ns (60.450%)  route 0.897ns (39.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  reg_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  reg_crc_reg[1]/Q
                         net (fo=4, routed)           0.897     2.517    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.747 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.747    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.451ns (58.193%)  route 1.043ns (41.807%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.479    l/recept/CLK
    SLICE_X2Y2           FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.148     1.627 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.707     2.334    l/recept/current_state[1]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.098     2.432 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.335     2.768    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.973 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.973    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.673ns  (logic 1.381ns (37.598%)  route 2.292ns (62.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.592     1.475    l/trans/CLK
    SLICE_X6Y7           FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDPE (Prop_fdpe_C_Q)         0.164     1.639 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           2.292     3.931    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     5.148 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     5.148    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            l/recept/reg_rx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.555ns  (logic 1.453ns (22.172%)  route 5.101ns (77.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rxd_IBUF_inst/O
                         net (fo=1, routed)           5.101     6.555    l/recept/reg_rx_reg[1]_0[0]
    SLICE_X5Y8           FDPE                                         r  l/recept/reg_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.516     4.857    l/recept/CLK
    SLICE_X5Y8           FDPE                                         r  l/recept/reg_rx_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.441ns (35.308%)  route 2.641ns (64.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.641     4.082    l/trans/btnc_IBUF
    SLICE_X6Y7           FDCE                                         f  l/trans/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.516     4.857    l/trans/CLK
    SLICE_X6Y7           FDCE                                         r  l/trans/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tx_reg/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.441ns (35.308%)  route 2.641ns (64.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.641     4.082    l/trans/btnc_IBUF
    SLICE_X6Y7           FDPE                                         f  l/trans/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.516     4.857    l/trans/CLK
    SLICE_X6Y7           FDPE                                         r  l/trans/tx_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 1.441ns (35.413%)  route 2.629ns (64.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.629     4.070    l/trans/btnc_IBUF
    SLICE_X4Y6           FDCE                                         f  l/trans/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X4Y6           FDCE                                         r  l/trans/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.066ns  (logic 1.441ns (35.451%)  route 2.624ns (64.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.624     4.066    l/trans/btnc_IBUF
    SLICE_X5Y6           FDCE                                         f  l/trans/reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X5Y6           FDCE                                         r  l/trans/reg_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.441ns (36.548%)  route 2.502ns (63.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.502     3.944    l/trans/btnc_IBUF
    SLICE_X6Y6           FDCE                                         f  l/trans/reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.441ns (36.548%)  route 2.502ns (63.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.502     3.944    l/trans/btnc_IBUF
    SLICE_X7Y6           FDCE                                         f  l/trans/reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.441ns (36.548%)  route 2.502ns (63.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.502     3.944    l/trans/btnc_IBUF
    SLICE_X7Y6           FDCE                                         f  l/trans/reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.441ns (36.548%)  route 2.502ns (63.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.502     3.944    l/trans/btnc_IBUF
    SLICE_X7Y6           FDCE                                         f  l/trans/reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X7Y6           FDCE                                         r  l/trans/reg_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.441ns (36.548%)  route 2.502ns (63.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          2.502     3.944    l/trans/btnc_IBUF
    SLICE_X6Y6           FDCE                                         f  l/trans/reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    l/trans/CLK
    SLICE_X6Y6           FDCE                                         r  l/trans/reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.210ns (28.520%)  route 0.525ns (71.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.525     0.735    btnc_IBUF
    SLICE_X1Y5           FDCE                                         f  reg_crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.210ns (28.520%)  route 0.525ns (71.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.525     0.735    btnc_IBUF
    SLICE_X1Y5           FDCE                                         f  reg_crc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.210ns (28.520%)  route 0.525ns (71.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.525     0.735    btnc_IBUF
    SLICE_X1Y5           FDCE                                         f  reg_crc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  reg_crc_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.554     0.764    btnc_IBUF
    SLICE_X3Y4           FDCE                                         f  reg_crc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  reg_crc_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[6]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  reg_crc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[7]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  reg_crc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  reg_crc_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[1]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.210ns (26.383%)  route 0.585ns (73.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.585     0.794    btnc_IBUF
    SLICE_X1Y4           FDCE                                         f  reg_crc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  reg_crc_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.210ns (24.882%)  route 0.633ns (75.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.633     0.842    btnc_IBUF
    SLICE_X2Y5           FDCE                                         f  reg_crc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  reg_crc_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            data_rx_old_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.210ns (24.595%)  route 0.642ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.642     0.852    btnc_IBUF
    SLICE_X3Y3           FDCE                                         f  data_rx_old_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  data_rx_old_1_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            data_rx_old_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.210ns (24.595%)  route 0.642ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=92, routed)          0.642     0.852    btnc_IBUF
    SLICE_X3Y3           FDCE                                         f  data_rx_old_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  data_rx_old_1_reg[5]/C





