	dma_subsystem u0 (
		.acp_bridge_in_clk_clk                                                        (_connected_to_acp_bridge_in_clk_clk_),                                                        //  output,    width = 1,                                                acp_bridge_in_clk.clk
		.dma_clk_100_in_clk_clk                                                       (_connected_to_dma_clk_100_in_clk_clk_),                                                       //   input,    width = 1,                                               dma_clk_100_in_clk.clk
		.dma_clk_out_bridge_0_out_clk_clk                                             (_connected_to_dma_clk_out_bridge_0_out_clk_clk_),                                             //  output,    width = 1,                                     dma_clk_out_bridge_0_out_clk.clk
		.dma_rst_100_in_reset_reset                                                   (_connected_to_dma_rst_100_in_reset_reset_),                                                   //   input,    width = 1,                                             dma_rst_100_in_reset.reset
		.dma_ss_master_m0_waitrequest                                                 (_connected_to_dma_ss_master_m0_waitrequest_),                                                 //   input,    width = 1,                                                 dma_ss_master_m0.waitrequest
		.dma_ss_master_m0_readdata                                                    (_connected_to_dma_ss_master_m0_readdata_),                                                    //   input,  width = 512,                                                                 .readdata
		.dma_ss_master_m0_readdatavalid                                               (_connected_to_dma_ss_master_m0_readdatavalid_),                                               //   input,    width = 1,                                                                 .readdatavalid
		.dma_ss_master_m0_response                                                    (_connected_to_dma_ss_master_m0_response_),                                                    //   input,    width = 2,                                                                 .response
		.dma_ss_master_m0_burstcount                                                  (_connected_to_dma_ss_master_m0_burstcount_),                                                  //  output,    width = 5,                                                                 .burstcount
		.dma_ss_master_m0_writedata                                                   (_connected_to_dma_ss_master_m0_writedata_),                                                   //  output,  width = 512,                                                                 .writedata
		.dma_ss_master_m0_address                                                     (_connected_to_dma_ss_master_m0_address_),                                                     //  output,   width = 37,                                                                 .address
		.dma_ss_master_m0_write                                                       (_connected_to_dma_ss_master_m0_write_),                                                       //  output,    width = 1,                                                                 .write
		.dma_ss_master_m0_read                                                        (_connected_to_dma_ss_master_m0_read_),                                                        //  output,    width = 1,                                                                 .read
		.dma_ss_master_m0_byteenable                                                  (_connected_to_dma_ss_master_m0_byteenable_),                                                  //  output,   width = 64,                                                                 .byteenable
		.dma_ss_master_m0_debugaccess                                                 (_connected_to_dma_ss_master_m0_debugaccess_),                                                 //  output,    width = 1,                                                                 .debugaccess
		.dma_ss_master_m0_writeresponsevalid                                          (_connected_to_dma_ss_master_m0_writeresponsevalid_),                                          //   input,    width = 1,                                                                 .writeresponsevalid
		.ext_hps_m_master_windowed_slave_address                                      (_connected_to_ext_hps_m_master_windowed_slave_address_),                                      //   input,   width = 30,                                  ext_hps_m_master_windowed_slave.address
		.ext_hps_m_master_windowed_slave_read                                         (_connected_to_ext_hps_m_master_windowed_slave_read_),                                         //   input,    width = 1,                                                                 .read
		.ext_hps_m_master_windowed_slave_readdata                                     (_connected_to_ext_hps_m_master_windowed_slave_readdata_),                                     //  output,   width = 32,                                                                 .readdata
		.ext_hps_m_master_windowed_slave_write                                        (_connected_to_ext_hps_m_master_windowed_slave_write_),                                        //   input,    width = 1,                                                                 .write
		.ext_hps_m_master_windowed_slave_writedata                                    (_connected_to_ext_hps_m_master_windowed_slave_writedata_),                                    //   input,   width = 32,                                                                 .writedata
		.ext_hps_m_master_windowed_slave_readdatavalid                                (_connected_to_ext_hps_m_master_windowed_slave_readdatavalid_),                                //  output,    width = 1,                                                                 .readdatavalid
		.ext_hps_m_master_windowed_slave_waitrequest                                  (_connected_to_ext_hps_m_master_windowed_slave_waitrequest_),                                  //  output,    width = 1,                                                                 .waitrequest
		.ext_hps_m_master_windowed_slave_byteenable                                   (_connected_to_ext_hps_m_master_windowed_slave_byteenable_),                                   //   input,    width = 4,                                                                 .byteenable
		.ext_hps_m_master_windowed_slave_burstcount                                   (_connected_to_ext_hps_m_master_windowed_slave_burstcount_),                                   //   input,    width = 1,                                                                 .burstcount
		.ext_hps_m_master_expanded_master_address                                     (_connected_to_ext_hps_m_master_expanded_master_address_),                                     //  output,   width = 37,                                 ext_hps_m_master_expanded_master.address
		.ext_hps_m_master_expanded_master_read                                        (_connected_to_ext_hps_m_master_expanded_master_read_),                                        //  output,    width = 1,                                                                 .read
		.ext_hps_m_master_expanded_master_waitrequest                                 (_connected_to_ext_hps_m_master_expanded_master_waitrequest_),                                 //   input,    width = 1,                                                                 .waitrequest
		.ext_hps_m_master_expanded_master_readdata                                    (_connected_to_ext_hps_m_master_expanded_master_readdata_),                                    //   input,   width = 32,                                                                 .readdata
		.ext_hps_m_master_expanded_master_write                                       (_connected_to_ext_hps_m_master_expanded_master_write_),                                       //  output,    width = 1,                                                                 .write
		.ext_hps_m_master_expanded_master_writedata                                   (_connected_to_ext_hps_m_master_expanded_master_writedata_),                                   //  output,   width = 32,                                                                 .writedata
		.ext_hps_m_master_expanded_master_readdatavalid                               (_connected_to_ext_hps_m_master_expanded_master_readdatavalid_),                               //   input,    width = 1,                                                                 .readdatavalid
		.ext_hps_m_master_expanded_master_byteenable                                  (_connected_to_ext_hps_m_master_expanded_master_byteenable_),                                  //  output,    width = 4,                                                                 .byteenable
		.ext_hps_m_master_expanded_master_burstcount                                  (_connected_to_ext_hps_m_master_expanded_master_burstcount_),                                  //  output,    width = 1,                                                                 .burstcount
		.oclk_pll_port8_in_clk_clk                                                    (_connected_to_oclk_pll_port8_in_clk_clk_),                                                    //   input,    width = 1,                                            oclk_pll_port8_in_clk.clk
		.rx_dma_reset_bridge_0_in_reset_reset_n                                       (_connected_to_rx_dma_reset_bridge_0_in_reset_reset_n_),                                       //   input,    width = 1,                                   rx_dma_reset_bridge_0_in_reset.reset_n
		.rx_dma_reset_bridge_1_in_reset_reset_n                                       (_connected_to_rx_dma_reset_bridge_1_in_reset_reset_n_),                                       //   input,    width = 1,                                   rx_dma_reset_bridge_1_in_reset.reset_n
		.subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset_reset_n                    (_connected_to_subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset_reset_n_),                    //  output,    width = 1,                subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset.reset_n
		.ninit_done_reset                                                             (_connected_to_ninit_done_reset_),                                                             //   input,    width = 1,                                                       ninit_done.reset
		.dma_subsys_port8_csr_waitrequest                                             (_connected_to_dma_subsys_port8_csr_waitrequest_),                                             //  output,    width = 1,                                             dma_subsys_port8_csr.waitrequest
		.dma_subsys_port8_csr_readdata                                                (_connected_to_dma_subsys_port8_csr_readdata_),                                                //  output,   width = 32,                                                                 .readdata
		.dma_subsys_port8_csr_readdatavalid                                           (_connected_to_dma_subsys_port8_csr_readdatavalid_),                                           //  output,    width = 1,                                                                 .readdatavalid
		.dma_subsys_port8_csr_burstcount                                              (_connected_to_dma_subsys_port8_csr_burstcount_),                                              //   input,    width = 1,                                                                 .burstcount
		.dma_subsys_port8_csr_writedata                                               (_connected_to_dma_subsys_port8_csr_writedata_),                                               //   input,   width = 32,                                                                 .writedata
		.dma_subsys_port8_csr_address                                                 (_connected_to_dma_subsys_port8_csr_address_),                                                 //   input,    width = 8,                                                                 .address
		.dma_subsys_port8_csr_write                                                   (_connected_to_dma_subsys_port8_csr_write_),                                                   //   input,    width = 1,                                                                 .write
		.dma_subsys_port8_csr_read                                                    (_connected_to_dma_subsys_port8_csr_read_),                                                    //   input,    width = 1,                                                                 .read
		.dma_subsys_port8_csr_byteenable                                              (_connected_to_dma_subsys_port8_csr_byteenable_),                                              //   input,    width = 4,                                                                 .byteenable
		.dma_subsys_port8_csr_debugaccess                                             (_connected_to_dma_subsys_port8_csr_debugaccess_),                                             //   input,    width = 1,                                                                 .debugaccess
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_startofpacket                  (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_startofpacket_),                  //   input,    width = 1,                    dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin.startofpacket
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_valid                          (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_valid_),                          //   input,    width = 1,                                                                 .valid
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_endofpacket                    (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_endofpacket_),                    //   input,    width = 1,                                                                 .endofpacket
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_data                           (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_data_),                           //   input,   width = 64,                                                                 .data
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_empty                          (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_empty_),                          //   input,    width = 3,                                                                 .empty
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_error                          (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_error_),                          //   input,    width = 6,                                                                 .error
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid            (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid_),            //   input,    width = 1,      dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts.valid
		.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data             (_connected_to_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data_),             //   input,   width = 96,                                                                 .data
		.dma_subsys_port8_rx_dma_ch1_irq_irq                                          (_connected_to_dma_subsys_port8_rx_dma_ch1_irq_irq_),                                          //  output,    width = 1,                                  dma_subsys_port8_rx_dma_ch1_irq.irq
		.dma_subsys_port8_ts_chs_compl_0_clk_bus_in_clk                               (_connected_to_dma_subsys_port8_ts_chs_compl_0_clk_bus_in_clk_),                               //   input,    width = 1,                       dma_subsys_port8_ts_chs_compl_0_clk_bus_in.clk
		.dma_subsys_port8_ts_chs_compl_0_rst_bus_in_reset                             (_connected_to_dma_subsys_port8_ts_chs_compl_0_rst_bus_in_reset_),                             //   input,    width = 1,                       dma_subsys_port8_ts_chs_compl_0_rst_bus_in.reset
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid            (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid_),            //   input,    width = 1,      dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts.valid
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint      (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint_),      //   input,   width = 20,                                                                 .fingerprint
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data             (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data_),             //   input,   width = 96,                                                                 .data
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready           (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready_),           //   input,    width = 1,     dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st.ready
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket   (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket_),   //  output,    width = 1,                                                                 .startofpacket
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid           (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid_),           //  output,    width = 1,                                                                 .valid
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket     (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket_),     //  output,    width = 1,                                                                 .endofpacket
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data            (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data_),            //  output,   width = 64,                                                                 .data
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty           (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty_),           //  output,    width = 3,                                                                 .empty
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error           (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error_),           //  output,    width = 1,                                                                 .error
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid       (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid_),       //  output,    width = 1, dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req.valid
		.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint (_connected_to_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint_), //  output,   width = 20,                                                                 .fingerprint
		.dma_subsys_port8_tx_dma_ch1_irq_irq                                          (_connected_to_dma_subsys_port8_tx_dma_ch1_irq_irq_)                                           //  output,    width = 1,                                  dma_subsys_port8_tx_dma_ch1_irq.irq
	);

