Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 31
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 325
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 46
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 10
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 13
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 28
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 26
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 248
Time reading PACKAGE MSR for Socket0: 54
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 16
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 36
Time reading PACKAGE MSR for Socket0: 34
Time reading CORE MSR for Socket0: 40
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 193
Time reading PACKAGE MSR for Socket0: 27
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 72
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 40
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 43
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 27
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 25
Time reading CORE MSR for Socket0: 69
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 10
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 45
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 42
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 21
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 31
Time reading DRAM MSR for Socket0: 64
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 42
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 98
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 105
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 0
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 0
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 0
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
Time reading PACKAGE MSR for Socket0: 1
Time reading CORE MSR for Socket0: 1
Time reading DRAM MSR for Socket0: 1
