Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\HK222\VXL\New_mini\System\labmininios.qsys --block-symbol-file --output-directory=D:\HK222\VXL\New_mini\Platform_design\qsys --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading System/labmininios.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DMEM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module DMEM
Progress: Adding H_BRIDGE [altera_avalon_pio 18.1]
Progress: Parameterizing module H_BRIDGE
Progress: Adding IMEM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module IMEM
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding SWITCH [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: labmininios.DMEM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: labmininios.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: labmininios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: labmininios.sys_sdram_pll_0: Refclk Freq: 50.0
Info: labmininios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: labmininios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\HK222\VXL\New_mini\System\labmininios.qsys --synthesis=VHDL --output-directory=D:\HK222\VXL\New_mini\Platform_design\qsys\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading System/labmininios.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DMEM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module DMEM
Progress: Adding H_BRIDGE [altera_avalon_pio 18.1]
Progress: Parameterizing module H_BRIDGE
Progress: Adding IMEM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module IMEM
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding SWITCH [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: labmininios.DMEM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: labmininios.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: labmininios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: labmininios.sys_sdram_pll_0: Refclk Freq: 50.0
Info: labmininios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: labmininios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: labmininios: Generating labmininios "labmininios" for QUARTUS_SYNTH
Info: CPU: "labmininios" instantiated altera_nios2_gen2 "CPU"
Info: DMEM: Starting RTL generation for module 'labmininios_DMEM'
Info: DMEM:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=labmininios_DMEM --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0002_DMEM_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0002_DMEM_gen//labmininios_DMEM_component_configuration.pl  --do_build_sim=0  ]
Info: DMEM: Done RTL generation for module 'labmininios_DMEM'
Info: DMEM: "labmininios" instantiated altera_avalon_new_sdram_controller "DMEM"
Info: H_BRIDGE: Starting RTL generation for module 'labmininios_H_BRIDGE'
Info: H_BRIDGE:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=labmininios_H_BRIDGE --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0003_H_BRIDGE_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0003_H_BRIDGE_gen//labmininios_H_BRIDGE_component_configuration.pl  --do_build_sim=0  ]
Info: H_BRIDGE: Done RTL generation for module 'labmininios_H_BRIDGE'
Info: H_BRIDGE: "labmininios" instantiated altera_avalon_pio "H_BRIDGE"
Info: IMEM: Starting RTL generation for module 'labmininios_IMEM'
Info: IMEM:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=labmininios_IMEM --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0004_IMEM_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0004_IMEM_gen//labmininios_IMEM_component_configuration.pl  --do_build_sim=0  ]
Info: IMEM: Done RTL generation for module 'labmininios_IMEM'
Info: IMEM: "labmininios" instantiated altera_avalon_onchip_memory2 "IMEM"
Info: LCD: Starting RTL generation for module 'labmininios_LCD'
Info: LCD:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=labmininios_LCD --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0005_LCD_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0005_LCD_gen//labmininios_LCD_component_configuration.pl  --do_build_sim=0  ]
Info: LCD: Done RTL generation for module 'labmininios_LCD'
Info: LCD: "labmininios" instantiated altera_avalon_pio "LCD"
Info: SWITCH: Starting RTL generation for module 'labmininios_SWITCH'
Info: SWITCH:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=labmininios_SWITCH --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0006_SWITCH_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0006_SWITCH_gen//labmininios_SWITCH_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCH: Done RTL generation for module 'labmininios_SWITCH'
Info: SWITCH: "labmininios" instantiated altera_avalon_pio "SWITCH"
Info: jtag_uart_0: Starting RTL generation for module 'labmininios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=labmininios_jtag_uart_0 --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0007_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0007_jtag_uart_0_gen//labmininios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'labmininios_jtag_uart_0'
Info: jtag_uart_0: "labmininios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sys_sdram_pll_0: "labmininios" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "labmininios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'labmininios_timer_0'
Info: timer_0:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=labmininios_timer_0 --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0009_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0009_timer_0_gen//labmininios_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'labmininios_timer_0'
Info: timer_0: "labmininios" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "labmininios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "labmininios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "labmininios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'labmininios_CPU_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=labmininios_CPU_cpu --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9458_1638630260496844456.dir/0012_cpu_gen//labmininios_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.11 07:38:47 (*) Starting Nios II generation
Info: cpu: # 2023.04.11 07:38:47 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.11 07:38:47 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.04.11 07:38:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.11 07:38:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.11 07:38:47 (*)   Plaintext license not found.
Info: cpu: # 2023.04.11 07:38:47 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.04.11 07:38:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.11 07:38:47 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.11 07:38:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.11 07:38:48 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.11 07:38:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'labmininios_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: DMEM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DMEM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: DMEM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DMEM_s1_rsp_width_adapter"
Info: Reusing file D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: labmininios: Done "labmininios" with 41 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
