#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 18 15:21:55 2019
# Process ID: 9477
# Current directory: /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim
# Command line: vivado
# Log file: /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/vivado.log
# Journal file: /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
ipx::open_ipxact_file /home/akayashima/H31_Xilinx/chardisp/chardisp_ip/component.xml
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'src/VRAM/VRAM.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'src/CGROM/CGROM.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'src/VRAM/VRAM.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'src/CGROM/CGROM.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] CGROM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/akayashima/H31_Xilinx/chardisp/chardisp_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 18 15:30:26 2019] Launched synth_1...
Run output will be captured here: /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 18 15:40:50 2019] Launched synth_1...
Run output will be captured here: /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 18 15:45:18 2019] Launched synth_1...
Run output will be captured here: /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 18 15:46:36 2019] Launched impl_1...
Run output will be captured here: /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6640.508 ; gain = 0.000 ; free physical = 4456 ; free virtual = 17414
Restored from archive | CPU: 0.010000 secs | Memory: 0.282562 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6640.508 ; gain = 0.000 ; free physical = 4456 ; free virtual = 17414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] CGROM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/akayashima/H31_Xilinx/chardisp/chardisp_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] CGROM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file CGDATA.coe [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/akayashima/H31_Xilinx/chardisp/chardisp_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
open_project /home/akayashima/H31_Xilinx/chardisp/chardisp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/akayashima/H31_Xilinx/chardisp/chardisp.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file </home/akayashima/H31_Xilinx/chardisp/chardisp.srcs/sources_1/bd/design_1/design_1.bd>
close_project
open_project /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
close_project
open_project /home/akayashima/H31_Xilinx/chardisp/chardisp.tmp/edit_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
open_project /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_chardisp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/CGROM.mif'
INFO: [SIM-utils-43] Exported '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/CGDATA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_chardisp_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto c04a04d4c56a4f8c993d67d2afccd03d --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_chardisp_behav xil_defaultlib.tb_chardisp xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port WRADDR [/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.srcs/sim_1/new/tb_chardisp.v:44]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port douta [/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/chardisp.v:73]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_chardisp_behav -key {Behavioral:sim_1:Functional:tb_chardisp} -tclbatch {tb_chardisp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_chardisp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_chardisp.chardisp.VRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_chardisp.chardisp.CGROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_chardisp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_chardisp.chardisp.syncgen.pckgen.MMCM2_BASE_inst.mmcm_adv_1 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/ROMDATA/CGDATA.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips CGROM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/ROMDATA/CGDATA.coe' provided. It will be converted relative to IP Instance files '../../ROMDATA/CGDATA.coe'
generate_target all [get_files  /home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/CGROM/CGROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CGROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CGROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CGROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'CGROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CGROM'...
catch { config_ip_cache -export [get_ips -all CGROM] }
export_ip_user_files -of_objects [get_files /home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/CGROM/CGROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/CGROM/CGROM.xci]
launch_runs -jobs 4 CGROM_synth_1
[Thu Apr 18 16:49:27 2019] Launched CGROM_synth_1...
Run output will be captured here: /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.runs/CGROM_synth_1/runme.log
export_simulation -of_objects [get_files /home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/CGROM/CGROM.xci] -directory /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.ip_user_files/sim_scripts -ip_user_files_dir /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.ip_user_files -ipstatic_source_dir /home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.cache/compile_simlib/modelsim} {questa=/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.cache/compile_simlib/questa} {ies=/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.cache/compile_simlib/ies} {vcs=/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.cache/compile_simlib/vcs} {riviera=/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_chardisp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/CGROM.mif'
INFO: [SIM-utils-43] Exported '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim/CGDATA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_chardisp_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/CGROM/sim/CGROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CGROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/src/VRAM/sim/VRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/chardisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chardisp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.srcs/sim_1/new/tb_chardisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_chardisp
INFO: [VRFC 10-2458] undeclared symbol WRADDDR, assumed default net type wire [/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.srcs/sim_1/new/tb_chardisp.v:44]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto c04a04d4c56a4f8c993d67d2afccd03d --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_chardisp_behav xil_defaultlib.tb_chardisp xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port WRADDR [/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.srcs/sim_1/new/tb_chardisp.v:44]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port douta [/home/akayashima/H31_Xilinx/chardisp/chardisp_ip/chardisp.v:73]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=25.0...
Compiling module xil_defaultlib.pckgen
Compiling module xil_defaultlib.syncgen
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.VRAM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CGROM
Compiling module xil_defaultlib.chardisp
Compiling module xil_defaultlib.tb_chardisp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_chardisp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/akayashima/H31_Xilinx/chardisp/chardisp.sim/chardisp_sim/chardisp_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_chardisp_behav -key {Behavioral:sim_1:Functional:tb_chardisp} -tclbatch {tb_chardisp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_chardisp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_chardisp.chardisp.VRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_chardisp.chardisp.CGROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_chardisp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 16:58:41 2019...
