
%(BEGIN_QUESTION)
% Copyright 2005, Tony R. Kuphaldt, released under the Creative Commons Attribution License (v 1.0)
% This means you may do almost anything with this work of mine, so long as you give me proper credit

Complete the timing diagram for this circuit, showing propagation delays for all flip-flops (delay times much less than the width of a clock pulse), assuming all $Q$ outputs begin in the low state:

$$\epsfbox{02988x01.eps}$$

$$\epsfbox{02988x02.eps}$$

\underbar{file 02988}
%(END_QUESTION)





%(BEGIN_ANSWER)

$$\epsfbox{02988x03.eps}$$

%(END_ANSWER)





%(BEGIN_NOTES)

This question reviews the principles of D-type flip-flops, timing diagrams, and serves as an introduction to shift registers.

%INDEX% Timing diagram, shift register

%(END_NOTES)


