/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/ctype.css -t h       */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr          */
/*    -I/home/kalyan/elb_src6/elba/verif/common/csr_gen                    */
/*    -I/home/kalyan/elb_src6/elba/design/common -O                        */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr          */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kalyan/elb_src6/elba/design/common/csr_scratch.csr.pp          */
/*    /home/kalyan/elb_src6/elba/design/common/elb_common.csr              */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr         */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr        */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr        */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr        */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr        */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kalyan/elb_src6/elba/verif/common/csr_gen/ctype.css            */
/*                                                                         */
/* Generated on: Wed Nov 13 11:10:41 2019                                  */
/*           by: kalyan                                                    */
/*                                                                         */

#ifndef _ELB_AP_H_
#define _ELB_AP_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_ap_csr                                */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 392 */
/* Register: elb_ap_csr.base                                               */
#define ELB_AP_CSR_BASE_ADDRESS 0x0
#define ELB_AP_CSR_BASE_BYTE_ADDRESS 0x0
/* Addressmap: elb_ap_csr.apb                                              */
#define ELB_AP_CSR_APB_ADDRESS 0x40000
#define ELB_AP_CSR_APB_BYTE_ADDRESS 0x100000
/* Register: elb_ap_csr.apb.sta_dap                                        */
#define ELB_AP_CSR_APB_STA_DAP_ADDRESS 0x40000
#define ELB_AP_CSR_APB_STA_DAP_BYTE_ADDRESS 0x100000
/* Wide Register: elb_ap_csr.apb.cfg_dap                                   */
#define ELB_AP_CSR_APB_CFG_DAP_ADDRESS 0x40004
#define ELB_AP_CSR_APB_CFG_DAP_BYTE_ADDRESS 0x100010
/* Register: elb_ap_csr.apb.cfg_dap.cfg_dap_0_3                            */
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_0_3_ADDRESS 0x40004
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_0_3_BYTE_ADDRESS 0x100010
/* Register: elb_ap_csr.apb.cfg_dap.cfg_dap_1_3                            */
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_1_3_ADDRESS 0x40005
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_1_3_BYTE_ADDRESS 0x100014
/* Register: elb_ap_csr.apb.cfg_dap.cfg_dap_2_3                            */
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_2_3_ADDRESS 0x40006
#define ELB_AP_CSR_APB_CFG_DAP_CFG_DAP_2_3_BYTE_ADDRESS 0x100018
/* Register: elb_ap_csr.apb.cfg_dstream_0                                  */
#define ELB_AP_CSR_APB_CFG_DSTREAM_0_ADDRESS 0x40008
#define ELB_AP_CSR_APB_CFG_DSTREAM_0_BYTE_ADDRESS 0x100020
/* Register: elb_ap_csr.apb.cfg_dstream_1                                  */
#define ELB_AP_CSR_APB_CFG_DSTREAM_1_ADDRESS 0x40009
#define ELB_AP_CSR_APB_CFG_DSTREAM_1_BYTE_ADDRESS 0x100024
/* Register: elb_ap_csr.apb.cfg_dstream_2                                  */
#define ELB_AP_CSR_APB_CFG_DSTREAM_2_ADDRESS 0x4000a
#define ELB_AP_CSR_APB_CFG_DSTREAM_2_BYTE_ADDRESS 0x100028
/* Register: elb_ap_csr.apb.cfg_dstream_3                                  */
#define ELB_AP_CSR_APB_CFG_DSTREAM_3_ADDRESS 0x4000b
#define ELB_AP_CSR_APB_CFG_DSTREAM_3_BYTE_ADDRESS 0x10002c
/* Register: elb_ap_csr.apb.ctm                                            */
#define ELB_AP_CSR_APB_CTM_ADDRESS 0x4000c
#define ELB_AP_CSR_APB_CTM_BYTE_ADDRESS 0x100030
/* Memory: elb_ap_csr.apb.dhs_psys                                         */
#define ELB_AP_CSR_APB_DHS_PSYS_ADDRESS 0x50000
#define ELB_AP_CSR_APB_DHS_PSYS_BYTE_ADDRESS 0x140000
/* Register: elb_ap_csr.apb.dhs_psys.entry                                 */
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_ADDRESS 0x50000
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_BYTE_ADDRESS 0x140000
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_APB_DHS_PSYS_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.apb.dhs_bypass                                       */
#define ELB_AP_CSR_APB_DHS_BYPASS_ADDRESS 0x60000
#define ELB_AP_CSR_APB_DHS_BYPASS_BYTE_ADDRESS 0x180000
/* Register: elb_ap_csr.apb.dhs_bypass.entry                               */
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_ADDRESS 0x60000
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_BYTE_ADDRESS 0x180000
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_APB_DHS_BYPASS_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: elb_ap_csr.dummy                                         */
#define ELB_AP_CSR_DUMMY_ADDRESS 0x80000
#define ELB_AP_CSR_DUMMY_BYTE_ADDRESS 0x200000
/* Register: elb_ap_csr.dummy.dummy_0_2                                    */
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_ADDRESS 0x80000
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_BYTE_ADDRESS 0x200000
/* Register: elb_ap_csr.dummy.dummy_1_2                                    */
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_ADDRESS 0x80001
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_BYTE_ADDRESS 0x200004
/* Register: elb_ap_csr.cfg_apar                                           */
#define ELB_AP_CSR_CFG_APAR_ADDRESS 0x80002
#define ELB_AP_CSR_CFG_APAR_BYTE_ADDRESS 0x200008
/* Register: elb_ap_csr.ap_cfg                                             */
#define ELB_AP_CSR_AP_CFG_ADDRESS 0x80003
#define ELB_AP_CSR_AP_CFG_BYTE_ADDRESS 0x20000c
/* Wide Register: elb_ap_csr.cfg_gic_mbist                                 */
#define ELB_AP_CSR_CFG_GIC_MBIST_ADDRESS 0x80004
#define ELB_AP_CSR_CFG_GIC_MBIST_BYTE_ADDRESS 0x200010
/* Register: elb_ap_csr.cfg_gic_mbist.cfg_gic_mbist_0_3                    */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_ADDRESS 0x80004
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_BYTE_ADDRESS 0x200010
/* Register: elb_ap_csr.cfg_gic_mbist.cfg_gic_mbist_1_3                    */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_ADDRESS 0x80005
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_BYTE_ADDRESS 0x200014
/* Register: elb_ap_csr.cfg_gic_mbist.cfg_gic_mbist_2_3                    */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_ADDRESS 0x80006
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_BYTE_ADDRESS 0x200018
/* Register: elb_ap_csr.cfg_gic                                            */
#define ELB_AP_CSR_CFG_GIC_ADDRESS 0x80008
#define ELB_AP_CSR_CFG_GIC_BYTE_ADDRESS 0x200020
/* Wide Register: elb_ap_csr.sta_gic_mbist                                 */
#define ELB_AP_CSR_STA_GIC_MBIST_ADDRESS 0x8000c
#define ELB_AP_CSR_STA_GIC_MBIST_BYTE_ADDRESS 0x200030
/* Register: elb_ap_csr.sta_gic_mbist.sta_gic_mbist_0_3                    */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_ADDRESS 0x8000c
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_BYTE_ADDRESS 0x200030
/* Register: elb_ap_csr.sta_gic_mbist.sta_gic_mbist_1_3                    */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_ADDRESS 0x8000d
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_BYTE_ADDRESS 0x200034
/* Register: elb_ap_csr.sta_gic_mbist.sta_gic_mbist_2_3                    */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_ADDRESS 0x8000e
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_BYTE_ADDRESS 0x200038
/* Register: elb_ap_csr.sta_apms                                           */
#define ELB_AP_CSR_STA_APMS_ADDRESS 0x80010
#define ELB_AP_CSR_STA_APMS_BYTE_ADDRESS 0x200040
/* Addressmap: elb_ap_csr.apm0                                             */
#define ELB_AP_CSR_APM0_ADDRESS 0x80040
#define ELB_AP_CSR_APM0_BYTE_ADDRESS 0x200100
/* Register: elb_ap_csr.apm0.sta_cpu0_pll                                  */
#define ELB_AP_CSR_APM0_STA_CPU0_PLL_ADDRESS 0x80040
#define ELB_AP_CSR_APM0_STA_CPU0_PLL_BYTE_ADDRESS 0x200100
/* Wide Register: elb_ap_csr.apm0.cfg_cpu0_flash_C0                        */
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_ADDRESS 0x80042
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_BYTE_ADDRESS 0x200108
/* Register: elb_ap_csr.apm0.cfg_cpu0_flash_C0.cfg_cpu0_flash_C0_0_2       */
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_ADDRESS 0x80042
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_BYTE_ADDRESS 0x200108
/* Register: elb_ap_csr.apm0.cfg_cpu0_flash_C0.cfg_cpu0_flash_C0_1_2       */
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_ADDRESS 0x80043
#define ELB_AP_CSR_APM0_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_BYTE_ADDRESS 0x20010c
/* Wide Register: elb_ap_csr.apm0.cfg_cpu0_C0                              */
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_ADDRESS 0x80044
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_BYTE_ADDRESS 0x200110
/* Register: elb_ap_csr.apm0.cfg_cpu0_C0.cfg_cpu0_C0_0_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_CFG_CPU0_C0_0_2_ADDRESS 0x80044
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_CFG_CPU0_C0_0_2_BYTE_ADDRESS 0x200110
/* Register: elb_ap_csr.apm0.cfg_cpu0_C0.cfg_cpu0_C0_1_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_CFG_CPU0_C0_1_2_ADDRESS 0x80045
#define ELB_AP_CSR_APM0_CFG_CPU0_C0_CFG_CPU0_C0_1_2_BYTE_ADDRESS 0x200114
/* Wide Register: elb_ap_csr.apm0.cfg_cpu1_C0                              */
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_ADDRESS 0x80046
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_BYTE_ADDRESS 0x200118
/* Register: elb_ap_csr.apm0.cfg_cpu1_C0.cfg_cpu1_C0_0_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_CFG_CPU1_C0_0_2_ADDRESS 0x80046
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_CFG_CPU1_C0_0_2_BYTE_ADDRESS 0x200118
/* Register: elb_ap_csr.apm0.cfg_cpu1_C0.cfg_cpu1_C0_1_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_CFG_CPU1_C0_1_2_ADDRESS 0x80047
#define ELB_AP_CSR_APM0_CFG_CPU1_C0_CFG_CPU1_C0_1_2_BYTE_ADDRESS 0x20011c
/* Wide Register: elb_ap_csr.apm0.cfg_cpu2_C0                              */
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_ADDRESS 0x80048
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_BYTE_ADDRESS 0x200120
/* Register: elb_ap_csr.apm0.cfg_cpu2_C0.cfg_cpu2_C0_0_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_CFG_CPU2_C0_0_2_ADDRESS 0x80048
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_CFG_CPU2_C0_0_2_BYTE_ADDRESS 0x200120
/* Register: elb_ap_csr.apm0.cfg_cpu2_C0.cfg_cpu2_C0_1_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_CFG_CPU2_C0_1_2_ADDRESS 0x80049
#define ELB_AP_CSR_APM0_CFG_CPU2_C0_CFG_CPU2_C0_1_2_BYTE_ADDRESS 0x200124
/* Wide Register: elb_ap_csr.apm0.cfg_cpu3_C0                              */
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_ADDRESS 0x8004a
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_BYTE_ADDRESS 0x200128
/* Register: elb_ap_csr.apm0.cfg_cpu3_C0.cfg_cpu3_C0_0_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_CFG_CPU3_C0_0_2_ADDRESS 0x8004a
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_CFG_CPU3_C0_0_2_BYTE_ADDRESS 0x200128
/* Register: elb_ap_csr.apm0.cfg_cpu3_C0.cfg_cpu3_C0_1_2                   */
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_CFG_CPU3_C0_1_2_ADDRESS 0x8004b
#define ELB_AP_CSR_APM0_CFG_CPU3_C0_CFG_CPU3_C0_1_2_BYTE_ADDRESS 0x20012c
/* Wide Register: elb_ap_csr.apm0.cfg_static_0                             */
#define ELB_AP_CSR_APM0_CFG_STATIC_0_ADDRESS 0x8004c
#define ELB_AP_CSR_APM0_CFG_STATIC_0_BYTE_ADDRESS 0x200130
/* Register: elb_ap_csr.apm0.cfg_static_0.cfg_static_0_0_3                 */
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_0_3_ADDRESS 0x8004c
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_0_3_BYTE_ADDRESS 0x200130
/* Register: elb_ap_csr.apm0.cfg_static_0.cfg_static_0_1_3                 */
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_1_3_ADDRESS 0x8004d
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_1_3_BYTE_ADDRESS 0x200134
/* Register: elb_ap_csr.apm0.cfg_static_0.cfg_static_0_2_3                 */
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_2_3_ADDRESS 0x8004e
#define ELB_AP_CSR_APM0_CFG_STATIC_0_CFG_STATIC_0_2_3_BYTE_ADDRESS 0x200138
/* Register: elb_ap_csr.apm0.cfg_cpu_0                                     */
#define ELB_AP_CSR_APM0_CFG_CPU_0_ADDRESS 0x80050
#define ELB_AP_CSR_APM0_CFG_CPU_0_BYTE_ADDRESS 0x200140
/* Register: elb_ap_csr.apm0.cfg_irq_0                                     */
#define ELB_AP_CSR_APM0_CFG_IRQ_0_ADDRESS 0x80051
#define ELB_AP_CSR_APM0_CFG_IRQ_0_BYTE_ADDRESS 0x200144
/* Wide Register: elb_ap_csr.apm0.sta_AT_0                                 */
#define ELB_AP_CSR_APM0_STA_AT_0_ADDRESS 0x80058
#define ELB_AP_CSR_APM0_STA_AT_0_BYTE_ADDRESS 0x200160
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_0_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_0_6_ADDRESS 0x80058
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_0_6_BYTE_ADDRESS 0x200160
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_1_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_1_6_ADDRESS 0x80059
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_1_6_BYTE_ADDRESS 0x200164
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_2_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_2_6_ADDRESS 0x8005a
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_2_6_BYTE_ADDRESS 0x200168
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_3_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_3_6_ADDRESS 0x8005b
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_3_6_BYTE_ADDRESS 0x20016c
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_4_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_4_6_ADDRESS 0x8005c
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_4_6_BYTE_ADDRESS 0x200170
/* Register: elb_ap_csr.apm0.sta_AT_0.sta_AT_0_5_6                         */
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_5_6_ADDRESS 0x8005d
#define ELB_AP_CSR_APM0_STA_AT_0_STA_AT_0_5_6_BYTE_ADDRESS 0x200174
/* Register: elb_ap_csr.apm0.sta_timer_0                                   */
#define ELB_AP_CSR_APM0_STA_TIMER_0_ADDRESS 0x80060
#define ELB_AP_CSR_APM0_STA_TIMER_0_BYTE_ADDRESS 0x200180
/* Wide Register: elb_ap_csr.apm0.sta_pmu_0                                */
#define ELB_AP_CSR_APM0_STA_PMU_0_ADDRESS 0x80064
#define ELB_AP_CSR_APM0_STA_PMU_0_BYTE_ADDRESS 0x200190
/* Register: elb_ap_csr.apm0.sta_pmu_0.sta_pmu_0_0_4                       */
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_0_4_ADDRESS 0x80064
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_0_4_BYTE_ADDRESS 0x200190
/* Register: elb_ap_csr.apm0.sta_pmu_0.sta_pmu_0_1_4                       */
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_1_4_ADDRESS 0x80065
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_1_4_BYTE_ADDRESS 0x200194
/* Register: elb_ap_csr.apm0.sta_pmu_0.sta_pmu_0_2_4                       */
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_2_4_ADDRESS 0x80066
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_2_4_BYTE_ADDRESS 0x200198
/* Register: elb_ap_csr.apm0.sta_pmu_0.sta_pmu_0_3_4                       */
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_3_4_ADDRESS 0x80067
#define ELB_AP_CSR_APM0_STA_PMU_0_STA_PMU_0_3_4_BYTE_ADDRESS 0x20019c
/* Register: elb_ap_csr.apm0.cfg_pmu_0                                     */
#define ELB_AP_CSR_APM0_CFG_PMU_0_ADDRESS 0x80068
#define ELB_AP_CSR_APM0_CFG_PMU_0_BYTE_ADDRESS 0x2001a0
/* Register: elb_ap_csr.apm0.cfg_CTI_0                                     */
#define ELB_AP_CSR_APM0_CFG_CTI_0_ADDRESS 0x80069
#define ELB_AP_CSR_APM0_CFG_CTI_0_BYTE_ADDRESS 0x2001a4
/* Register: elb_ap_csr.apm0.sta_CTI_0                                     */
#define ELB_AP_CSR_APM0_STA_CTI_0_ADDRESS 0x8006a
#define ELB_AP_CSR_APM0_STA_CTI_0_BYTE_ADDRESS 0x2001a8
/* Register: elb_ap_csr.apm0.sta_misc_dbg_0                                */
#define ELB_AP_CSR_APM0_STA_MISC_DBG_0_ADDRESS 0x8006b
#define ELB_AP_CSR_APM0_STA_MISC_DBG_0_BYTE_ADDRESS 0x2001ac
/* Register: elb_ap_csr.apm0.sta_IRQ_0                                     */
#define ELB_AP_CSR_APM0_STA_IRQ_0_ADDRESS 0x8006c
#define ELB_AP_CSR_APM0_STA_IRQ_0_BYTE_ADDRESS 0x2001b0
/* Wide Register: elb_ap_csr.apm0.sta_misc_0                               */
#define ELB_AP_CSR_APM0_STA_MISC_0_ADDRESS 0x8006e
#define ELB_AP_CSR_APM0_STA_MISC_0_BYTE_ADDRESS 0x2001b8
/* Register: elb_ap_csr.apm0.sta_misc_0.sta_misc_0_0_2                     */
#define ELB_AP_CSR_APM0_STA_MISC_0_STA_MISC_0_0_2_ADDRESS 0x8006e
#define ELB_AP_CSR_APM0_STA_MISC_0_STA_MISC_0_0_2_BYTE_ADDRESS 0x2001b8
/* Register: elb_ap_csr.apm0.sta_misc_0.sta_misc_0_1_2                     */
#define ELB_AP_CSR_APM0_STA_MISC_0_STA_MISC_0_1_2_ADDRESS 0x8006f
#define ELB_AP_CSR_APM0_STA_MISC_0_STA_MISC_0_1_2_BYTE_ADDRESS 0x2001bc
/* Register: elb_ap_csr.apm0.cfg_VSIG_0                                    */
#define ELB_AP_CSR_APM0_CFG_VSIG_0_ADDRESS 0x80070
#define ELB_AP_CSR_APM0_CFG_VSIG_0_BYTE_ADDRESS 0x2001c0
/* Register: elb_ap_csr.apm0.sta_VSIG_0                                    */
#define ELB_AP_CSR_APM0_STA_VSIG_0_ADDRESS 0x80071
#define ELB_AP_CSR_APM0_STA_VSIG_0_BYTE_ADDRESS 0x2001c4
/* Wide Register: elb_ap_csr.apm0.cfg_misc_dbg_0                           */
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_ADDRESS 0x80072
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_BYTE_ADDRESS 0x2001c8
/* Register: elb_ap_csr.apm0.cfg_misc_dbg_0.cfg_misc_dbg_0_0_2             */
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_ADDRESS 0x80072
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_BYTE_ADDRESS 0x2001c8
/* Register: elb_ap_csr.apm0.cfg_misc_dbg_0.cfg_misc_dbg_0_1_2             */
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_ADDRESS 0x80073
#define ELB_AP_CSR_APM0_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_BYTE_ADDRESS 0x2001cc
/* Register: elb_ap_csr.apm0.sta_dstream_0                                 */
#define ELB_AP_CSR_APM0_STA_DSTREAM_0_ADDRESS 0x80074
#define ELB_AP_CSR_APM0_STA_DSTREAM_0_BYTE_ADDRESS 0x2001d0
/* Register: elb_ap_csr.apm0.sta_nts_0                                     */
#define ELB_AP_CSR_APM0_STA_NTS_0_ADDRESS 0x80075
#define ELB_AP_CSR_APM0_STA_NTS_0_BYTE_ADDRESS 0x2001d4
/* Register: elb_ap_csr.apm0.cfg_nts_0                                     */
#define ELB_AP_CSR_APM0_CFG_NTS_0_ADDRESS 0x80076
#define ELB_AP_CSR_APM0_CFG_NTS_0_BYTE_ADDRESS 0x2001d8
/* Register: elb_ap_csr.apm0.cfg_ACP_0                                     */
#define ELB_AP_CSR_APM0_CFG_ACP_0_ADDRESS 0x80077
#define ELB_AP_CSR_APM0_CFG_ACP_0_BYTE_ADDRESS 0x2001dc
/* Register: elb_ap_csr.apm0.cfg_EV_0                                      */
#define ELB_AP_CSR_APM0_CFG_EV_0_ADDRESS 0x80078
#define ELB_AP_CSR_APM0_CFG_EV_0_BYTE_ADDRESS 0x2001e0
/* Register: elb_ap_csr.apm0.sta_EV_0                                      */
#define ELB_AP_CSR_APM0_STA_EV_0_ADDRESS 0x80079
#define ELB_AP_CSR_APM0_STA_EV_0_BYTE_ADDRESS 0x2001e4
/* Register: elb_ap_csr.apm0.cfg_L2_0                                      */
#define ELB_AP_CSR_APM0_CFG_L2_0_ADDRESS 0x8007a
#define ELB_AP_CSR_APM0_CFG_L2_0_BYTE_ADDRESS 0x2001e8
/* Register: elb_ap_csr.apm0.sta_L2_0                                      */
#define ELB_AP_CSR_APM0_STA_L2_0_ADDRESS 0x8007b
#define ELB_AP_CSR_APM0_STA_L2_0_BYTE_ADDRESS 0x2001ec
/* Register: elb_ap_csr.apm0.cfg_AUTH_0                                    */
#define ELB_AP_CSR_APM0_CFG_AUTH_0_ADDRESS 0x8007c
#define ELB_AP_CSR_APM0_CFG_AUTH_0_BYTE_ADDRESS 0x2001f0
/* Register: elb_ap_csr.apm0.cfg_arm_0                                     */
#define ELB_AP_CSR_APM0_CFG_ARM_0_ADDRESS 0x8007d
#define ELB_AP_CSR_APM0_CFG_ARM_0_BYTE_ADDRESS 0x2001f4
/* Addressmap: elb_ap_csr.apm1                                             */
#define ELB_AP_CSR_APM1_ADDRESS 0x80080
#define ELB_AP_CSR_APM1_BYTE_ADDRESS 0x200200
/* Register: elb_ap_csr.apm1.sta_cpu1_pll                                  */
#define ELB_AP_CSR_APM1_STA_CPU1_PLL_ADDRESS 0x80080
#define ELB_AP_CSR_APM1_STA_CPU1_PLL_BYTE_ADDRESS 0x200200
/* Wide Register: elb_ap_csr.apm1.cfg_cpu0_flash_C1                        */
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_ADDRESS 0x80082
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_BYTE_ADDRESS 0x200208
/* Register: elb_ap_csr.apm1.cfg_cpu0_flash_C1.cfg_cpu0_flash_C1_0_2       */
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_ADDRESS 0x80082
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_BYTE_ADDRESS 0x200208
/* Register: elb_ap_csr.apm1.cfg_cpu0_flash_C1.cfg_cpu0_flash_C1_1_2       */
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_ADDRESS 0x80083
#define ELB_AP_CSR_APM1_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_BYTE_ADDRESS 0x20020c
/* Wide Register: elb_ap_csr.apm1.cfg_cpu0_C1                              */
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_ADDRESS 0x80084
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_BYTE_ADDRESS 0x200210
/* Register: elb_ap_csr.apm1.cfg_cpu0_C1.cfg_cpu0_C1_0_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_CFG_CPU0_C1_0_2_ADDRESS 0x80084
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_CFG_CPU0_C1_0_2_BYTE_ADDRESS 0x200210
/* Register: elb_ap_csr.apm1.cfg_cpu0_C1.cfg_cpu0_C1_1_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_CFG_CPU0_C1_1_2_ADDRESS 0x80085
#define ELB_AP_CSR_APM1_CFG_CPU0_C1_CFG_CPU0_C1_1_2_BYTE_ADDRESS 0x200214
/* Wide Register: elb_ap_csr.apm1.cfg_cpu1_C1                              */
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_ADDRESS 0x80086
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_BYTE_ADDRESS 0x200218
/* Register: elb_ap_csr.apm1.cfg_cpu1_C1.cfg_cpu1_C1_0_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_CFG_CPU1_C1_0_2_ADDRESS 0x80086
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_CFG_CPU1_C1_0_2_BYTE_ADDRESS 0x200218
/* Register: elb_ap_csr.apm1.cfg_cpu1_C1.cfg_cpu1_C1_1_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_CFG_CPU1_C1_1_2_ADDRESS 0x80087
#define ELB_AP_CSR_APM1_CFG_CPU1_C1_CFG_CPU1_C1_1_2_BYTE_ADDRESS 0x20021c
/* Wide Register: elb_ap_csr.apm1.cfg_cpu2_C1                              */
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_ADDRESS 0x80088
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_BYTE_ADDRESS 0x200220
/* Register: elb_ap_csr.apm1.cfg_cpu2_C1.cfg_cpu2_C1_0_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_CFG_CPU2_C1_0_2_ADDRESS 0x80088
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_CFG_CPU2_C1_0_2_BYTE_ADDRESS 0x200220
/* Register: elb_ap_csr.apm1.cfg_cpu2_C1.cfg_cpu2_C1_1_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_CFG_CPU2_C1_1_2_ADDRESS 0x80089
#define ELB_AP_CSR_APM1_CFG_CPU2_C1_CFG_CPU2_C1_1_2_BYTE_ADDRESS 0x200224
/* Wide Register: elb_ap_csr.apm1.cfg_cpu3_C1                              */
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_ADDRESS 0x8008a
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_BYTE_ADDRESS 0x200228
/* Register: elb_ap_csr.apm1.cfg_cpu3_C1.cfg_cpu3_C1_0_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_CFG_CPU3_C1_0_2_ADDRESS 0x8008a
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_CFG_CPU3_C1_0_2_BYTE_ADDRESS 0x200228
/* Register: elb_ap_csr.apm1.cfg_cpu3_C1.cfg_cpu3_C1_1_2                   */
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_CFG_CPU3_C1_1_2_ADDRESS 0x8008b
#define ELB_AP_CSR_APM1_CFG_CPU3_C1_CFG_CPU3_C1_1_2_BYTE_ADDRESS 0x20022c
/* Wide Register: elb_ap_csr.apm1.cfg_static_1                             */
#define ELB_AP_CSR_APM1_CFG_STATIC_1_ADDRESS 0x8008c
#define ELB_AP_CSR_APM1_CFG_STATIC_1_BYTE_ADDRESS 0x200230
/* Register: elb_ap_csr.apm1.cfg_static_1.cfg_static_1_0_3                 */
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_0_3_ADDRESS 0x8008c
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_0_3_BYTE_ADDRESS 0x200230
/* Register: elb_ap_csr.apm1.cfg_static_1.cfg_static_1_1_3                 */
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_1_3_ADDRESS 0x8008d
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_1_3_BYTE_ADDRESS 0x200234
/* Register: elb_ap_csr.apm1.cfg_static_1.cfg_static_1_2_3                 */
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_2_3_ADDRESS 0x8008e
#define ELB_AP_CSR_APM1_CFG_STATIC_1_CFG_STATIC_1_2_3_BYTE_ADDRESS 0x200238
/* Register: elb_ap_csr.apm1.cfg_cpu_1                                     */
#define ELB_AP_CSR_APM1_CFG_CPU_1_ADDRESS 0x80090
#define ELB_AP_CSR_APM1_CFG_CPU_1_BYTE_ADDRESS 0x200240
/* Register: elb_ap_csr.apm1.cfg_irq_1                                     */
#define ELB_AP_CSR_APM1_CFG_IRQ_1_ADDRESS 0x80091
#define ELB_AP_CSR_APM1_CFG_IRQ_1_BYTE_ADDRESS 0x200244
/* Wide Register: elb_ap_csr.apm1.sta_AT_1                                 */
#define ELB_AP_CSR_APM1_STA_AT_1_ADDRESS 0x80098
#define ELB_AP_CSR_APM1_STA_AT_1_BYTE_ADDRESS 0x200260
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_0_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_0_6_ADDRESS 0x80098
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_0_6_BYTE_ADDRESS 0x200260
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_1_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_1_6_ADDRESS 0x80099
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_1_6_BYTE_ADDRESS 0x200264
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_2_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_2_6_ADDRESS 0x8009a
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_2_6_BYTE_ADDRESS 0x200268
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_3_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_3_6_ADDRESS 0x8009b
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_3_6_BYTE_ADDRESS 0x20026c
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_4_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_4_6_ADDRESS 0x8009c
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_4_6_BYTE_ADDRESS 0x200270
/* Register: elb_ap_csr.apm1.sta_AT_1.sta_AT_1_5_6                         */
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_5_6_ADDRESS 0x8009d
#define ELB_AP_CSR_APM1_STA_AT_1_STA_AT_1_5_6_BYTE_ADDRESS 0x200274
/* Register: elb_ap_csr.apm1.sta_timer_1                                   */
#define ELB_AP_CSR_APM1_STA_TIMER_1_ADDRESS 0x800a0
#define ELB_AP_CSR_APM1_STA_TIMER_1_BYTE_ADDRESS 0x200280
/* Wide Register: elb_ap_csr.apm1.sta_pmu_1                                */
#define ELB_AP_CSR_APM1_STA_PMU_1_ADDRESS 0x800a4
#define ELB_AP_CSR_APM1_STA_PMU_1_BYTE_ADDRESS 0x200290
/* Register: elb_ap_csr.apm1.sta_pmu_1.sta_pmu_1_0_4                       */
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_0_4_ADDRESS 0x800a4
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_0_4_BYTE_ADDRESS 0x200290
/* Register: elb_ap_csr.apm1.sta_pmu_1.sta_pmu_1_1_4                       */
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_1_4_ADDRESS 0x800a5
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_1_4_BYTE_ADDRESS 0x200294
/* Register: elb_ap_csr.apm1.sta_pmu_1.sta_pmu_1_2_4                       */
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_2_4_ADDRESS 0x800a6
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_2_4_BYTE_ADDRESS 0x200298
/* Register: elb_ap_csr.apm1.sta_pmu_1.sta_pmu_1_3_4                       */
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_3_4_ADDRESS 0x800a7
#define ELB_AP_CSR_APM1_STA_PMU_1_STA_PMU_1_3_4_BYTE_ADDRESS 0x20029c
/* Register: elb_ap_csr.apm1.cfg_pmu_1                                     */
#define ELB_AP_CSR_APM1_CFG_PMU_1_ADDRESS 0x800a8
#define ELB_AP_CSR_APM1_CFG_PMU_1_BYTE_ADDRESS 0x2002a0
/* Register: elb_ap_csr.apm1.cfg_CTI_1                                     */
#define ELB_AP_CSR_APM1_CFG_CTI_1_ADDRESS 0x800a9
#define ELB_AP_CSR_APM1_CFG_CTI_1_BYTE_ADDRESS 0x2002a4
/* Register: elb_ap_csr.apm1.sta_CTI_1                                     */
#define ELB_AP_CSR_APM1_STA_CTI_1_ADDRESS 0x800aa
#define ELB_AP_CSR_APM1_STA_CTI_1_BYTE_ADDRESS 0x2002a8
/* Register: elb_ap_csr.apm1.sta_misc_dbg_1                                */
#define ELB_AP_CSR_APM1_STA_MISC_DBG_1_ADDRESS 0x800ab
#define ELB_AP_CSR_APM1_STA_MISC_DBG_1_BYTE_ADDRESS 0x2002ac
/* Register: elb_ap_csr.apm1.sta_IRQ_1                                     */
#define ELB_AP_CSR_APM1_STA_IRQ_1_ADDRESS 0x800ac
#define ELB_AP_CSR_APM1_STA_IRQ_1_BYTE_ADDRESS 0x2002b0
/* Wide Register: elb_ap_csr.apm1.sta_misc_1                               */
#define ELB_AP_CSR_APM1_STA_MISC_1_ADDRESS 0x800ae
#define ELB_AP_CSR_APM1_STA_MISC_1_BYTE_ADDRESS 0x2002b8
/* Register: elb_ap_csr.apm1.sta_misc_1.sta_misc_1_0_2                     */
#define ELB_AP_CSR_APM1_STA_MISC_1_STA_MISC_1_0_2_ADDRESS 0x800ae
#define ELB_AP_CSR_APM1_STA_MISC_1_STA_MISC_1_0_2_BYTE_ADDRESS 0x2002b8
/* Register: elb_ap_csr.apm1.sta_misc_1.sta_misc_1_1_2                     */
#define ELB_AP_CSR_APM1_STA_MISC_1_STA_MISC_1_1_2_ADDRESS 0x800af
#define ELB_AP_CSR_APM1_STA_MISC_1_STA_MISC_1_1_2_BYTE_ADDRESS 0x2002bc
/* Register: elb_ap_csr.apm1.cfg_VSIG_1                                    */
#define ELB_AP_CSR_APM1_CFG_VSIG_1_ADDRESS 0x800b0
#define ELB_AP_CSR_APM1_CFG_VSIG_1_BYTE_ADDRESS 0x2002c0
/* Register: elb_ap_csr.apm1.sta_VSIG_1                                    */
#define ELB_AP_CSR_APM1_STA_VSIG_1_ADDRESS 0x800b1
#define ELB_AP_CSR_APM1_STA_VSIG_1_BYTE_ADDRESS 0x2002c4
/* Wide Register: elb_ap_csr.apm1.cfg_misc_dbg_1                           */
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_ADDRESS 0x800b2
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_BYTE_ADDRESS 0x2002c8
/* Register: elb_ap_csr.apm1.cfg_misc_dbg_1.cfg_misc_dbg_1_0_2             */
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_ADDRESS 0x800b2
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_BYTE_ADDRESS 0x2002c8
/* Register: elb_ap_csr.apm1.cfg_misc_dbg_1.cfg_misc_dbg_1_1_2             */
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_ADDRESS 0x800b3
#define ELB_AP_CSR_APM1_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_BYTE_ADDRESS 0x2002cc
/* Register: elb_ap_csr.apm1.sta_dstream_1                                 */
#define ELB_AP_CSR_APM1_STA_DSTREAM_1_ADDRESS 0x800b4
#define ELB_AP_CSR_APM1_STA_DSTREAM_1_BYTE_ADDRESS 0x2002d0
/* Register: elb_ap_csr.apm1.sta_nts_1                                     */
#define ELB_AP_CSR_APM1_STA_NTS_1_ADDRESS 0x800b5
#define ELB_AP_CSR_APM1_STA_NTS_1_BYTE_ADDRESS 0x2002d4
/* Register: elb_ap_csr.apm1.cfg_nts_1                                     */
#define ELB_AP_CSR_APM1_CFG_NTS_1_ADDRESS 0x800b6
#define ELB_AP_CSR_APM1_CFG_NTS_1_BYTE_ADDRESS 0x2002d8
/* Register: elb_ap_csr.apm1.cfg_ACP_1                                     */
#define ELB_AP_CSR_APM1_CFG_ACP_1_ADDRESS 0x800b7
#define ELB_AP_CSR_APM1_CFG_ACP_1_BYTE_ADDRESS 0x2002dc
/* Register: elb_ap_csr.apm1.cfg_EV_1                                      */
#define ELB_AP_CSR_APM1_CFG_EV_1_ADDRESS 0x800b8
#define ELB_AP_CSR_APM1_CFG_EV_1_BYTE_ADDRESS 0x2002e0
/* Register: elb_ap_csr.apm1.sta_EV_1                                      */
#define ELB_AP_CSR_APM1_STA_EV_1_ADDRESS 0x800b9
#define ELB_AP_CSR_APM1_STA_EV_1_BYTE_ADDRESS 0x2002e4
/* Register: elb_ap_csr.apm1.cfg_L2_1                                      */
#define ELB_AP_CSR_APM1_CFG_L2_1_ADDRESS 0x800ba
#define ELB_AP_CSR_APM1_CFG_L2_1_BYTE_ADDRESS 0x2002e8
/* Register: elb_ap_csr.apm1.sta_L2_1                                      */
#define ELB_AP_CSR_APM1_STA_L2_1_ADDRESS 0x800bb
#define ELB_AP_CSR_APM1_STA_L2_1_BYTE_ADDRESS 0x2002ec
/* Register: elb_ap_csr.apm1.cfg_AUTH_1                                    */
#define ELB_AP_CSR_APM1_CFG_AUTH_1_ADDRESS 0x800bc
#define ELB_AP_CSR_APM1_CFG_AUTH_1_BYTE_ADDRESS 0x2002f0
/* Register: elb_ap_csr.apm1.cfg_arm_1                                     */
#define ELB_AP_CSR_APM1_CFG_ARM_1_ADDRESS 0x800bd
#define ELB_AP_CSR_APM1_CFG_ARM_1_BYTE_ADDRESS 0x2002f4
/* Addressmap: elb_ap_csr.apm2                                             */
#define ELB_AP_CSR_APM2_ADDRESS 0x800c0
#define ELB_AP_CSR_APM2_BYTE_ADDRESS 0x200300
/* Register: elb_ap_csr.apm2.sta_cpu2_pll                                  */
#define ELB_AP_CSR_APM2_STA_CPU2_PLL_ADDRESS 0x800c0
#define ELB_AP_CSR_APM2_STA_CPU2_PLL_BYTE_ADDRESS 0x200300
/* Wide Register: elb_ap_csr.apm2.cfg_cpu0_flash_C2                        */
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_ADDRESS 0x800c2
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_BYTE_ADDRESS 0x200308
/* Register: elb_ap_csr.apm2.cfg_cpu0_flash_C2.cfg_cpu0_flash_C2_0_2       */
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_ADDRESS 0x800c2
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_BYTE_ADDRESS 0x200308
/* Register: elb_ap_csr.apm2.cfg_cpu0_flash_C2.cfg_cpu0_flash_C2_1_2       */
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_ADDRESS 0x800c3
#define ELB_AP_CSR_APM2_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_BYTE_ADDRESS 0x20030c
/* Wide Register: elb_ap_csr.apm2.cfg_cpu0_C2                              */
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_ADDRESS 0x800c4
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_BYTE_ADDRESS 0x200310
/* Register: elb_ap_csr.apm2.cfg_cpu0_C2.cfg_cpu0_C2_0_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_CFG_CPU0_C2_0_2_ADDRESS 0x800c4
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_CFG_CPU0_C2_0_2_BYTE_ADDRESS 0x200310
/* Register: elb_ap_csr.apm2.cfg_cpu0_C2.cfg_cpu0_C2_1_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_CFG_CPU0_C2_1_2_ADDRESS 0x800c5
#define ELB_AP_CSR_APM2_CFG_CPU0_C2_CFG_CPU0_C2_1_2_BYTE_ADDRESS 0x200314
/* Wide Register: elb_ap_csr.apm2.cfg_cpu1_C2                              */
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_ADDRESS 0x800c6
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_BYTE_ADDRESS 0x200318
/* Register: elb_ap_csr.apm2.cfg_cpu1_C2.cfg_cpu1_C2_0_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_CFG_CPU1_C2_0_2_ADDRESS 0x800c6
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_CFG_CPU1_C2_0_2_BYTE_ADDRESS 0x200318
/* Register: elb_ap_csr.apm2.cfg_cpu1_C2.cfg_cpu1_C2_1_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_CFG_CPU1_C2_1_2_ADDRESS 0x800c7
#define ELB_AP_CSR_APM2_CFG_CPU1_C2_CFG_CPU1_C2_1_2_BYTE_ADDRESS 0x20031c
/* Wide Register: elb_ap_csr.apm2.cfg_cpu2_C2                              */
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_ADDRESS 0x800c8
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_BYTE_ADDRESS 0x200320
/* Register: elb_ap_csr.apm2.cfg_cpu2_C2.cfg_cpu2_C2_0_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_CFG_CPU2_C2_0_2_ADDRESS 0x800c8
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_CFG_CPU2_C2_0_2_BYTE_ADDRESS 0x200320
/* Register: elb_ap_csr.apm2.cfg_cpu2_C2.cfg_cpu2_C2_1_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_CFG_CPU2_C2_1_2_ADDRESS 0x800c9
#define ELB_AP_CSR_APM2_CFG_CPU2_C2_CFG_CPU2_C2_1_2_BYTE_ADDRESS 0x200324
/* Wide Register: elb_ap_csr.apm2.cfg_cpu3_C2                              */
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_ADDRESS 0x800ca
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_BYTE_ADDRESS 0x200328
/* Register: elb_ap_csr.apm2.cfg_cpu3_C2.cfg_cpu3_C2_0_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_CFG_CPU3_C2_0_2_ADDRESS 0x800ca
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_CFG_CPU3_C2_0_2_BYTE_ADDRESS 0x200328
/* Register: elb_ap_csr.apm2.cfg_cpu3_C2.cfg_cpu3_C2_1_2                   */
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_CFG_CPU3_C2_1_2_ADDRESS 0x800cb
#define ELB_AP_CSR_APM2_CFG_CPU3_C2_CFG_CPU3_C2_1_2_BYTE_ADDRESS 0x20032c
/* Wide Register: elb_ap_csr.apm2.cfg_static_2                             */
#define ELB_AP_CSR_APM2_CFG_STATIC_2_ADDRESS 0x800cc
#define ELB_AP_CSR_APM2_CFG_STATIC_2_BYTE_ADDRESS 0x200330
/* Register: elb_ap_csr.apm2.cfg_static_2.cfg_static_2_0_3                 */
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_0_3_ADDRESS 0x800cc
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_0_3_BYTE_ADDRESS 0x200330
/* Register: elb_ap_csr.apm2.cfg_static_2.cfg_static_2_1_3                 */
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_1_3_ADDRESS 0x800cd
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_1_3_BYTE_ADDRESS 0x200334
/* Register: elb_ap_csr.apm2.cfg_static_2.cfg_static_2_2_3                 */
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_2_3_ADDRESS 0x800ce
#define ELB_AP_CSR_APM2_CFG_STATIC_2_CFG_STATIC_2_2_3_BYTE_ADDRESS 0x200338
/* Register: elb_ap_csr.apm2.cfg_cpu_2                                     */
#define ELB_AP_CSR_APM2_CFG_CPU_2_ADDRESS 0x800d0
#define ELB_AP_CSR_APM2_CFG_CPU_2_BYTE_ADDRESS 0x200340
/* Register: elb_ap_csr.apm2.cfg_irq_2                                     */
#define ELB_AP_CSR_APM2_CFG_IRQ_2_ADDRESS 0x800d1
#define ELB_AP_CSR_APM2_CFG_IRQ_2_BYTE_ADDRESS 0x200344
/* Wide Register: elb_ap_csr.apm2.sta_AT_2                                 */
#define ELB_AP_CSR_APM2_STA_AT_2_ADDRESS 0x800d8
#define ELB_AP_CSR_APM2_STA_AT_2_BYTE_ADDRESS 0x200360
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_0_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_0_6_ADDRESS 0x800d8
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_0_6_BYTE_ADDRESS 0x200360
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_1_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_1_6_ADDRESS 0x800d9
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_1_6_BYTE_ADDRESS 0x200364
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_2_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_2_6_ADDRESS 0x800da
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_2_6_BYTE_ADDRESS 0x200368
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_3_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_3_6_ADDRESS 0x800db
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_3_6_BYTE_ADDRESS 0x20036c
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_4_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_4_6_ADDRESS 0x800dc
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_4_6_BYTE_ADDRESS 0x200370
/* Register: elb_ap_csr.apm2.sta_AT_2.sta_AT_2_5_6                         */
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_5_6_ADDRESS 0x800dd
#define ELB_AP_CSR_APM2_STA_AT_2_STA_AT_2_5_6_BYTE_ADDRESS 0x200374
/* Register: elb_ap_csr.apm2.sta_timer_2                                   */
#define ELB_AP_CSR_APM2_STA_TIMER_2_ADDRESS 0x800e0
#define ELB_AP_CSR_APM2_STA_TIMER_2_BYTE_ADDRESS 0x200380
/* Wide Register: elb_ap_csr.apm2.sta_pmu_2                                */
#define ELB_AP_CSR_APM2_STA_PMU_2_ADDRESS 0x800e4
#define ELB_AP_CSR_APM2_STA_PMU_2_BYTE_ADDRESS 0x200390
/* Register: elb_ap_csr.apm2.sta_pmu_2.sta_pmu_2_0_4                       */
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_0_4_ADDRESS 0x800e4
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_0_4_BYTE_ADDRESS 0x200390
/* Register: elb_ap_csr.apm2.sta_pmu_2.sta_pmu_2_1_4                       */
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_1_4_ADDRESS 0x800e5
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_1_4_BYTE_ADDRESS 0x200394
/* Register: elb_ap_csr.apm2.sta_pmu_2.sta_pmu_2_2_4                       */
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_2_4_ADDRESS 0x800e6
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_2_4_BYTE_ADDRESS 0x200398
/* Register: elb_ap_csr.apm2.sta_pmu_2.sta_pmu_2_3_4                       */
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_3_4_ADDRESS 0x800e7
#define ELB_AP_CSR_APM2_STA_PMU_2_STA_PMU_2_3_4_BYTE_ADDRESS 0x20039c
/* Register: elb_ap_csr.apm2.cfg_pmu_2                                     */
#define ELB_AP_CSR_APM2_CFG_PMU_2_ADDRESS 0x800e8
#define ELB_AP_CSR_APM2_CFG_PMU_2_BYTE_ADDRESS 0x2003a0
/* Register: elb_ap_csr.apm2.cfg_CTI_2                                     */
#define ELB_AP_CSR_APM2_CFG_CTI_2_ADDRESS 0x800e9
#define ELB_AP_CSR_APM2_CFG_CTI_2_BYTE_ADDRESS 0x2003a4
/* Register: elb_ap_csr.apm2.sta_CTI_2                                     */
#define ELB_AP_CSR_APM2_STA_CTI_2_ADDRESS 0x800ea
#define ELB_AP_CSR_APM2_STA_CTI_2_BYTE_ADDRESS 0x2003a8
/* Register: elb_ap_csr.apm2.sta_misc_dbg_2                                */
#define ELB_AP_CSR_APM2_STA_MISC_DBG_2_ADDRESS 0x800eb
#define ELB_AP_CSR_APM2_STA_MISC_DBG_2_BYTE_ADDRESS 0x2003ac
/* Register: elb_ap_csr.apm2.sta_IRQ_2                                     */
#define ELB_AP_CSR_APM2_STA_IRQ_2_ADDRESS 0x800ec
#define ELB_AP_CSR_APM2_STA_IRQ_2_BYTE_ADDRESS 0x2003b0
/* Wide Register: elb_ap_csr.apm2.sta_misc_2                               */
#define ELB_AP_CSR_APM2_STA_MISC_2_ADDRESS 0x800ee
#define ELB_AP_CSR_APM2_STA_MISC_2_BYTE_ADDRESS 0x2003b8
/* Register: elb_ap_csr.apm2.sta_misc_2.sta_misc_2_0_2                     */
#define ELB_AP_CSR_APM2_STA_MISC_2_STA_MISC_2_0_2_ADDRESS 0x800ee
#define ELB_AP_CSR_APM2_STA_MISC_2_STA_MISC_2_0_2_BYTE_ADDRESS 0x2003b8
/* Register: elb_ap_csr.apm2.sta_misc_2.sta_misc_2_1_2                     */
#define ELB_AP_CSR_APM2_STA_MISC_2_STA_MISC_2_1_2_ADDRESS 0x800ef
#define ELB_AP_CSR_APM2_STA_MISC_2_STA_MISC_2_1_2_BYTE_ADDRESS 0x2003bc
/* Register: elb_ap_csr.apm2.cfg_VSIG_2                                    */
#define ELB_AP_CSR_APM2_CFG_VSIG_2_ADDRESS 0x800f0
#define ELB_AP_CSR_APM2_CFG_VSIG_2_BYTE_ADDRESS 0x2003c0
/* Register: elb_ap_csr.apm2.sta_VSIG_2                                    */
#define ELB_AP_CSR_APM2_STA_VSIG_2_ADDRESS 0x800f1
#define ELB_AP_CSR_APM2_STA_VSIG_2_BYTE_ADDRESS 0x2003c4
/* Wide Register: elb_ap_csr.apm2.cfg_misc_dbg_2                           */
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_ADDRESS 0x800f2
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_BYTE_ADDRESS 0x2003c8
/* Register: elb_ap_csr.apm2.cfg_misc_dbg_2.cfg_misc_dbg_2_0_2             */
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_ADDRESS 0x800f2
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_BYTE_ADDRESS 0x2003c8
/* Register: elb_ap_csr.apm2.cfg_misc_dbg_2.cfg_misc_dbg_2_1_2             */
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_ADDRESS 0x800f3
#define ELB_AP_CSR_APM2_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_BYTE_ADDRESS 0x2003cc
/* Register: elb_ap_csr.apm2.sta_dstream_2                                 */
#define ELB_AP_CSR_APM2_STA_DSTREAM_2_ADDRESS 0x800f4
#define ELB_AP_CSR_APM2_STA_DSTREAM_2_BYTE_ADDRESS 0x2003d0
/* Register: elb_ap_csr.apm2.sta_nts_2                                     */
#define ELB_AP_CSR_APM2_STA_NTS_2_ADDRESS 0x800f5
#define ELB_AP_CSR_APM2_STA_NTS_2_BYTE_ADDRESS 0x2003d4
/* Register: elb_ap_csr.apm2.cfg_nts_2                                     */
#define ELB_AP_CSR_APM2_CFG_NTS_2_ADDRESS 0x800f6
#define ELB_AP_CSR_APM2_CFG_NTS_2_BYTE_ADDRESS 0x2003d8
/* Register: elb_ap_csr.apm2.cfg_ACP_2                                     */
#define ELB_AP_CSR_APM2_CFG_ACP_2_ADDRESS 0x800f7
#define ELB_AP_CSR_APM2_CFG_ACP_2_BYTE_ADDRESS 0x2003dc
/* Register: elb_ap_csr.apm2.cfg_EV_2                                      */
#define ELB_AP_CSR_APM2_CFG_EV_2_ADDRESS 0x800f8
#define ELB_AP_CSR_APM2_CFG_EV_2_BYTE_ADDRESS 0x2003e0
/* Register: elb_ap_csr.apm2.sta_EV_2                                      */
#define ELB_AP_CSR_APM2_STA_EV_2_ADDRESS 0x800f9
#define ELB_AP_CSR_APM2_STA_EV_2_BYTE_ADDRESS 0x2003e4
/* Register: elb_ap_csr.apm2.cfg_L2_2                                      */
#define ELB_AP_CSR_APM2_CFG_L2_2_ADDRESS 0x800fa
#define ELB_AP_CSR_APM2_CFG_L2_2_BYTE_ADDRESS 0x2003e8
/* Register: elb_ap_csr.apm2.sta_L2_2                                      */
#define ELB_AP_CSR_APM2_STA_L2_2_ADDRESS 0x800fb
#define ELB_AP_CSR_APM2_STA_L2_2_BYTE_ADDRESS 0x2003ec
/* Register: elb_ap_csr.apm2.cfg_AUTH_2                                    */
#define ELB_AP_CSR_APM2_CFG_AUTH_2_ADDRESS 0x800fc
#define ELB_AP_CSR_APM2_CFG_AUTH_2_BYTE_ADDRESS 0x2003f0
/* Register: elb_ap_csr.apm2.cfg_arm_2                                     */
#define ELB_AP_CSR_APM2_CFG_ARM_2_ADDRESS 0x800fd
#define ELB_AP_CSR_APM2_CFG_ARM_2_BYTE_ADDRESS 0x2003f4
/* Addressmap: elb_ap_csr.apm3                                             */
#define ELB_AP_CSR_APM3_ADDRESS 0x80100
#define ELB_AP_CSR_APM3_BYTE_ADDRESS 0x200400
/* Register: elb_ap_csr.apm3.sta_cpu3_pll                                  */
#define ELB_AP_CSR_APM3_STA_CPU3_PLL_ADDRESS 0x80100
#define ELB_AP_CSR_APM3_STA_CPU3_PLL_BYTE_ADDRESS 0x200400
/* Wide Register: elb_ap_csr.apm3.cfg_cpu0_flash_C3                        */
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_ADDRESS 0x80102
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_BYTE_ADDRESS 0x200408
/* Register: elb_ap_csr.apm3.cfg_cpu0_flash_C3.cfg_cpu0_flash_C3_0_2       */
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_ADDRESS 0x80102
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_BYTE_ADDRESS 0x200408
/* Register: elb_ap_csr.apm3.cfg_cpu0_flash_C3.cfg_cpu0_flash_C3_1_2       */
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_ADDRESS 0x80103
#define ELB_AP_CSR_APM3_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_BYTE_ADDRESS 0x20040c
/* Wide Register: elb_ap_csr.apm3.cfg_cpu0_C3                              */
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_ADDRESS 0x80104
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_BYTE_ADDRESS 0x200410
/* Register: elb_ap_csr.apm3.cfg_cpu0_C3.cfg_cpu0_C3_0_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_CFG_CPU0_C3_0_2_ADDRESS 0x80104
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_CFG_CPU0_C3_0_2_BYTE_ADDRESS 0x200410
/* Register: elb_ap_csr.apm3.cfg_cpu0_C3.cfg_cpu0_C3_1_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_CFG_CPU0_C3_1_2_ADDRESS 0x80105
#define ELB_AP_CSR_APM3_CFG_CPU0_C3_CFG_CPU0_C3_1_2_BYTE_ADDRESS 0x200414
/* Wide Register: elb_ap_csr.apm3.cfg_cpu1_C3                              */
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_ADDRESS 0x80106
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_BYTE_ADDRESS 0x200418
/* Register: elb_ap_csr.apm3.cfg_cpu1_C3.cfg_cpu1_C3_0_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_CFG_CPU1_C3_0_2_ADDRESS 0x80106
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_CFG_CPU1_C3_0_2_BYTE_ADDRESS 0x200418
/* Register: elb_ap_csr.apm3.cfg_cpu1_C3.cfg_cpu1_C3_1_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_CFG_CPU1_C3_1_2_ADDRESS 0x80107
#define ELB_AP_CSR_APM3_CFG_CPU1_C3_CFG_CPU1_C3_1_2_BYTE_ADDRESS 0x20041c
/* Wide Register: elb_ap_csr.apm3.cfg_cpu2_C3                              */
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_ADDRESS 0x80108
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_BYTE_ADDRESS 0x200420
/* Register: elb_ap_csr.apm3.cfg_cpu2_C3.cfg_cpu2_C3_0_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_CFG_CPU2_C3_0_2_ADDRESS 0x80108
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_CFG_CPU2_C3_0_2_BYTE_ADDRESS 0x200420
/* Register: elb_ap_csr.apm3.cfg_cpu2_C3.cfg_cpu2_C3_1_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_CFG_CPU2_C3_1_2_ADDRESS 0x80109
#define ELB_AP_CSR_APM3_CFG_CPU2_C3_CFG_CPU2_C3_1_2_BYTE_ADDRESS 0x200424
/* Wide Register: elb_ap_csr.apm3.cfg_cpu3_C3                              */
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_ADDRESS 0x8010a
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_BYTE_ADDRESS 0x200428
/* Register: elb_ap_csr.apm3.cfg_cpu3_C3.cfg_cpu3_C3_0_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_CFG_CPU3_C3_0_2_ADDRESS 0x8010a
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_CFG_CPU3_C3_0_2_BYTE_ADDRESS 0x200428
/* Register: elb_ap_csr.apm3.cfg_cpu3_C3.cfg_cpu3_C3_1_2                   */
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_CFG_CPU3_C3_1_2_ADDRESS 0x8010b
#define ELB_AP_CSR_APM3_CFG_CPU3_C3_CFG_CPU3_C3_1_2_BYTE_ADDRESS 0x20042c
/* Wide Register: elb_ap_csr.apm3.cfg_static_3                             */
#define ELB_AP_CSR_APM3_CFG_STATIC_3_ADDRESS 0x8010c
#define ELB_AP_CSR_APM3_CFG_STATIC_3_BYTE_ADDRESS 0x200430
/* Register: elb_ap_csr.apm3.cfg_static_3.cfg_static_3_0_3                 */
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_0_3_ADDRESS 0x8010c
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_0_3_BYTE_ADDRESS 0x200430
/* Register: elb_ap_csr.apm3.cfg_static_3.cfg_static_3_1_3                 */
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_1_3_ADDRESS 0x8010d
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_1_3_BYTE_ADDRESS 0x200434
/* Register: elb_ap_csr.apm3.cfg_static_3.cfg_static_3_2_3                 */
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_2_3_ADDRESS 0x8010e
#define ELB_AP_CSR_APM3_CFG_STATIC_3_CFG_STATIC_3_2_3_BYTE_ADDRESS 0x200438
/* Register: elb_ap_csr.apm3.cfg_cpu_3                                     */
#define ELB_AP_CSR_APM3_CFG_CPU_3_ADDRESS 0x80110
#define ELB_AP_CSR_APM3_CFG_CPU_3_BYTE_ADDRESS 0x200440
/* Register: elb_ap_csr.apm3.cfg_irq_3                                     */
#define ELB_AP_CSR_APM3_CFG_IRQ_3_ADDRESS 0x80111
#define ELB_AP_CSR_APM3_CFG_IRQ_3_BYTE_ADDRESS 0x200444
/* Wide Register: elb_ap_csr.apm3.sta_AT_3                                 */
#define ELB_AP_CSR_APM3_STA_AT_3_ADDRESS 0x80118
#define ELB_AP_CSR_APM3_STA_AT_3_BYTE_ADDRESS 0x200460
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_0_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_0_6_ADDRESS 0x80118
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_0_6_BYTE_ADDRESS 0x200460
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_1_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_1_6_ADDRESS 0x80119
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_1_6_BYTE_ADDRESS 0x200464
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_2_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_2_6_ADDRESS 0x8011a
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_2_6_BYTE_ADDRESS 0x200468
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_3_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_3_6_ADDRESS 0x8011b
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_3_6_BYTE_ADDRESS 0x20046c
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_4_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_4_6_ADDRESS 0x8011c
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_4_6_BYTE_ADDRESS 0x200470
/* Register: elb_ap_csr.apm3.sta_AT_3.sta_AT_3_5_6                         */
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_5_6_ADDRESS 0x8011d
#define ELB_AP_CSR_APM3_STA_AT_3_STA_AT_3_5_6_BYTE_ADDRESS 0x200474
/* Register: elb_ap_csr.apm3.sta_timer_3                                   */
#define ELB_AP_CSR_APM3_STA_TIMER_3_ADDRESS 0x80120
#define ELB_AP_CSR_APM3_STA_TIMER_3_BYTE_ADDRESS 0x200480
/* Wide Register: elb_ap_csr.apm3.sta_pmu_3                                */
#define ELB_AP_CSR_APM3_STA_PMU_3_ADDRESS 0x80124
#define ELB_AP_CSR_APM3_STA_PMU_3_BYTE_ADDRESS 0x200490
/* Register: elb_ap_csr.apm3.sta_pmu_3.sta_pmu_3_0_4                       */
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_0_4_ADDRESS 0x80124
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_0_4_BYTE_ADDRESS 0x200490
/* Register: elb_ap_csr.apm3.sta_pmu_3.sta_pmu_3_1_4                       */
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_1_4_ADDRESS 0x80125
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_1_4_BYTE_ADDRESS 0x200494
/* Register: elb_ap_csr.apm3.sta_pmu_3.sta_pmu_3_2_4                       */
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_2_4_ADDRESS 0x80126
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_2_4_BYTE_ADDRESS 0x200498
/* Register: elb_ap_csr.apm3.sta_pmu_3.sta_pmu_3_3_4                       */
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_3_4_ADDRESS 0x80127
#define ELB_AP_CSR_APM3_STA_PMU_3_STA_PMU_3_3_4_BYTE_ADDRESS 0x20049c
/* Register: elb_ap_csr.apm3.cfg_pmu_3                                     */
#define ELB_AP_CSR_APM3_CFG_PMU_3_ADDRESS 0x80128
#define ELB_AP_CSR_APM3_CFG_PMU_3_BYTE_ADDRESS 0x2004a0
/* Register: elb_ap_csr.apm3.cfg_CTI_3                                     */
#define ELB_AP_CSR_APM3_CFG_CTI_3_ADDRESS 0x80129
#define ELB_AP_CSR_APM3_CFG_CTI_3_BYTE_ADDRESS 0x2004a4
/* Register: elb_ap_csr.apm3.sta_CTI_3                                     */
#define ELB_AP_CSR_APM3_STA_CTI_3_ADDRESS 0x8012a
#define ELB_AP_CSR_APM3_STA_CTI_3_BYTE_ADDRESS 0x2004a8
/* Register: elb_ap_csr.apm3.sta_misc_dbg_3                                */
#define ELB_AP_CSR_APM3_STA_MISC_DBG_3_ADDRESS 0x8012b
#define ELB_AP_CSR_APM3_STA_MISC_DBG_3_BYTE_ADDRESS 0x2004ac
/* Register: elb_ap_csr.apm3.sta_IRQ_3                                     */
#define ELB_AP_CSR_APM3_STA_IRQ_3_ADDRESS 0x8012c
#define ELB_AP_CSR_APM3_STA_IRQ_3_BYTE_ADDRESS 0x2004b0
/* Wide Register: elb_ap_csr.apm3.sta_misc_3                               */
#define ELB_AP_CSR_APM3_STA_MISC_3_ADDRESS 0x8012e
#define ELB_AP_CSR_APM3_STA_MISC_3_BYTE_ADDRESS 0x2004b8
/* Register: elb_ap_csr.apm3.sta_misc_3.sta_misc_3_0_2                     */
#define ELB_AP_CSR_APM3_STA_MISC_3_STA_MISC_3_0_2_ADDRESS 0x8012e
#define ELB_AP_CSR_APM3_STA_MISC_3_STA_MISC_3_0_2_BYTE_ADDRESS 0x2004b8
/* Register: elb_ap_csr.apm3.sta_misc_3.sta_misc_3_1_2                     */
#define ELB_AP_CSR_APM3_STA_MISC_3_STA_MISC_3_1_2_ADDRESS 0x8012f
#define ELB_AP_CSR_APM3_STA_MISC_3_STA_MISC_3_1_2_BYTE_ADDRESS 0x2004bc
/* Register: elb_ap_csr.apm3.cfg_VSIG_3                                    */
#define ELB_AP_CSR_APM3_CFG_VSIG_3_ADDRESS 0x80130
#define ELB_AP_CSR_APM3_CFG_VSIG_3_BYTE_ADDRESS 0x2004c0
/* Register: elb_ap_csr.apm3.sta_VSIG_3                                    */
#define ELB_AP_CSR_APM3_STA_VSIG_3_ADDRESS 0x80131
#define ELB_AP_CSR_APM3_STA_VSIG_3_BYTE_ADDRESS 0x2004c4
/* Wide Register: elb_ap_csr.apm3.cfg_misc_dbg_3                           */
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_ADDRESS 0x80132
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_BYTE_ADDRESS 0x2004c8
/* Register: elb_ap_csr.apm3.cfg_misc_dbg_3.cfg_misc_dbg_3_0_2             */
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_ADDRESS 0x80132
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_BYTE_ADDRESS 0x2004c8
/* Register: elb_ap_csr.apm3.cfg_misc_dbg_3.cfg_misc_dbg_3_1_2             */
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_ADDRESS 0x80133
#define ELB_AP_CSR_APM3_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_BYTE_ADDRESS 0x2004cc
/* Register: elb_ap_csr.apm3.sta_dstream_3                                 */
#define ELB_AP_CSR_APM3_STA_DSTREAM_3_ADDRESS 0x80134
#define ELB_AP_CSR_APM3_STA_DSTREAM_3_BYTE_ADDRESS 0x2004d0
/* Register: elb_ap_csr.apm3.sta_nts_3                                     */
#define ELB_AP_CSR_APM3_STA_NTS_3_ADDRESS 0x80135
#define ELB_AP_CSR_APM3_STA_NTS_3_BYTE_ADDRESS 0x2004d4
/* Register: elb_ap_csr.apm3.cfg_nts_3                                     */
#define ELB_AP_CSR_APM3_CFG_NTS_3_ADDRESS 0x80136
#define ELB_AP_CSR_APM3_CFG_NTS_3_BYTE_ADDRESS 0x2004d8
/* Register: elb_ap_csr.apm3.cfg_ACP_3                                     */
#define ELB_AP_CSR_APM3_CFG_ACP_3_ADDRESS 0x80137
#define ELB_AP_CSR_APM3_CFG_ACP_3_BYTE_ADDRESS 0x2004dc
/* Register: elb_ap_csr.apm3.cfg_EV_3                                      */
#define ELB_AP_CSR_APM3_CFG_EV_3_ADDRESS 0x80138
#define ELB_AP_CSR_APM3_CFG_EV_3_BYTE_ADDRESS 0x2004e0
/* Register: elb_ap_csr.apm3.sta_EV_3                                      */
#define ELB_AP_CSR_APM3_STA_EV_3_ADDRESS 0x80139
#define ELB_AP_CSR_APM3_STA_EV_3_BYTE_ADDRESS 0x2004e4
/* Register: elb_ap_csr.apm3.cfg_L2_3                                      */
#define ELB_AP_CSR_APM3_CFG_L2_3_ADDRESS 0x8013a
#define ELB_AP_CSR_APM3_CFG_L2_3_BYTE_ADDRESS 0x2004e8
/* Register: elb_ap_csr.apm3.sta_L2_3                                      */
#define ELB_AP_CSR_APM3_STA_L2_3_ADDRESS 0x8013b
#define ELB_AP_CSR_APM3_STA_L2_3_BYTE_ADDRESS 0x2004ec
/* Register: elb_ap_csr.apm3.cfg_AUTH_3                                    */
#define ELB_AP_CSR_APM3_CFG_AUTH_3_ADDRESS 0x8013c
#define ELB_AP_CSR_APM3_CFG_AUTH_3_BYTE_ADDRESS 0x2004f0
/* Register: elb_ap_csr.apm3.cfg_arm_3                                     */
#define ELB_AP_CSR_APM3_CFG_ARM_3_ADDRESS 0x8013d
#define ELB_AP_CSR_APM3_CFG_ARM_3_BYTE_ADDRESS 0x2004f4
/* Register: elb_ap_csr.dummyctm                                           */
#define ELB_AP_CSR_DUMMYCTM_ADDRESS 0x80140
#define ELB_AP_CSR_DUMMYCTM_BYTE_ADDRESS 0x200500
/* Register: elb_ap_csr.atb                                                */
#define ELB_AP_CSR_ATB_ADDRESS 0x80141
#define ELB_AP_CSR_ATB_BYTE_ADDRESS 0x200504
/* Memory: elb_ap_csr.dhs_atb_0                                            */
#define ELB_AP_CSR_DHS_ATB_0_ADDRESS 0x90000
#define ELB_AP_CSR_DHS_ATB_0_BYTE_ADDRESS 0x240000
/* Register: elb_ap_csr.dhs_atb_0.entry                                    */
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_ADDRESS 0x90000
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_BYTE_ADDRESS 0x240000
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.dhs_atb_1                                            */
#define ELB_AP_CSR_DHS_ATB_1_ADDRESS 0xa0000
#define ELB_AP_CSR_DHS_ATB_1_BYTE_ADDRESS 0x280000
/* Register: elb_ap_csr.dhs_atb_1.entry                                    */
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_ADDRESS 0xa0000
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_BYTE_ADDRESS 0x280000
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.dhs_atb_2                                            */
#define ELB_AP_CSR_DHS_ATB_2_ADDRESS 0xb0000
#define ELB_AP_CSR_DHS_ATB_2_BYTE_ADDRESS 0x2c0000
/* Register: elb_ap_csr.dhs_atb_2.entry                                    */
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_ADDRESS 0xb0000
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_BYTE_ADDRESS 0x2c0000
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.dhs_atb_3                                            */
#define ELB_AP_CSR_DHS_ATB_3_ADDRESS 0xc0000
#define ELB_AP_CSR_DHS_ATB_3_BYTE_ADDRESS 0x300000
/* Register: elb_ap_csr.dhs_atb_3.entry                                    */
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_ADDRESS 0xc0000
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_BYTE_ADDRESS 0x300000
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.dhs_atb_a                                            */
#define ELB_AP_CSR_DHS_ATB_A_ADDRESS 0xd0000
#define ELB_AP_CSR_DHS_ATB_A_BYTE_ADDRESS 0x340000
/* Register: elb_ap_csr.dhs_atb_a.entry                                    */
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_ADDRESS 0xd0000
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_BYTE_ADDRESS 0x340000
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.dhs_atb_f                                            */
#define ELB_AP_CSR_DHS_ATB_F_ADDRESS 0xe0000
#define ELB_AP_CSR_DHS_ATB_F_BYTE_ADDRESS 0x380000
/* Register: elb_ap_csr.dhs_atb_f.entry                                    */
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_ADDRESS 0xe0000
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_BYTE_ADDRESS 0x380000
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_ARRAY_COUNT 0x10000
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_ARRAY_INDEX_MAX 0xffff
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_ap_csr.atb_ctl                                            */
#define ELB_AP_CSR_ATB_CTL_ADDRESS 0xf0000
#define ELB_AP_CSR_ATB_CTL_BYTE_ADDRESS 0x3c0000
/* Register: elb_ap_csr.atb_bridge_0                                       */
#define ELB_AP_CSR_ATB_BRIDGE_0_ADDRESS 0xf0001
#define ELB_AP_CSR_ATB_BRIDGE_0_BYTE_ADDRESS 0x3c0004
/* Register: elb_ap_csr.atb_bridge_1                                       */
#define ELB_AP_CSR_ATB_BRIDGE_1_ADDRESS 0xf0002
#define ELB_AP_CSR_ATB_BRIDGE_1_BYTE_ADDRESS 0x3c0008
/* Register: elb_ap_csr.atb_bridge_2                                       */
#define ELB_AP_CSR_ATB_BRIDGE_2_ADDRESS 0xf0003
#define ELB_AP_CSR_ATB_BRIDGE_2_BYTE_ADDRESS 0x3c000c
/* Register: elb_ap_csr.atb_bridge_3                                       */
#define ELB_AP_CSR_ATB_BRIDGE_3_ADDRESS 0xf0004
#define ELB_AP_CSR_ATB_BRIDGE_3_BYTE_ADDRESS 0x3c0010
/* Register: elb_ap_csr.cfg_socket                                         */
#define ELB_AP_CSR_CFG_SOCKET_ADDRESS 0xf0005
#define ELB_AP_CSR_CFG_SOCKET_BYTE_ADDRESS 0x3c0014
/* Memory: elb_ap_csr.filter_addr_lo                                       */
#define ELB_AP_CSR_FILTER_ADDR_LO_ADDRESS 0xf0020
#define ELB_AP_CSR_FILTER_ADDR_LO_BYTE_ADDRESS 0x3c0080
/* Register: elb_ap_csr.filter_addr_lo.data                                */
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_ADDRESS 0xf0020
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x3c0080
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_addr_hi                                       */
#define ELB_AP_CSR_FILTER_ADDR_HI_ADDRESS 0xf0040
#define ELB_AP_CSR_FILTER_ADDR_HI_BYTE_ADDRESS 0x3c0100
/* Register: elb_ap_csr.filter_addr_hi.data                                */
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_ADDRESS 0xf0040
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x3c0100
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_addr_host                                     */
#define ELB_AP_CSR_FILTER_ADDR_HOST_ADDRESS 0xf0060
#define ELB_AP_CSR_FILTER_ADDR_HOST_BYTE_ADDRESS 0x3c0180
/* Register: elb_ap_csr.filter_addr_host.data                              */
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_ADDRESS 0xf0060
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0x3c0180
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_addr_pic                                      */
#define ELB_AP_CSR_FILTER_ADDR_PIC_ADDRESS 0xf0080
#define ELB_AP_CSR_FILTER_ADDR_PIC_BYTE_ADDRESS 0x3c0200
/* Register: elb_ap_csr.filter_addr_pic.data                               */
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_ADDRESS 0xf0080
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0x3c0200
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_addr_lif                                      */
#define ELB_AP_CSR_FILTER_ADDR_LIF_ADDRESS 0xf00a0
#define ELB_AP_CSR_FILTER_ADDR_LIF_BYTE_ADDRESS 0x3c0280
/* Register: elb_ap_csr.filter_addr_lif.data                               */
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_ADDRESS 0xf00a0
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0x3c0280
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_src                                           */
#define ELB_AP_CSR_FILTER_SRC_ADDRESS 0xf00c0
#define ELB_AP_CSR_FILTER_SRC_BYTE_ADDRESS 0x3c0300
/* Register: elb_ap_csr.filter_src.data                                    */
#define ELB_AP_CSR_FILTER_SRC_DATA_ADDRESS 0xf00c0
#define ELB_AP_CSR_FILTER_SRC_DATA_BYTE_ADDRESS 0x3c0300
#define ELB_AP_CSR_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_AP_CSR_FILTER_SRC_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_axi_prot                                      */
#define ELB_AP_CSR_FILTER_AXI_PROT_ADDRESS 0xf00e0
#define ELB_AP_CSR_FILTER_AXI_PROT_BYTE_ADDRESS 0x3c0380
/* Register: elb_ap_csr.filter_axi_prot.data                               */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ADDRESS 0xf00e0
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0x3c0380
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_axi_cache                                     */
#define ELB_AP_CSR_FILTER_AXI_CACHE_ADDRESS 0xf0100
#define ELB_AP_CSR_FILTER_AXI_CACHE_BYTE_ADDRESS 0x3c0400
/* Register: elb_ap_csr.filter_axi_cache.data                              */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ADDRESS 0xf0100
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0x3c0400
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_acp                                           */
#define ELB_AP_CSR_FILTER_ACP_ADDRESS 0xf0120
#define ELB_AP_CSR_FILTER_ACP_BYTE_ADDRESS 0x3c0480
/* Register: elb_ap_csr.filter_acp.data                                    */
#define ELB_AP_CSR_FILTER_ACP_DATA_ADDRESS 0xf0120
#define ELB_AP_CSR_FILTER_ACP_DATA_BYTE_ADDRESS 0x3c0480
#define ELB_AP_CSR_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_AP_CSR_FILTER_ACP_DATA_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ap_csr.filter_addr_ctl                                      */
#define ELB_AP_CSR_FILTER_ADDR_CTL_ADDRESS 0xf0140
#define ELB_AP_CSR_FILTER_ADDR_CTL_BYTE_ADDRESS 0x3c0500
/* Register: elb_ap_csr.filter_addr_ctl.value                              */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ADDRESS 0xf0140
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0x3c0500
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_ap_csr.filter_freeze_ctl                                  */
#define ELB_AP_CSR_FILTER_FREEZE_CTL_ADDRESS 0xf0160
#define ELB_AP_CSR_FILTER_FREEZE_CTL_BYTE_ADDRESS 0x3c0580
/* Memory: elb_ap_csr.filter_hit_count                                     */
#define ELB_AP_CSR_FILTER_HIT_COUNT_ADDRESS 0xf0180
#define ELB_AP_CSR_FILTER_HIT_COUNT_BYTE_ADDRESS 0x3c0600
/* Register: elb_ap_csr.filter_hit_count.value                             */
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_ADDRESS 0xf0180
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0x3c0600
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x20
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_ap_csr.CNT_read_deny                                      */
#define ELB_AP_CSR_CNT_READ_DENY_ADDRESS 0xf01a0
#define ELB_AP_CSR_CNT_READ_DENY_BYTE_ADDRESS 0x3c0680
/* Register: elb_ap_csr.CNT_write_deny                                     */
#define ELB_AP_CSR_CNT_WRITE_DENY_ADDRESS 0xf01a1
#define ELB_AP_CSR_CNT_WRITE_DENY_BYTE_ADDRESS 0x3c0684
/* Register: elb_ap_csr.CFG_clear_filter                                   */
#define ELB_AP_CSR_CFG_CLEAR_FILTER_ADDRESS 0xf01a2
#define ELB_AP_CSR_CFG_CLEAR_FILTER_BYTE_ADDRESS 0x3c0688
/* Register: elb_ap_csr.STA_write_deny                                     */
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS 0xf01a3
#define ELB_AP_CSR_STA_WRITE_DENY_BYTE_ADDRESS 0x3c068c
/* Register: elb_ap_csr.STA_read_deny                                      */
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS 0xf01a4
#define ELB_AP_CSR_STA_READ_DENY_BYTE_ADDRESS 0x3c0690
/* Register: elb_ap_csr.STA_reads                                          */
#define ELB_AP_CSR_STA_READS_ADDRESS 0xf01a5
#define ELB_AP_CSR_STA_READS_BYTE_ADDRESS 0x3c0694
/* Register: elb_ap_csr.STA_writes                                         */
#define ELB_AP_CSR_STA_WRITES_ADDRESS 0xf01a6
#define ELB_AP_CSR_STA_WRITES_BYTE_ADDRESS 0x3c0698
/* Wide Register: elb_ap_csr.STA_freeze                                    */
#define ELB_AP_CSR_STA_FREEZE_ADDRESS 0xf01a8
#define ELB_AP_CSR_STA_FREEZE_BYTE_ADDRESS 0x3c06a0
/* Register: elb_ap_csr.STA_freeze.STA_freeze_0_3                          */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0xf01a8
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0x3c06a0
/* Register: elb_ap_csr.STA_freeze.STA_freeze_1_3                          */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0xf01a9
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0x3c06a4
/* Register: elb_ap_csr.STA_freeze.STA_freeze_2_3                          */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0xf01aa
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0x3c06a8
/* Wide Register: elb_ap_csr.STA_interrupt                                 */
#define ELB_AP_CSR_STA_INTERRUPT_ADDRESS 0xf01ac
#define ELB_AP_CSR_STA_INTERRUPT_BYTE_ADDRESS 0x3c06b0
/* Register: elb_ap_csr.STA_interrupt.STA_interrupt_0_3                    */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0xf01ac
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0x3c06b0
/* Register: elb_ap_csr.STA_interrupt.STA_interrupt_1_3                    */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0xf01ad
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0x3c06b4
/* Register: elb_ap_csr.STA_interrupt.STA_interrupt_2_3                    */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0xf01ae
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0x3c06b8
/* Wide Register: elb_ap_csr.filter_trace                                  */
#define ELB_AP_CSR_FILTER_TRACE_ADDRESS 0xf01b0
#define ELB_AP_CSR_FILTER_TRACE_BYTE_ADDRESS 0x3c06c0
/* Register: elb_ap_csr.filter_trace.filter_trace_0_3                      */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0xf01b0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0x3c06c0
/* Register: elb_ap_csr.filter_trace.filter_trace_1_3                      */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0xf01b1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0x3c06c4
/* Register: elb_ap_csr.filter_trace.filter_trace_2_3                      */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0xf01b2
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0x3c06c8
/* Register: elb_ap_csr.filter_timeout                                     */
#define ELB_AP_CSR_FILTER_TIMEOUT_ADDRESS 0xf01b4
#define ELB_AP_CSR_FILTER_TIMEOUT_BYTE_ADDRESS 0x3c06d0
/* Group: elb_ap_csr.int_filter                                            */
#define ELB_AP_CSR_INT_FILTER_ADDRESS 0xf01b8
#define ELB_AP_CSR_INT_FILTER_BYTE_ADDRESS 0x3c06e0
/* Register: elb_ap_csr.int_filter.intreg                                  */
#define ELB_AP_CSR_INT_FILTER_INTREG_ADDRESS 0xf01b8
#define ELB_AP_CSR_INT_FILTER_INTREG_BYTE_ADDRESS 0x3c06e0
/* Register: elb_ap_csr.int_filter.int_test_set                            */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_ADDRESS 0xf01b9
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0x3c06e4
/* Register: elb_ap_csr.int_filter.int_enable_set                          */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_ADDRESS 0xf01ba
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0x3c06e8
/* Register: elb_ap_csr.int_filter.int_enable_clear                        */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0xf01bb
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x3c06ec
/* Register: elb_ap_csr.csr_intr                                           */
#define ELB_AP_CSR_CSR_INTR_ADDRESS 0xf01bc
#define ELB_AP_CSR_CSR_INTR_BYTE_ADDRESS 0x3c06f0
/* Group: elb_ap_csr.int_groups                                            */
#define ELB_AP_CSR_INT_GROUPS_ADDRESS 0xf01c0
#define ELB_AP_CSR_INT_GROUPS_BYTE_ADDRESS 0x3c0700
/* Register: elb_ap_csr.int_groups.intreg                                  */
#define ELB_AP_CSR_INT_GROUPS_INTREG_ADDRESS 0xf01c0
#define ELB_AP_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x3c0700
/* Register: elb_ap_csr.int_groups.int_enable_rw_reg                       */
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0xf01c1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x3c0704
/* Register: elb_ap_csr.int_groups.int_rw_reg                              */
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0xf01c2
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x3c0708
/* Group: elb_ap_csr.int_ap                                                */
#define ELB_AP_CSR_INT_AP_ADDRESS 0xf01c4
#define ELB_AP_CSR_INT_AP_BYTE_ADDRESS 0x3c0710
/* Register: elb_ap_csr.int_ap.intreg                                      */
#define ELB_AP_CSR_INT_AP_INTREG_ADDRESS 0xf01c4
#define ELB_AP_CSR_INT_AP_INTREG_BYTE_ADDRESS 0x3c0710
/* Register: elb_ap_csr.int_ap.int_test_set                                */
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ADDRESS 0xf01c5
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_BYTE_ADDRESS 0x3c0714
/* Register: elb_ap_csr.int_ap.int_enable_set                              */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ADDRESS 0xf01c6
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_BYTE_ADDRESS 0x3c0718
/* Register: elb_ap_csr.int_ap.int_enable_clear                            */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ADDRESS 0xf01c7
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x3c071c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_ap_csr                                             */
/* Addressmap template: elb_ap_csr                                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 7 */
#define ELB_AP_CSR_SIZE 0x100000
#define ELB_AP_CSR_BYTE_SIZE 0x400000
/* Register member: elb_ap_csr.base                                        */
/* Register type referenced: elb_ap_csr::base                              */
/* Register template referenced: elb_ap_csr::base                          */
#define ELB_AP_CSR_BASE_OFFSET 0x0
#define ELB_AP_CSR_BASE_BYTE_OFFSET 0x0
#define ELB_AP_CSR_BASE_READ_ACCESS 1
#define ELB_AP_CSR_BASE_WRITE_ACCESS 1
#define ELB_AP_CSR_BASE_RESET_VALUE 0x00000001
#define ELB_AP_CSR_BASE_RESET_MASK 0xffffffff
#define ELB_AP_CSR_BASE_READ_MASK 0xffffffff
#define ELB_AP_CSR_BASE_WRITE_MASK 0xffffffff
/* Addressmap member: elb_ap_csr.apb                                       */
/* Addressmap type referenced: elb_apb_csr                                 */
/* Addressmap template referenced: elb_apb_csr                             */
#define ELB_AP_CSR_APB_OFFSET 0x40000
#define ELB_AP_CSR_APB_BYTE_OFFSET 0x100000
#define ELB_AP_CSR_APB_READ_ACCESS 1
#define ELB_AP_CSR_APB_WRITE_ACCESS 1
/* Wide Register member: elb_ap_csr.dummy                                  */
/* Wide Register type referenced: elb_ap_csr::dummy                        */
/* Wide Register template referenced: elb_ap_csr::dummy                    */
#define ELB_AP_CSR_DUMMY_OFFSET 0x80000
#define ELB_AP_CSR_DUMMY_BYTE_OFFSET 0x200000
#define ELB_AP_CSR_DUMMY_READ_ACCESS 1
#define ELB_AP_CSR_DUMMY_WRITE_ACCESS 0
/* Register member: elb_ap_csr::dummy.dummy_0_2                            */
/* Register type referenced: elb_ap_csr::dummy::dummy_0_2                  */
/* Register template referenced: elb_ap_csr::dummy::dummy_0_2              */
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_OFFSET 0x80000
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_BYTE_OFFSET 0x200000
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_READ_ACCESS 1
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_WRITE_ACCESS 0
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_READ_MASK 0xffffffff
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::dummy.dummy_1_2                            */
/* Register type referenced: elb_ap_csr::dummy::dummy_1_2                  */
/* Register template referenced: elb_ap_csr::dummy::dummy_1_2              */
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_OFFSET 0x80001
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_BYTE_OFFSET 0x200004
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_READ_ACCESS 1
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_WRITE_ACCESS 0
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_READ_MASK 0xffffffff
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.cfg_apar                                    */
/* Register type referenced: elb_ap_csr::cfg_apar                          */
/* Register template referenced: elb_ap_csr::cfg_apar                      */
#define ELB_AP_CSR_CFG_APAR_OFFSET 0x80002
#define ELB_AP_CSR_CFG_APAR_BYTE_OFFSET 0x200008
#define ELB_AP_CSR_CFG_APAR_READ_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CFG_APAR_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_APAR_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_APAR_WRITE_MASK 0x000007ff
/* Register member: elb_ap_csr.ap_cfg                                      */
/* Register type referenced: elb_ap_csr::ap_cfg                            */
/* Register template referenced: elb_ap_csr::ap_cfg                        */
#define ELB_AP_CSR_AP_CFG_OFFSET 0x80003
#define ELB_AP_CSR_AP_CFG_BYTE_OFFSET 0x20000c
#define ELB_AP_CSR_AP_CFG_READ_ACCESS 1
#define ELB_AP_CSR_AP_CFG_WRITE_ACCESS 1
#define ELB_AP_CSR_AP_CFG_RESET_VALUE 0x00000000
#define ELB_AP_CSR_AP_CFG_RESET_MASK 0xffffffff
#define ELB_AP_CSR_AP_CFG_READ_MASK 0xffffffff
#define ELB_AP_CSR_AP_CFG_WRITE_MASK 0x00000007
/* Wide Register member: elb_ap_csr.cfg_gic_mbist                          */
/* Wide Register type referenced: elb_ap_csr::cfg_gic_mbist                */
/* Wide Register template referenced: elb_ap_csr::cfg_gic_mbist            */
#define ELB_AP_CSR_CFG_GIC_MBIST_OFFSET 0x80004
#define ELB_AP_CSR_CFG_GIC_MBIST_BYTE_OFFSET 0x200010
#define ELB_AP_CSR_CFG_GIC_MBIST_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_WRITE_ACCESS 1
/* Register member: elb_ap_csr::cfg_gic_mbist.cfg_gic_mbist_0_3            */
/* Register type referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3  */
/* Register template referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_OFFSET 0x80004
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_BYTE_OFFSET 0x200010
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_RESET_VALUE 0x00020000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_ap_csr::cfg_gic_mbist.cfg_gic_mbist_1_3            */
/* Register type referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_1_3  */
/* Register template referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_1_3 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_OFFSET 0x80005
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_BYTE_OFFSET 0x200014
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_ap_csr::cfg_gic_mbist.cfg_gic_mbist_2_3            */
/* Register type referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_2_3  */
/* Register template referenced: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_2_3 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_OFFSET 0x80006
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_BYTE_OFFSET 0x200018
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_WRITE_MASK 0x0007ffff
/* Register member: elb_ap_csr.cfg_gic                                     */
/* Register type referenced: elb_ap_csr::cfg_gic                           */
/* Register template referenced: elb_ap_csr::cfg_gic                       */
#define ELB_AP_CSR_CFG_GIC_OFFSET 0x80008
#define ELB_AP_CSR_CFG_GIC_BYTE_OFFSET 0x200020
#define ELB_AP_CSR_CFG_GIC_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_RESET_VALUE 0x0000003f
#define ELB_AP_CSR_CFG_GIC_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_WRITE_MASK 0x007fffff
/* Wide Register member: elb_ap_csr.sta_gic_mbist                          */
/* Wide Register type referenced: elb_ap_csr::sta_gic_mbist                */
/* Wide Register template referenced: elb_ap_csr::sta_gic_mbist            */
#define ELB_AP_CSR_STA_GIC_MBIST_OFFSET 0x8000c
#define ELB_AP_CSR_STA_GIC_MBIST_BYTE_OFFSET 0x200030
#define ELB_AP_CSR_STA_GIC_MBIST_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_WRITE_ACCESS 0
/* Register member: elb_ap_csr::sta_gic_mbist.sta_gic_mbist_0_3            */
/* Register type referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3  */
/* Register template referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_OFFSET 0x8000c
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_BYTE_OFFSET 0x200030
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::sta_gic_mbist.sta_gic_mbist_1_3            */
/* Register type referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_1_3  */
/* Register template referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_1_3 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_OFFSET 0x8000d
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_BYTE_OFFSET 0x200034
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::sta_gic_mbist.sta_gic_mbist_2_3            */
/* Register type referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_2_3  */
/* Register template referenced: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_2_3 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_OFFSET 0x8000e
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_BYTE_OFFSET 0x200038
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_RESET_MASK 0xfffffffe
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.sta_apms                                    */
/* Register type referenced: elb_ap_csr::sta_apms                          */
/* Register template referenced: elb_ap_csr::sta_apms                      */
#define ELB_AP_CSR_STA_APMS_OFFSET 0x80010
#define ELB_AP_CSR_STA_APMS_BYTE_OFFSET 0x200040
#define ELB_AP_CSR_STA_APMS_READ_ACCESS 1
#define ELB_AP_CSR_STA_APMS_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_APMS_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_APMS_RESET_MASK 0xfffffffc
#define ELB_AP_CSR_STA_APMS_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_APMS_WRITE_MASK 0x00000000
/* Addressmap member: elb_ap_csr.apm0                                      */
/* Addressmap type referenced: elb_apm0_csr                                */
/* Addressmap template referenced: elb_apm0_csr                            */
#define ELB_AP_CSR_APM0_OFFSET 0x80040
#define ELB_AP_CSR_APM0_BYTE_OFFSET 0x200100
#define ELB_AP_CSR_APM0_READ_ACCESS 1
#define ELB_AP_CSR_APM0_WRITE_ACCESS 1
/* Addressmap member: elb_ap_csr.apm1                                      */
/* Addressmap type referenced: elb_apm1_csr                                */
/* Addressmap template referenced: elb_apm1_csr                            */
#define ELB_AP_CSR_APM1_OFFSET 0x80080
#define ELB_AP_CSR_APM1_BYTE_OFFSET 0x200200
#define ELB_AP_CSR_APM1_READ_ACCESS 1
#define ELB_AP_CSR_APM1_WRITE_ACCESS 1
/* Addressmap member: elb_ap_csr.apm2                                      */
/* Addressmap type referenced: elb_apm2_csr                                */
/* Addressmap template referenced: elb_apm2_csr                            */
#define ELB_AP_CSR_APM2_OFFSET 0x800c0
#define ELB_AP_CSR_APM2_BYTE_OFFSET 0x200300
#define ELB_AP_CSR_APM2_READ_ACCESS 1
#define ELB_AP_CSR_APM2_WRITE_ACCESS 1
/* Addressmap member: elb_ap_csr.apm3                                      */
/* Addressmap type referenced: elb_apm3_csr                                */
/* Addressmap template referenced: elb_apm3_csr                            */
#define ELB_AP_CSR_APM3_OFFSET 0x80100
#define ELB_AP_CSR_APM3_BYTE_OFFSET 0x200400
#define ELB_AP_CSR_APM3_READ_ACCESS 1
#define ELB_AP_CSR_APM3_WRITE_ACCESS 1
/* Register member: elb_ap_csr.dummyctm                                    */
/* Register type referenced: elb_ap_csr::dummyctm                          */
/* Register template referenced: elb_ap_csr::dummyctm                      */
#define ELB_AP_CSR_DUMMYCTM_OFFSET 0x80140
#define ELB_AP_CSR_DUMMYCTM_BYTE_OFFSET 0x200500
#define ELB_AP_CSR_DUMMYCTM_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_RESET_VALUE 0x00100000
#define ELB_AP_CSR_DUMMYCTM_RESET_MASK 0xffffffff
#define ELB_AP_CSR_DUMMYCTM_READ_MASK 0xffffffff
#define ELB_AP_CSR_DUMMYCTM_WRITE_MASK 0x001fffff
/* Register member: elb_ap_csr.atb                                         */
/* Register type referenced: elb_ap_csr::atb                               */
/* Register template referenced: elb_ap_csr::atb                           */
#define ELB_AP_CSR_ATB_OFFSET 0x80141
#define ELB_AP_CSR_ATB_BYTE_OFFSET 0x200504
#define ELB_AP_CSR_ATB_READ_ACCESS 1
#define ELB_AP_CSR_ATB_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_RESET_VALUE 0x03fd2492
#define ELB_AP_CSR_ATB_RESET_MASK 0xfffdb6db
#define ELB_AP_CSR_ATB_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_WRITE_MASK 0x03fdb6db
/* Memory member: elb_ap_csr.dhs_atb_0                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_0                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_0                       */
#define ELB_AP_CSR_DHS_ATB_0_OFFSET 0x90000
#define ELB_AP_CSR_DHS_ATB_0_BYTE_OFFSET 0x240000
#define ELB_AP_CSR_DHS_ATB_0_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_0_WRITE_MASK 0xffffffff
/* Memory member: elb_ap_csr.dhs_atb_1                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_1                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_1                       */
#define ELB_AP_CSR_DHS_ATB_1_OFFSET 0xa0000
#define ELB_AP_CSR_DHS_ATB_1_BYTE_OFFSET 0x280000
#define ELB_AP_CSR_DHS_ATB_1_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_1_WRITE_MASK 0xffffffff
/* Memory member: elb_ap_csr.dhs_atb_2                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_2                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_2                       */
#define ELB_AP_CSR_DHS_ATB_2_OFFSET 0xb0000
#define ELB_AP_CSR_DHS_ATB_2_BYTE_OFFSET 0x2c0000
#define ELB_AP_CSR_DHS_ATB_2_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_2_WRITE_MASK 0xffffffff
/* Memory member: elb_ap_csr.dhs_atb_3                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_3                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_3                       */
#define ELB_AP_CSR_DHS_ATB_3_OFFSET 0xc0000
#define ELB_AP_CSR_DHS_ATB_3_BYTE_OFFSET 0x300000
#define ELB_AP_CSR_DHS_ATB_3_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_3_WRITE_MASK 0xffffffff
/* Memory member: elb_ap_csr.dhs_atb_a                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_a                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_a                       */
#define ELB_AP_CSR_DHS_ATB_A_OFFSET 0xd0000
#define ELB_AP_CSR_DHS_ATB_A_BYTE_OFFSET 0x340000
#define ELB_AP_CSR_DHS_ATB_A_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_A_WRITE_MASK 0xffffffff
/* Memory member: elb_ap_csr.dhs_atb_f                                     */
/* Memory type referenced: elb_ap_csr::dhs_atb_f                           */
/* Memory template referenced: elb_ap_csr::dhs_atb_f                       */
#define ELB_AP_CSR_DHS_ATB_F_OFFSET 0xe0000
#define ELB_AP_CSR_DHS_ATB_F_BYTE_OFFSET 0x380000
#define ELB_AP_CSR_DHS_ATB_F_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_F_WRITE_MASK 0xffffffff
/* Register member: elb_ap_csr.atb_ctl                                     */
/* Register type referenced: elb_ap_csr::atb_ctl                           */
/* Register template referenced: elb_ap_csr::atb_ctl                       */
#define ELB_AP_CSR_ATB_CTL_OFFSET 0xf0000
#define ELB_AP_CSR_ATB_CTL_BYTE_OFFSET 0x3c0000
#define ELB_AP_CSR_ATB_CTL_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_RESET_VALUE 0x00000000
#define ELB_AP_CSR_ATB_CTL_RESET_MASK 0xfffffe1f
#define ELB_AP_CSR_ATB_CTL_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_CTL_WRITE_MASK 0x0000001f
/* Register member: elb_ap_csr.atb_bridge_0                                */
/* Register type referenced: elb_ap_csr::atb_bridge_0                      */
/* Register template referenced: elb_ap_csr::atb_bridge_0                  */
#define ELB_AP_CSR_ATB_BRIDGE_0_OFFSET 0xf0001
#define ELB_AP_CSR_ATB_BRIDGE_0_BYTE_OFFSET 0x3c0004
#define ELB_AP_CSR_ATB_BRIDGE_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_RESET_VALUE 0x00000000
#define ELB_AP_CSR_ATB_BRIDGE_0_RESET_MASK 0xfffffff9
#define ELB_AP_CSR_ATB_BRIDGE_0_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_BRIDGE_0_WRITE_MASK 0x00000001
/* Register member: elb_ap_csr.atb_bridge_1                                */
/* Register type referenced: elb_ap_csr::atb_bridge_1                      */
/* Register template referenced: elb_ap_csr::atb_bridge_1                  */
#define ELB_AP_CSR_ATB_BRIDGE_1_OFFSET 0xf0002
#define ELB_AP_CSR_ATB_BRIDGE_1_BYTE_OFFSET 0x3c0008
#define ELB_AP_CSR_ATB_BRIDGE_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_RESET_VALUE 0x00000000
#define ELB_AP_CSR_ATB_BRIDGE_1_RESET_MASK 0xfffffff9
#define ELB_AP_CSR_ATB_BRIDGE_1_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_BRIDGE_1_WRITE_MASK 0x00000001
/* Register member: elb_ap_csr.atb_bridge_2                                */
/* Register type referenced: elb_ap_csr::atb_bridge_2                      */
/* Register template referenced: elb_ap_csr::atb_bridge_2                  */
#define ELB_AP_CSR_ATB_BRIDGE_2_OFFSET 0xf0003
#define ELB_AP_CSR_ATB_BRIDGE_2_BYTE_OFFSET 0x3c000c
#define ELB_AP_CSR_ATB_BRIDGE_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_RESET_VALUE 0x00000000
#define ELB_AP_CSR_ATB_BRIDGE_2_RESET_MASK 0xfffffff9
#define ELB_AP_CSR_ATB_BRIDGE_2_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_BRIDGE_2_WRITE_MASK 0x00000001
/* Register member: elb_ap_csr.atb_bridge_3                                */
/* Register type referenced: elb_ap_csr::atb_bridge_3                      */
/* Register template referenced: elb_ap_csr::atb_bridge_3                  */
#define ELB_AP_CSR_ATB_BRIDGE_3_OFFSET 0xf0004
#define ELB_AP_CSR_ATB_BRIDGE_3_BYTE_OFFSET 0x3c0010
#define ELB_AP_CSR_ATB_BRIDGE_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_ATB_BRIDGE_3_RESET_MASK 0xfffffff9
#define ELB_AP_CSR_ATB_BRIDGE_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_ATB_BRIDGE_3_WRITE_MASK 0x00000001
/* Register member: elb_ap_csr.cfg_socket                                  */
/* Register type referenced: elb_ap_csr::cfg_socket                        */
/* Register template referenced: elb_ap_csr::cfg_socket                    */
#define ELB_AP_CSR_CFG_SOCKET_OFFSET 0xf0005
#define ELB_AP_CSR_CFG_SOCKET_BYTE_OFFSET 0x3c0014
#define ELB_AP_CSR_CFG_SOCKET_READ_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_RESET_VALUE 0x00000005
#define ELB_AP_CSR_CFG_SOCKET_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_SOCKET_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_SOCKET_WRITE_MASK 0x0000000f
/* Memory member: elb_ap_csr.filter_addr_lo                                */
/* Memory type referenced: elb_ap_csr::filter_addr_lo                      */
/* Memory template referenced: elb_ap_csr::filter_addr_lo                  */
#define ELB_AP_CSR_FILTER_ADDR_LO_OFFSET 0xf0020
#define ELB_AP_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x3c0080
#define ELB_AP_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_READ_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7fffffff
/* Memory member: elb_ap_csr.filter_addr_hi                                */
/* Memory type referenced: elb_ap_csr::filter_addr_hi                      */
/* Memory template referenced: elb_ap_csr::filter_addr_hi                  */
#define ELB_AP_CSR_FILTER_ADDR_HI_OFFSET 0xf0040
#define ELB_AP_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x3c0100
#define ELB_AP_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_READ_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7fffffff
/* Memory member: elb_ap_csr.filter_addr_host                              */
/* Memory type referenced: elb_ap_csr::filter_addr_host                    */
/* Memory template referenced: elb_ap_csr::filter_addr_host                */
#define ELB_AP_CSR_FILTER_ADDR_HOST_OFFSET 0xf0060
#define ELB_AP_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x3c0180
#define ELB_AP_CSR_FILTER_ADDR_HOST_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_READ_MASK 0x3
#define ELB_AP_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3
/* Memory member: elb_ap_csr.filter_addr_pic                               */
/* Memory type referenced: elb_ap_csr::filter_addr_pic                     */
/* Memory template referenced: elb_ap_csr::filter_addr_pic                 */
#define ELB_AP_CSR_FILTER_ADDR_PIC_OFFSET 0xf0080
#define ELB_AP_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x3c0200
#define ELB_AP_CSR_FILTER_ADDR_PIC_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_READ_MASK 0x3
#define ELB_AP_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3
/* Memory member: elb_ap_csr.filter_addr_lif                               */
/* Memory type referenced: elb_ap_csr::filter_addr_lif                     */
/* Memory template referenced: elb_ap_csr::filter_addr_lif                 */
#define ELB_AP_CSR_FILTER_ADDR_LIF_OFFSET 0xf00a0
#define ELB_AP_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x3c0280
#define ELB_AP_CSR_FILTER_ADDR_LIF_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_READ_MASK 0x3fffff
#define ELB_AP_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3fffff
/* Memory member: elb_ap_csr.filter_src                                    */
/* Memory type referenced: elb_ap_csr::filter_src                          */
/* Memory template referenced: elb_ap_csr::filter_src                      */
#define ELB_AP_CSR_FILTER_SRC_OFFSET 0xf00c0
#define ELB_AP_CSR_FILTER_SRC_BYTE_OFFSET 0x3c0300
#define ELB_AP_CSR_FILTER_SRC_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_READ_MASK 0x3fff
#define ELB_AP_CSR_FILTER_SRC_WRITE_MASK 0x3fff
/* Memory member: elb_ap_csr.filter_axi_prot                               */
/* Memory type referenced: elb_ap_csr::filter_axi_prot                     */
/* Memory template referenced: elb_ap_csr::filter_axi_prot                 */
#define ELB_AP_CSR_FILTER_AXI_PROT_OFFSET 0xf00e0
#define ELB_AP_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x3c0380
#define ELB_AP_CSR_FILTER_AXI_PROT_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_READ_MASK 0xfffff
#define ELB_AP_CSR_FILTER_AXI_PROT_WRITE_MASK 0xfffff
/* Memory member: elb_ap_csr.filter_axi_cache                              */
/* Memory type referenced: elb_ap_csr::filter_axi_cache                    */
/* Memory template referenced: elb_ap_csr::filter_axi_cache                */
#define ELB_AP_CSR_FILTER_AXI_CACHE_OFFSET 0xf0100
#define ELB_AP_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x3c0400
#define ELB_AP_CSR_FILTER_AXI_CACHE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_READ_MASK 0x3ffffff
#define ELB_AP_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3ffffff
/* Memory member: elb_ap_csr.filter_acp                                    */
/* Memory type referenced: elb_ap_csr::filter_acp                          */
/* Memory template referenced: elb_ap_csr::filter_acp                      */
#define ELB_AP_CSR_FILTER_ACP_OFFSET 0xf0120
#define ELB_AP_CSR_FILTER_ACP_BYTE_OFFSET 0x3c0480
#define ELB_AP_CSR_FILTER_ACP_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_READ_MASK 0x3ff
#define ELB_AP_CSR_FILTER_ACP_WRITE_MASK 0x3ff
/* Memory member: elb_ap_csr.filter_addr_ctl                               */
/* Memory type referenced: elb_ap_csr::filter_addr_ctl                     */
/* Memory template referenced: elb_ap_csr::filter_addr_ctl                 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_OFFSET 0xf0140
#define ELB_AP_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x3c0500
#define ELB_AP_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fff
#define ELB_AP_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fff
/* Register member: elb_ap_csr.filter_freeze_ctl                           */
/* Register type referenced: elb_ap_csr::filter_freeze_ctl                 */
/* Register template referenced: elb_ap_csr::filter_freeze_ctl             */
#define ELB_AP_CSR_FILTER_FREEZE_CTL_OFFSET 0xf0160
#define ELB_AP_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0x3c0580
#define ELB_AP_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_FREEZE_CTL_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001
/* Memory member: elb_ap_csr.filter_hit_count                              */
/* Memory type referenced: elb_ap_csr::filter_hit_count                    */
/* Memory template referenced: elb_ap_csr::filter_hit_count                */
#define ELB_AP_CSR_FILTER_HIT_COUNT_OFFSET 0xf0180
#define ELB_AP_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0x3c0600
#define ELB_AP_CSR_FILTER_HIT_COUNT_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xffffffff
/* Register member: elb_ap_csr.CNT_read_deny                               */
/* Register type referenced: elb_ap_csr::CNT_read_deny                     */
/* Register template referenced: elb_ap_csr::CNT_read_deny                 */
#define ELB_AP_CSR_CNT_READ_DENY_OFFSET 0xf01a0
#define ELB_AP_CSR_CNT_READ_DENY_BYTE_OFFSET 0x3c0680
#define ELB_AP_CSR_CNT_READ_DENY_READ_ACCESS 1
#define ELB_AP_CSR_CNT_READ_DENY_WRITE_ACCESS 1
#define ELB_AP_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CNT_READ_DENY_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CNT_READ_DENY_READ_MASK 0xffffffff
#define ELB_AP_CSR_CNT_READ_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_ap_csr.CNT_write_deny                              */
/* Register type referenced: elb_ap_csr::CNT_write_deny                    */
/* Register template referenced: elb_ap_csr::CNT_write_deny                */
#define ELB_AP_CSR_CNT_WRITE_DENY_OFFSET 0xf01a1
#define ELB_AP_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0x3c0684
#define ELB_AP_CSR_CNT_WRITE_DENY_READ_ACCESS 1
#define ELB_AP_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1
#define ELB_AP_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CNT_WRITE_DENY_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CNT_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_AP_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_ap_csr.CFG_clear_filter                            */
/* Register type referenced: elb_ap_csr::CFG_clear_filter                  */
/* Register template referenced: elb_ap_csr::CFG_clear_filter              */
#define ELB_AP_CSR_CFG_CLEAR_FILTER_OFFSET 0xf01a2
#define ELB_AP_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0x3c0688
#define ELB_AP_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1
#define ELB_AP_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xffffffff
#define ELB_AP_CSR_CFG_CLEAR_FILTER_READ_MASK 0xffffffff
#define ELB_AP_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001
/* Register member: elb_ap_csr.STA_write_deny                              */
/* Register type referenced: elb_ap_csr::STA_write_deny                    */
/* Register template referenced: elb_ap_csr::STA_write_deny                */
#define ELB_AP_CSR_STA_WRITE_DENY_OFFSET 0xf01a3
#define ELB_AP_CSR_STA_WRITE_DENY_BYTE_OFFSET 0x3c068c
#define ELB_AP_CSR_STA_WRITE_DENY_READ_ACCESS 1
#define ELB_AP_CSR_STA_WRITE_DENY_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.STA_read_deny                               */
/* Register type referenced: elb_ap_csr::STA_read_deny                     */
/* Register template referenced: elb_ap_csr::STA_read_deny                 */
#define ELB_AP_CSR_STA_READ_DENY_OFFSET 0xf01a4
#define ELB_AP_CSR_STA_READ_DENY_BYTE_OFFSET 0x3c0690
#define ELB_AP_CSR_STA_READ_DENY_READ_ACCESS 1
#define ELB_AP_CSR_STA_READ_DENY_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_READ_DENY_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_READ_DENY_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.STA_reads                                   */
/* Register type referenced: elb_ap_csr::STA_reads                         */
/* Register template referenced: elb_ap_csr::STA_reads                     */
#define ELB_AP_CSR_STA_READS_OFFSET 0xf01a5
#define ELB_AP_CSR_STA_READS_BYTE_OFFSET 0x3c0694
#define ELB_AP_CSR_STA_READS_READ_ACCESS 1
#define ELB_AP_CSR_STA_READS_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_READS_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_READS_RESET_MASK 0xffffff00
#define ELB_AP_CSR_STA_READS_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_READS_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.STA_writes                                  */
/* Register type referenced: elb_ap_csr::STA_writes                        */
/* Register template referenced: elb_ap_csr::STA_writes                    */
#define ELB_AP_CSR_STA_WRITES_OFFSET 0xf01a6
#define ELB_AP_CSR_STA_WRITES_BYTE_OFFSET 0x3c0698
#define ELB_AP_CSR_STA_WRITES_READ_ACCESS 1
#define ELB_AP_CSR_STA_WRITES_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_WRITES_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_WRITES_RESET_MASK 0xffffff00
#define ELB_AP_CSR_STA_WRITES_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_WRITES_WRITE_MASK 0x00000000
/* Wide Register member: elb_ap_csr.STA_freeze                             */
/* Wide Register type referenced: elb_ap_csr::STA_freeze                   */
/* Wide Register template referenced: elb_ap_csr::STA_freeze               */
#define ELB_AP_CSR_STA_FREEZE_OFFSET 0xf01a8
#define ELB_AP_CSR_STA_FREEZE_BYTE_OFFSET 0x3c06a0
#define ELB_AP_CSR_STA_FREEZE_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_WRITE_ACCESS 0
/* Register member: elb_ap_csr::STA_freeze.STA_freeze_0_3                  */
/* Register type referenced: elb_ap_csr::STA_freeze::STA_freeze_0_3        */
/* Register template referenced: elb_ap_csr::STA_freeze::STA_freeze_0_3    */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0xf01a8
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0x3c06a0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::STA_freeze.STA_freeze_1_3                  */
/* Register type referenced: elb_ap_csr::STA_freeze::STA_freeze_1_3        */
/* Register template referenced: elb_ap_csr::STA_freeze::STA_freeze_1_3    */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0xf01a9
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0x3c06a4
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::STA_freeze.STA_freeze_2_3                  */
/* Register type referenced: elb_ap_csr::STA_freeze::STA_freeze_2_3        */
/* Register template referenced: elb_ap_csr::STA_freeze::STA_freeze_2_3    */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0xf01aa
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0x3c06a8
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_ap_csr.STA_interrupt                          */
/* Wide Register type referenced: elb_ap_csr::STA_interrupt                */
/* Wide Register template referenced: elb_ap_csr::STA_interrupt            */
#define ELB_AP_CSR_STA_INTERRUPT_OFFSET 0xf01ac
#define ELB_AP_CSR_STA_INTERRUPT_BYTE_OFFSET 0x3c06b0
#define ELB_AP_CSR_STA_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_WRITE_ACCESS 0
/* Register member: elb_ap_csr::STA_interrupt.STA_interrupt_0_3            */
/* Register type referenced: elb_ap_csr::STA_interrupt::STA_interrupt_0_3  */
/* Register template referenced: elb_ap_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0xf01ac
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0x3c06b0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::STA_interrupt.STA_interrupt_1_3            */
/* Register type referenced: elb_ap_csr::STA_interrupt::STA_interrupt_1_3  */
/* Register template referenced: elb_ap_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0xf01ad
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0x3c06b4
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::STA_interrupt.STA_interrupt_2_3            */
/* Register type referenced: elb_ap_csr::STA_interrupt::STA_interrupt_2_3  */
/* Register template referenced: elb_ap_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0xf01ae
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0x3c06b8
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffc
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_ap_csr.filter_trace                           */
/* Wide Register type referenced: elb_ap_csr::filter_trace                 */
/* Wide Register template referenced: elb_ap_csr::filter_trace             */
#define ELB_AP_CSR_FILTER_TRACE_OFFSET 0xf01b0
#define ELB_AP_CSR_FILTER_TRACE_BYTE_OFFSET 0x3c06c0
#define ELB_AP_CSR_FILTER_TRACE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_WRITE_ACCESS 1
/* Register member: elb_ap_csr::filter_trace.filter_trace_0_3              */
/* Register type referenced: elb_ap_csr::filter_trace::filter_trace_0_3    */
/* Register template referenced: elb_ap_csr::filter_trace::filter_trace_0_3 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0xf01b0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0x3c06c0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_ap_csr::filter_trace.filter_trace_1_3              */
/* Register type referenced: elb_ap_csr::filter_trace::filter_trace_1_3    */
/* Register template referenced: elb_ap_csr::filter_trace::filter_trace_1_3 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0xf01b1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0x3c06c4
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001fff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001fff
/* Register member: elb_ap_csr::filter_trace.filter_trace_2_3              */
/* Register type referenced: elb_ap_csr::filter_trace::filter_trace_2_3    */
/* Register template referenced: elb_ap_csr::filter_trace::filter_trace_2_3 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0xf01b2
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0x3c06c8
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr.filter_timeout                              */
/* Register type referenced: elb_ap_csr::filter_timeout                    */
/* Register template referenced: elb_ap_csr::filter_timeout                */
#define ELB_AP_CSR_FILTER_TIMEOUT_OFFSET 0xf01b4
#define ELB_AP_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0x3c06d0
#define ELB_AP_CSR_FILTER_TIMEOUT_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_TIMEOUT_RESET_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TIMEOUT_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000ffff
/* Group member: elb_ap_csr.int_filter                                     */
/* Group type referenced: elb_ap_csr::int_filter                           */
/* Group template referenced: elb_ap_csr::intgrp                           */
#define ELB_AP_CSR_INT_FILTER_OFFSET 0xf01b8
#define ELB_AP_CSR_INT_FILTER_BYTE_OFFSET 0x3c06e0
#define ELB_AP_CSR_INT_FILTER_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_WRITE_ACCESS 1
/* Register member: elb_ap_csr.csr_intr                                    */
/* Register type referenced: elb_ap_csr::csr_intr                          */
/* Register template referenced: elb_ap_csr::csr_intr                      */
#define ELB_AP_CSR_CSR_INTR_OFFSET 0xf01bc
#define ELB_AP_CSR_CSR_INTR_BYTE_OFFSET 0x3c06f0
#define ELB_AP_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_AP_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_AP_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_AP_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_AP_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_AP_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_ap_csr.int_groups                                     */
/* Group type referenced: elb_ap_csr::int_groups                           */
/* Group template referenced: elb_ap_csr::intgrp_status                    */
#define ELB_AP_CSR_INT_GROUPS_OFFSET 0xf01c0
#define ELB_AP_CSR_INT_GROUPS_BYTE_OFFSET 0x3c0700
#define ELB_AP_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_ap_csr.int_ap                                         */
/* Group type referenced: elb_ap_csr::int_ap                               */
/* Group template referenced: elb_ap_csr::intgrp                           */
#define ELB_AP_CSR_INT_AP_OFFSET 0xf01c4
#define ELB_AP_CSR_INT_AP_BYTE_OFFSET 0x3c0710
#define ELB_AP_CSR_INT_AP_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_WRITE_ACCESS 1

/* Register type: elb_ap_csr::base                                         */
/* Register template: elb_ap_csr::base                                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: elb_ap_csr::base.scratch_reg                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_BASE_SCRATCH_REG_MSB 31
#define ELB_AP_CSR_BASE_SCRATCH_REG_LSB 0
#define ELB_AP_CSR_BASE_SCRATCH_REG_WIDTH 32
#define ELB_AP_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define ELB_AP_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define ELB_AP_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define ELB_AP_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: elb_apb_csr                                            */
/* Addressmap template: elb_apb_csr                                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 2 */
#define ELB_APB_CSR_SIZE 0x40000
#define ELB_APB_CSR_BYTE_SIZE 0x100000
/* Register member: elb_apb_csr.sta_dap                                    */
/* Register type referenced: elb_apb_csr::sta_dap                          */
/* Register template referenced: elb_apb_csr::sta_dap                      */
#define ELB_APB_CSR_STA_DAP_OFFSET 0x0
#define ELB_APB_CSR_STA_DAP_BYTE_OFFSET 0x0
#define ELB_APB_CSR_STA_DAP_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_RESET_VALUE 0x00000000
#define ELB_APB_CSR_STA_DAP_RESET_MASK 0xfffff800
#define ELB_APB_CSR_STA_DAP_READ_MASK 0xffffffff
#define ELB_APB_CSR_STA_DAP_WRITE_MASK 0x00000000
/* Wide Register member: elb_apb_csr.cfg_dap                               */
/* Wide Register type referenced: elb_apb_csr::cfg_dap                     */
/* Wide Register template referenced: elb_apb_csr::cfg_dap                 */
#define ELB_APB_CSR_CFG_DAP_OFFSET 0x4
#define ELB_APB_CSR_CFG_DAP_BYTE_OFFSET 0x10
#define ELB_APB_CSR_CFG_DAP_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_WRITE_ACCESS 1
/* Register member: elb_apb_csr::cfg_dap.cfg_dap_0_3                       */
/* Register type referenced: elb_apb_csr::cfg_dap::cfg_dap_0_3             */
/* Register template referenced: elb_apb_csr::cfg_dap::cfg_dap_0_3         */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_OFFSET 0x4
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_BYTE_OFFSET 0x10
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_RESET_VALUE 0xfe8001f9
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_apb_csr::cfg_dap.cfg_dap_1_3                       */
/* Register type referenced: elb_apb_csr::cfg_dap::cfg_dap_1_3             */
/* Register template referenced: elb_apb_csr::cfg_dap::cfg_dap_1_3         */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_OFFSET 0x5
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_BYTE_OFFSET 0x14
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_RESET_VALUE 0x01ffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_apb_csr::cfg_dap.cfg_dap_2_3                       */
/* Register type referenced: elb_apb_csr::cfg_dap::cfg_dap_2_3             */
/* Register template referenced: elb_apb_csr::cfg_dap::cfg_dap_2_3         */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_OFFSET 0x6
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYTE_OFFSET 0x18
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_RESET_VALUE 0x00000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_WRITE_MASK 0x0fffffff
/* Register member: elb_apb_csr.cfg_dstream_0                              */
/* Register type referenced: elb_apb_csr::cfg_dstream_0                    */
/* Register template referenced: elb_apb_csr::cfg_dstream_0                */
#define ELB_APB_CSR_CFG_DSTREAM_0_OFFSET 0x8
#define ELB_APB_CSR_CFG_DSTREAM_0_BYTE_OFFSET 0x20
#define ELB_APB_CSR_CFG_DSTREAM_0_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_0_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_0_RESET_VALUE 0x00000000
#define ELB_APB_CSR_CFG_DSTREAM_0_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_0_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_0_WRITE_MASK 0x0000000f
/* Register member: elb_apb_csr.cfg_dstream_1                              */
/* Register type referenced: elb_apb_csr::cfg_dstream_1                    */
/* Register template referenced: elb_apb_csr::cfg_dstream_1                */
#define ELB_APB_CSR_CFG_DSTREAM_1_OFFSET 0x9
#define ELB_APB_CSR_CFG_DSTREAM_1_BYTE_OFFSET 0x24
#define ELB_APB_CSR_CFG_DSTREAM_1_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_1_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_1_RESET_VALUE 0x00000000
#define ELB_APB_CSR_CFG_DSTREAM_1_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_1_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_1_WRITE_MASK 0x0000000f
/* Register member: elb_apb_csr.cfg_dstream_2                              */
/* Register type referenced: elb_apb_csr::cfg_dstream_2                    */
/* Register template referenced: elb_apb_csr::cfg_dstream_2                */
#define ELB_APB_CSR_CFG_DSTREAM_2_OFFSET 0xa
#define ELB_APB_CSR_CFG_DSTREAM_2_BYTE_OFFSET 0x28
#define ELB_APB_CSR_CFG_DSTREAM_2_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_2_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_2_RESET_VALUE 0x00000000
#define ELB_APB_CSR_CFG_DSTREAM_2_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_2_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_2_WRITE_MASK 0x0000000f
/* Register member: elb_apb_csr.cfg_dstream_3                              */
/* Register type referenced: elb_apb_csr::cfg_dstream_3                    */
/* Register template referenced: elb_apb_csr::cfg_dstream_3                */
#define ELB_APB_CSR_CFG_DSTREAM_3_OFFSET 0xb
#define ELB_APB_CSR_CFG_DSTREAM_3_BYTE_OFFSET 0x2c
#define ELB_APB_CSR_CFG_DSTREAM_3_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_3_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_3_RESET_VALUE 0x00000000
#define ELB_APB_CSR_CFG_DSTREAM_3_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_3_READ_MASK 0xffffffff
#define ELB_APB_CSR_CFG_DSTREAM_3_WRITE_MASK 0x0000000f
/* Register member: elb_apb_csr.ctm                                        */
/* Register type referenced: elb_apb_csr::ctm                              */
/* Register template referenced: elb_apb_csr::ctm                          */
#define ELB_APB_CSR_CTM_OFFSET 0xc
#define ELB_APB_CSR_CTM_BYTE_OFFSET 0x30
#define ELB_APB_CSR_CTM_READ_ACCESS 1
#define ELB_APB_CSR_CTM_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_RESET_VALUE 0x00100000
#define ELB_APB_CSR_CTM_RESET_MASK 0xffffffff
#define ELB_APB_CSR_CTM_READ_MASK 0xffffffff
#define ELB_APB_CSR_CTM_WRITE_MASK 0x001fffff
/* Memory member: elb_apb_csr.dhs_psys                                     */
/* Memory type referenced: elb_apb_csr::dhs_psys                           */
/* Memory template referenced: elb_apb_csr::dhs_psys                       */
#define ELB_APB_CSR_DHS_PSYS_OFFSET 0x10000
#define ELB_APB_CSR_DHS_PSYS_BYTE_OFFSET 0x40000
#define ELB_APB_CSR_DHS_PSYS_READ_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_READ_MASK 0xffffffff
#define ELB_APB_CSR_DHS_PSYS_WRITE_MASK 0xffffffff
/* Memory member: elb_apb_csr.dhs_bypass                                   */
/* Memory type referenced: elb_apb_csr::dhs_bypass                         */
/* Memory template referenced: elb_apb_csr::dhs_bypass                     */
#define ELB_APB_CSR_DHS_BYPASS_OFFSET 0x20000
#define ELB_APB_CSR_DHS_BYPASS_BYTE_OFFSET 0x80000
#define ELB_APB_CSR_DHS_BYPASS_READ_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_READ_MASK 0xffffffff
#define ELB_APB_CSR_DHS_BYPASS_WRITE_MASK 0xffffffff

/* Register type: elb_apb_csr::sta_dap                                     */
/* Register template: elb_apb_csr::sta_dap                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 125 */
/* Field member: elb_apb_csr::sta_dap.PSLVERRDBG                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_MSB 10
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_LSB 7
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_WIDTH 4
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_FIELD_MASK 0x00000780
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_GET(x) (((x) & 0x00000780) >> 7)
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_SET(x) (((x) << 7) & 0x00000780)
#define ELB_APB_CSR_STA_DAP_PSLVERRDBG_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: elb_apb_csr::sta_dap.PSLVERRSYS                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_MSB 6
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_LSB 6
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_WIDTH 1
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_FIELD_MASK 0x00000040
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_SET(x) (((x) << 6) & 0x00000040)
#define ELB_APB_CSR_STA_DAP_PSLVERRSYS_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_apb_csr::sta_dap.JTAGTOP                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_JTAGTOP_MSB 5
#define ELB_APB_CSR_STA_DAP_JTAGTOP_LSB 5
#define ELB_APB_CSR_STA_DAP_JTAGTOP_WIDTH 1
#define ELB_APB_CSR_STA_DAP_JTAGTOP_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_JTAGTOP_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_JTAGTOP_FIELD_MASK 0x00000020
#define ELB_APB_CSR_STA_DAP_JTAGTOP_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_APB_CSR_STA_DAP_JTAGTOP_SET(x) (((x) << 5) & 0x00000020)
#define ELB_APB_CSR_STA_DAP_JTAGTOP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_apb_csr::sta_dap.JTAGNSW                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_JTAGNSW_MSB 4
#define ELB_APB_CSR_STA_DAP_JTAGNSW_LSB 4
#define ELB_APB_CSR_STA_DAP_JTAGNSW_WIDTH 1
#define ELB_APB_CSR_STA_DAP_JTAGNSW_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_JTAGNSW_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_JTAGNSW_FIELD_MASK 0x00000010
#define ELB_APB_CSR_STA_DAP_JTAGNSW_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_APB_CSR_STA_DAP_JTAGNSW_SET(x) (((x) << 4) & 0x00000010)
#define ELB_APB_CSR_STA_DAP_JTAGNSW_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_apb_csr::sta_dap.DBGSWENABLE                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_MSB 3
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_LSB 3
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_WIDTH 1
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_FIELD_MASK 0x00000008
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_SET(x) (((x) << 3) & 0x00000008)
#define ELB_APB_CSR_STA_DAP_DBGSWENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apb_csr::sta_dap.CSYSPWRUPREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_MSB 2
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_LSB 2
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_WIDTH 1
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_FIELD_MASK 0x00000004
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_SET(x) (((x) << 2) & 0x00000004)
#define ELB_APB_CSR_STA_DAP_CSYSPWRUPREQ_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apb_csr::sta_dap.CDBGRSTREQ                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_MSB 1
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_LSB 1
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_WIDTH 1
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_FIELD_MASK 0x00000002
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APB_CSR_STA_DAP_CDBGRSTREQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apb_csr::sta_dap.CDBGPWRUPREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_MSB 0
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_LSB 0
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_WIDTH 1
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_READ_ACCESS 1
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_WRITE_ACCESS 0
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_FIELD_MASK 0x00000001
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_GET(x) ((x) & 0x00000001)
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_SET(x) ((x) & 0x00000001)
#define ELB_APB_CSR_STA_DAP_CDBGPWRUPREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apb_csr::cfg_dap                                */
/* Wide Register template: elb_apb_csr::cfg_dap                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 140 */
#define ELB_APB_CSR_CFG_DAP_SIZE 0x4
#define ELB_APB_CSR_CFG_DAP_BYTE_SIZE 0x10

/* Register type: elb_apb_csr::cfg_dap::cfg_dap_0_3                        */
/* Register template: elb_apb_csr::cfg_dap::cfg_dap_0_3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 140 */
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.PADDRDBG_mask_6_0       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_MSB 31
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_LSB 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_WIDTH 7
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_RESET 0x7f
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_FIELD_MASK 0xfe000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PADDRDBG_MASK_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.nPOTRST                 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_MSB 24
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_LSB 24
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_RESET 0x0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_FIELD_MASK 0x01000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NPOTRST_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.PCLKENDBG               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_MSB 23
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_LSB 23
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_FIELD_MASK 0x00800000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENDBG_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.psys_paddr_indir        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_MSB 22
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_LSB 9
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_WIDTH 14
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_RESET 0x0000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_FIELD_MASK 0x007ffe00
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_GET(x) \
   (((x) & 0x007ffe00) >> 9)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_SET(x) \
   (((x) << 9) & 0x007ffe00)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PSYS_PADDR_INDIR_MODIFY(r, x) \
   ((((x) << 9) & 0x007ffe00) | ((r) & 0xff8001ff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.DEVICEEN                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_MSB 8
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_LSB 8
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_FIELD_MASK 0x00000100
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_DEVICEEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.nCSOCPWRDN              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_MSB 7
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_LSB 7
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_FIELD_MASK 0x00000080
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCSOCPWRDN_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.nCDBGPWRDN              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_MSB 6
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_LSB 6
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_FIELD_MASK 0x00000040
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_NCDBGPWRDN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.CDBGRSTACK              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_MSB 5
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_LSB 5
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_FIELD_MASK 0x00000020
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGRSTACK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.CSYSPWRUPACK            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_MSB 4
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_LSB 4
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_FIELD_MASK 0x00000010
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CSYSPWRUPACK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.CDBGPWRUPACK            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_MSB 3
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_LSB 3
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_FIELD_MASK 0x00000008
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_CDBGPWRUPACK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.PRESETDBGn              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_MSB 2
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_LSB 2
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_RESET 0x0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_FIELD_MASK 0x00000004
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETDBGN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.PRESETSYSn              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_MSB 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_LSB 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_RESET 0x0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_FIELD_MASK 0x00000002
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PRESETSYSN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_0_3.PCLKENSYS               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_MSB 0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_LSB 0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_RESET 0x1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_FIELD_MASK 0x00000001
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_GET(x) ((x) & 0x00000001)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_SET(x) ((x) & 0x00000001)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_0_3_PCLKENSYS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apb_csr::cfg_dap::cfg_dap_1_3                        */
/* Register template: elb_apb_csr::cfg_dap::cfg_dap_1_3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 140 */
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_1_3.PADDRDBG_or_6_0         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_MSB 31
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_LSB 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_WIDTH 7
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_RESET 0x00
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_FIELD_MASK 0xfe000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_OR_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_1_3.PADDRDBG_mask_31_7      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_MSB 24
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_LSB 0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_WIDTH 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_RESET 0x1ffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_FIELD_MASK 0x01ffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_1_3_PADDRDBG_MASK_31_7_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apb_csr::cfg_dap::cfg_dap_2_3                        */
/* Register template: elb_apb_csr::cfg_dap::cfg_dap_2_3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 140 */
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_2_3.dap_cluster             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_MSB 27
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_LSB 26
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_WIDTH 2
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_RESET 0x0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_FIELD_MASK 0x0c000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_SET(x) \
   (((x) << 26) & 0x0c000000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_DAP_CLUSTER_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_2_3.bypass_debug            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_MSB 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_LSB 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_WIDTH 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_RESET 0x0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_FIELD_MASK 0x02000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_BYPASS_DEBUG_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_apb_csr::cfg_dap::cfg_dap_2_3.PADDRDBG_or_31_7        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_MSB 24
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_LSB 0
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_WIDTH 25
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_RESET 0x0000000
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_FIELD_MASK 0x01ffffff
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APB_CSR_CFG_DAP_CFG_DAP_2_3_PADDRDBG_OR_31_7_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apb_csr::cfg_dstream_0                               */
/* Register template: elb_apb_csr::cfg_dstream_0                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 167 */
/* Field member: elb_apb_csr::cfg_dstream_0.EDBGRQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_MSB 3
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_LSB 0
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_WIDTH 4
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_RESET 0x0
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_FIELD_MASK 0x0000000f
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_0_EDBGRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apb_csr::cfg_dstream_1                               */
/* Register template: elb_apb_csr::cfg_dstream_1                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 173 */
/* Field member: elb_apb_csr::cfg_dstream_1.EDBGRQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_MSB 3
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_LSB 0
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_WIDTH 4
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_RESET 0x0
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_FIELD_MASK 0x0000000f
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_1_EDBGRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apb_csr::cfg_dstream_2                               */
/* Register template: elb_apb_csr::cfg_dstream_2                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 179 */
/* Field member: elb_apb_csr::cfg_dstream_2.EDBGRQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_MSB 3
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_LSB 0
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_WIDTH 4
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_RESET 0x0
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_FIELD_MASK 0x0000000f
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_2_EDBGRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apb_csr::cfg_dstream_3                               */
/* Register template: elb_apb_csr::cfg_dstream_3                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 185 */
/* Field member: elb_apb_csr::cfg_dstream_3.EDBGRQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_MSB 3
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_LSB 0
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_WIDTH 4
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_READ_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_WRITE_ACCESS 1
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_RESET 0x0
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_FIELD_MASK 0x0000000f
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CFG_DSTREAM_3_EDBGRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apb_csr::ctm                                         */
/* Register template: elb_apb_csr::ctm                                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 191 */
/* Field member: elb_apb_csr::ctm.ctmclken                                 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CTMCLKEN_MSB 20
#define ELB_APB_CSR_CTM_CTMCLKEN_LSB 20
#define ELB_APB_CSR_CTM_CTMCLKEN_WIDTH 1
#define ELB_APB_CSR_CTM_CTMCLKEN_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CTMCLKEN_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CTMCLKEN_RESET 0x1
#define ELB_APB_CSR_CTM_CTMCLKEN_FIELD_MASK 0x00100000
#define ELB_APB_CSR_CTM_CTMCLKEN_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_APB_CSR_CTM_CTMCLKEN_SET(x) (((x) << 20) & 0x00100000)
#define ELB_APB_CSR_CTM_CTMCLKEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_apb_csr::ctm.cisbypass3                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CISBYPASS3_MSB 19
#define ELB_APB_CSR_CTM_CISBYPASS3_LSB 19
#define ELB_APB_CSR_CTM_CISBYPASS3_WIDTH 1
#define ELB_APB_CSR_CTM_CISBYPASS3_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS3_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS3_RESET 0x0
#define ELB_APB_CSR_CTM_CISBYPASS3_FIELD_MASK 0x00080000
#define ELB_APB_CSR_CTM_CISBYPASS3_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_APB_CSR_CTM_CISBYPASS3_SET(x) (((x) << 19) & 0x00080000)
#define ELB_APB_CSR_CTM_CISBYPASS3_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_apb_csr::ctm.cihsbypass3                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CIHSBYPASS3_MSB 18
#define ELB_APB_CSR_CTM_CIHSBYPASS3_LSB 15
#define ELB_APB_CSR_CTM_CIHSBYPASS3_WIDTH 4
#define ELB_APB_CSR_CTM_CIHSBYPASS3_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS3_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS3_RESET 0x0
#define ELB_APB_CSR_CTM_CIHSBYPASS3_FIELD_MASK 0x00078000
#define ELB_APB_CSR_CTM_CIHSBYPASS3_GET(x) (((x) & 0x00078000) >> 15)
#define ELB_APB_CSR_CTM_CIHSBYPASS3_SET(x) (((x) << 15) & 0x00078000)
#define ELB_APB_CSR_CTM_CIHSBYPASS3_MODIFY(r, x) \
   ((((x) << 15) & 0x00078000) | ((r) & 0xfff87fff))
/* Field member: elb_apb_csr::ctm.cisbypass2                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CISBYPASS2_MSB 14
#define ELB_APB_CSR_CTM_CISBYPASS2_LSB 14
#define ELB_APB_CSR_CTM_CISBYPASS2_WIDTH 1
#define ELB_APB_CSR_CTM_CISBYPASS2_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS2_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS2_RESET 0x0
#define ELB_APB_CSR_CTM_CISBYPASS2_FIELD_MASK 0x00004000
#define ELB_APB_CSR_CTM_CISBYPASS2_GET(x) (((x) & 0x00004000) >> 14)
#define ELB_APB_CSR_CTM_CISBYPASS2_SET(x) (((x) << 14) & 0x00004000)
#define ELB_APB_CSR_CTM_CISBYPASS2_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_apb_csr::ctm.cihsbypass2                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CIHSBYPASS2_MSB 13
#define ELB_APB_CSR_CTM_CIHSBYPASS2_LSB 10
#define ELB_APB_CSR_CTM_CIHSBYPASS2_WIDTH 4
#define ELB_APB_CSR_CTM_CIHSBYPASS2_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS2_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS2_RESET 0x0
#define ELB_APB_CSR_CTM_CIHSBYPASS2_FIELD_MASK 0x00003c00
#define ELB_APB_CSR_CTM_CIHSBYPASS2_GET(x) (((x) & 0x00003c00) >> 10)
#define ELB_APB_CSR_CTM_CIHSBYPASS2_SET(x) (((x) << 10) & 0x00003c00)
#define ELB_APB_CSR_CTM_CIHSBYPASS2_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: elb_apb_csr::ctm.cisbypass1                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CISBYPASS1_MSB 9
#define ELB_APB_CSR_CTM_CISBYPASS1_LSB 9
#define ELB_APB_CSR_CTM_CISBYPASS1_WIDTH 1
#define ELB_APB_CSR_CTM_CISBYPASS1_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS1_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS1_RESET 0x0
#define ELB_APB_CSR_CTM_CISBYPASS1_FIELD_MASK 0x00000200
#define ELB_APB_CSR_CTM_CISBYPASS1_GET(x) (((x) & 0x00000200) >> 9)
#define ELB_APB_CSR_CTM_CISBYPASS1_SET(x) (((x) << 9) & 0x00000200)
#define ELB_APB_CSR_CTM_CISBYPASS1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_apb_csr::ctm.cihsbypass1                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CIHSBYPASS1_MSB 8
#define ELB_APB_CSR_CTM_CIHSBYPASS1_LSB 5
#define ELB_APB_CSR_CTM_CIHSBYPASS1_WIDTH 4
#define ELB_APB_CSR_CTM_CIHSBYPASS1_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS1_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS1_RESET 0x0
#define ELB_APB_CSR_CTM_CIHSBYPASS1_FIELD_MASK 0x000001e0
#define ELB_APB_CSR_CTM_CIHSBYPASS1_GET(x) (((x) & 0x000001e0) >> 5)
#define ELB_APB_CSR_CTM_CIHSBYPASS1_SET(x) (((x) << 5) & 0x000001e0)
#define ELB_APB_CSR_CTM_CIHSBYPASS1_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_apb_csr::ctm.cisbypass0                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CISBYPASS0_MSB 4
#define ELB_APB_CSR_CTM_CISBYPASS0_LSB 4
#define ELB_APB_CSR_CTM_CISBYPASS0_WIDTH 1
#define ELB_APB_CSR_CTM_CISBYPASS0_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS0_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CISBYPASS0_RESET 0x0
#define ELB_APB_CSR_CTM_CISBYPASS0_FIELD_MASK 0x00000010
#define ELB_APB_CSR_CTM_CISBYPASS0_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_APB_CSR_CTM_CISBYPASS0_SET(x) (((x) << 4) & 0x00000010)
#define ELB_APB_CSR_CTM_CISBYPASS0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_apb_csr::ctm.cihsbypass0                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APB_CSR_CTM_CIHSBYPASS0_MSB 3
#define ELB_APB_CSR_CTM_CIHSBYPASS0_LSB 0
#define ELB_APB_CSR_CTM_CIHSBYPASS0_WIDTH 4
#define ELB_APB_CSR_CTM_CIHSBYPASS0_READ_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS0_WRITE_ACCESS 1
#define ELB_APB_CSR_CTM_CIHSBYPASS0_RESET 0x0
#define ELB_APB_CSR_CTM_CIHSBYPASS0_FIELD_MASK 0x0000000f
#define ELB_APB_CSR_CTM_CIHSBYPASS0_GET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CTM_CIHSBYPASS0_SET(x) ((x) & 0x0000000f)
#define ELB_APB_CSR_CTM_CIHSBYPASS0_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_apb_csr::dhs_psys                                      */
/* Memory template: elb_apb_csr::dhs_psys                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 206 */
#define ELB_APB_CSR_DHS_PSYS_SIZE 0x10000
#define ELB_APB_CSR_DHS_PSYS_BYTE_SIZE 0x40000
#define ELB_APB_CSR_DHS_PSYS_ENTRIES 0x10000
#define ELB_APB_CSR_DHS_PSYS_MSB 31
#define ELB_APB_CSR_DHS_PSYS_LSB 0
#define ELB_APB_CSR_DHS_PSYS_WIDTH 32
#define ELB_APB_CSR_DHS_PSYS_MASK 0xffffffff
#define ELB_APB_CSR_DHS_PSYS_GET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_PSYS_SET(x) ((x) & 0xffffffff)
/* Register member: elb_apb_csr::dhs_psys.entry                            */
/* Register type referenced: elb_apb_csr::dhs_psys::entry                  */
/* Register template referenced: elb_apb_csr::dhs_psys::entry              */
#define ELB_APB_CSR_DHS_PSYS_ENTRY_OFFSET 0x0
#define ELB_APB_CSR_DHS_PSYS_ENTRY_BYTE_OFFSET 0x0
#define ELB_APB_CSR_DHS_PSYS_ENTRY_READ_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_ENTRY_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_ENTRY_READ_MASK 0xffffffff
#define ELB_APB_CSR_DHS_PSYS_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_apb_csr::dhs_psys::entry                             */
/* Register template: elb_apb_csr::dhs_psys::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 215 */
/* Field member: elb_apb_csr::dhs_psys::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_MSB 31
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_LSB 0
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_WIDTH 32
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_READ_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_PSYS_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_apb_csr::dhs_bypass                                    */
/* Memory template: elb_apb_csr::dhs_bypass                                */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 220 */
#define ELB_APB_CSR_DHS_BYPASS_SIZE 0x10000
#define ELB_APB_CSR_DHS_BYPASS_BYTE_SIZE 0x40000
#define ELB_APB_CSR_DHS_BYPASS_ENTRIES 0x10000
#define ELB_APB_CSR_DHS_BYPASS_MSB 31
#define ELB_APB_CSR_DHS_BYPASS_LSB 0
#define ELB_APB_CSR_DHS_BYPASS_WIDTH 32
#define ELB_APB_CSR_DHS_BYPASS_MASK 0xffffffff
#define ELB_APB_CSR_DHS_BYPASS_GET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_BYPASS_SET(x) ((x) & 0xffffffff)
/* Register member: elb_apb_csr::dhs_bypass.entry                          */
/* Register type referenced: elb_apb_csr::dhs_bypass::entry                */
/* Register template referenced: elb_apb_csr::dhs_bypass::entry            */
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_OFFSET 0x0
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_BYTE_OFFSET 0x0
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_READ_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_READ_MASK 0xffffffff
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_apb_csr::dhs_bypass::entry                           */
/* Register template: elb_apb_csr::dhs_bypass::entry                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 229 */
/* Field member: elb_apb_csr::dhs_bypass::entry.data                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_MSB 31
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_LSB 0
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_WIDTH 32
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_READ_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_APB_CSR_DHS_BYPASS_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: elb_ap_csr::dummy                                   */
/* Wide Register template: elb_ap_csr::dummy                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 132 */
#define ELB_AP_CSR_DUMMY_SIZE 0x2
#define ELB_AP_CSR_DUMMY_BYTE_SIZE 0x8

/* Register type: elb_ap_csr::dummy::dummy_0_2                             */
/* Register template: elb_ap_csr::dummy::dummy_0_2                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 132 */
/* Field member: elb_ap_csr::dummy::dummy_0_2.cycle_counter_31_0           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_MSB 31
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_LSB 0
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_WIDTH 32
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_READ_ACCESS 1
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_WRITE_ACCESS 0
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_DUMMY_DUMMY_0_2_CYCLE_COUNTER_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::dummy::dummy_1_2                             */
/* Register template: elb_ap_csr::dummy::dummy_1_2                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 132 */
/* Field member: elb_ap_csr::dummy::dummy_1_2.cycle_counter_63_32          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_MSB 31
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_LSB 0
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_WIDTH 32
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_READ_ACCESS 1
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_WRITE_ACCESS 0
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_DUMMY_DUMMY_1_2_CYCLE_COUNTER_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::cfg_apar                                     */
/* Register template: elb_ap_csr::cfg_apar                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 137 */
/* Field member: elb_ap_csr::cfg_apar.arusers                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_APAR_ARUSERS_MSB 10
#define ELB_AP_CSR_CFG_APAR_ARUSERS_LSB 9
#define ELB_AP_CSR_CFG_APAR_ARUSERS_WIDTH 2
#define ELB_AP_CSR_CFG_APAR_ARUSERS_READ_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_ARUSERS_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_ARUSERS_RESET 0x0
#define ELB_AP_CSR_CFG_APAR_ARUSERS_FIELD_MASK 0x00000600
#define ELB_AP_CSR_CFG_APAR_ARUSERS_GET(x) (((x) & 0x00000600) >> 9)
#define ELB_AP_CSR_CFG_APAR_ARUSERS_SET(x) (((x) << 9) & 0x00000600)
#define ELB_AP_CSR_CFG_APAR_ARUSERS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000600) | ((r) & 0xfffff9ff))
/* Field member: elb_ap_csr::cfg_apar.awusers                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_APAR_AWUSERS_MSB 8
#define ELB_AP_CSR_CFG_APAR_AWUSERS_LSB 7
#define ELB_AP_CSR_CFG_APAR_AWUSERS_WIDTH 2
#define ELB_AP_CSR_CFG_APAR_AWUSERS_READ_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_AWUSERS_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_AWUSERS_RESET 0x0
#define ELB_AP_CSR_CFG_APAR_AWUSERS_FIELD_MASK 0x00000180
#define ELB_AP_CSR_CFG_APAR_AWUSERS_GET(x) (((x) & 0x00000180) >> 7)
#define ELB_AP_CSR_CFG_APAR_AWUSERS_SET(x) (((x) << 7) & 0x00000180)
#define ELB_AP_CSR_CFG_APAR_AWUSERS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: elb_ap_csr::cfg_apar.addr_top                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_MSB 6
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_LSB 0
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_WIDTH 7
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_READ_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_RESET 0x00
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_FIELD_MASK 0x0000007f
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_GET(x) ((x) & 0x0000007f)
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_SET(x) ((x) & 0x0000007f)
#define ELB_AP_CSR_CFG_APAR_ADDR_TOP_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_ap_csr::ap_cfg                                       */
/* Register template: elb_ap_csr::ap_cfg                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 146 */
/* Field member: elb_ap_csr::ap_cfg.cfg_stall_on_same_id                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_MSB 2
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_LSB 2
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_WIDTH 1
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_READ_ACCESS 1
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_WRITE_ACCESS 1
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_RESET 0x0
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_FIELD_MASK 0x00000004
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_AP_CFG_CFG_STALL_ON_SAME_ID_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::ap_cfg.obs_sel                                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_AP_CFG_OBS_SEL_MSB 1
#define ELB_AP_CSR_AP_CFG_OBS_SEL_LSB 0
#define ELB_AP_CSR_AP_CFG_OBS_SEL_WIDTH 2
#define ELB_AP_CSR_AP_CFG_OBS_SEL_READ_ACCESS 1
#define ELB_AP_CSR_AP_CFG_OBS_SEL_WRITE_ACCESS 1
#define ELB_AP_CSR_AP_CFG_OBS_SEL_RESET 0x0
#define ELB_AP_CSR_AP_CFG_OBS_SEL_FIELD_MASK 0x00000003
#define ELB_AP_CSR_AP_CFG_OBS_SEL_GET(x) ((x) & 0x00000003)
#define ELB_AP_CSR_AP_CFG_OBS_SEL_SET(x) ((x) & 0x00000003)
#define ELB_AP_CSR_AP_CFG_OBS_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_ap_csr::cfg_gic_mbist                           */
/* Wide Register template: elb_ap_csr::cfg_gic_mbist                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 154 */
#define ELB_AP_CSR_CFG_GIC_MBIST_SIZE 0x4
#define ELB_AP_CSR_CFG_GIC_MBIST_BYTE_SIZE 0x10

/* Register type: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3             */
/* Register template: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 154 */
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistindata_12_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_MSB 31
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_LSB 19
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_WIDTH 13
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_RESET 0x0000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_FIELD_MASK 0xfff80000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTINDATA_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistwriteen */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_MSB 18
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_LSB 18
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_WIDTH 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_RESET 0x0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_FIELD_MASK 0x00040000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTWRITEEN_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistresetn  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_MSB 17
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_LSB 17
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_WIDTH 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_RESET 0x1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_FIELD_MASK 0x00020000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTRESETN_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistreq     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_MSB 16
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_LSB 16
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_WIDTH 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_RESET 0x0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_FIELD_MASK 0x00010000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREQ_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistreaden  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_MSB 15
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_LSB 15
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_WIDTH 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_RESET 0x0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_FIELD_MASK 0x00008000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTREADEN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistcfg     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_MSB 14
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_LSB 14
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_WIDTH 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_RESET 0x0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_FIELD_MASK 0x00004000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTCFG_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistarray   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_MSB 13
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_LSB 12
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_WIDTH 2
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_RESET 0x0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_FIELD_MASK 0x00003000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_GET(x) \
   (((x) & 0x00003000) >> 12)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_SET(x) \
   (((x) << 12) & 0x00003000)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTARRAY_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_0_3.mbistaddr    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_MSB 11
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_LSB 0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_WIDTH 12
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_RESET 0x000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_FIELD_MASK 0x00000fff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_GET(x) \
   ((x) & 0x00000fff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_SET(x) \
   ((x) & 0x00000fff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_0_3_MBISTADDR_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_1_3             */
/* Register template: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 154 */
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_1_3.mbistindata_44_13 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_MSB 31
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_LSB 0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_WIDTH 32
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_RESET 0x00000000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_1_3_MBISTINDATA_44_13_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_2_3             */
/* Register template: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 154 */
/* Field member: elb_ap_csr::cfg_gic_mbist::cfg_gic_mbist_2_3.mbistindata_63_45 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_MSB 18
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_LSB 0
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_WIDTH 19
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_RESET 0x00000
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_FIELD_MASK 0x0007ffff
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_GET(x) \
   ((x) & 0x0007ffff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_SET(x) \
   ((x) & 0x0007ffff)
#define ELB_AP_CSR_CFG_GIC_MBIST_CFG_GIC_MBIST_2_3_MBISTINDATA_63_45_MODIFY(r, x) \
   (((x) & 0x0007ffff) | ((r) & 0xfff80000))

/* Register type: elb_ap_csr::cfg_gic                                      */
/* Register template: elb_ap_csr::cfg_gic                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 168 */
/* Field member: elb_ap_csr::cfg_gic.awuser                                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_AWUSER_MSB 22
#define ELB_AP_CSR_CFG_GIC_AWUSER_LSB 6
#define ELB_AP_CSR_CFG_GIC_AWUSER_WIDTH 17
#define ELB_AP_CSR_CFG_GIC_AWUSER_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_AWUSER_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_AWUSER_RESET 0x00000
#define ELB_AP_CSR_CFG_GIC_AWUSER_FIELD_MASK 0x007fffc0
#define ELB_AP_CSR_CFG_GIC_AWUSER_GET(x) (((x) & 0x007fffc0) >> 6)
#define ELB_AP_CSR_CFG_GIC_AWUSER_SET(x) (((x) << 6) & 0x007fffc0)
#define ELB_AP_CSR_CFG_GIC_AWUSER_MODIFY(r, x) \
   ((((x) << 6) & 0x007fffc0) | ((r) & 0xff80003f))
/* Field member: elb_ap_csr::cfg_gic.base_aruser                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_MSB 5
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_LSB 3
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_WIDTH 3
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_RESET 0x7
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_FIELD_MASK 0x00000038
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_GET(x) (((x) & 0x00000038) >> 3)
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_SET(x) (((x) << 3) & 0x00000038)
#define ELB_AP_CSR_CFG_GIC_BASE_ARUSER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_ap_csr::cfg_gic.base_awuser                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_MSB 2
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_LSB 0
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_WIDTH 3
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_READ_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_RESET 0x7
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_FIELD_MASK 0x00000007
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_GET(x) ((x) & 0x00000007)
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_SET(x) ((x) & 0x00000007)
#define ELB_AP_CSR_CFG_GIC_BASE_AWUSER_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_ap_csr::sta_gic_mbist                           */
/* Wide Register template: elb_ap_csr::sta_gic_mbist                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 176 */
#define ELB_AP_CSR_STA_GIC_MBIST_SIZE 0x4
#define ELB_AP_CSR_STA_GIC_MBIST_BYTE_SIZE 0x10

/* Register type: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3             */
/* Register template: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 176 */
/* Field member: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3.mbistoutdata_30_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_MSB 31
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_LSB 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_WIDTH 31
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_FIELD_MASK 0xfffffffe
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTOUTDATA_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_0_3.mbistack     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_MSB 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_LSB 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_WIDTH 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_FIELD_MASK 0x00000001
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_0_3_MBISTACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_1_3             */
/* Register template: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 176 */
/* Field member: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_1_3.mbistoutdata_62_31 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_MSB 31
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_LSB 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_WIDTH 32
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_1_3_MBISTOUTDATA_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_2_3             */
/* Register template: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 176 */
/* Field member: elb_ap_csr::sta_gic_mbist::sta_gic_mbist_2_3.mbistoutdata_63_63 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_MSB 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_LSB 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_WIDTH 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_READ_ACCESS 1
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_FIELD_MASK 0x00000001
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_GIC_MBIST_STA_GIC_MBIST_2_3_MBISTOUTDATA_63_63_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::sta_apms                                     */
/* Register template: elb_ap_csr::sta_apms                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 184 */
/* Field member: elb_ap_csr::sta_apms.fatal                                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_APMS_FATAL_MSB 1
#define ELB_AP_CSR_STA_APMS_FATAL_LSB 0
#define ELB_AP_CSR_STA_APMS_FATAL_WIDTH 2
#define ELB_AP_CSR_STA_APMS_FATAL_READ_ACCESS 1
#define ELB_AP_CSR_STA_APMS_FATAL_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_APMS_FATAL_FIELD_MASK 0x00000003
#define ELB_AP_CSR_STA_APMS_FATAL_GET(x) ((x) & 0x00000003)
#define ELB_AP_CSR_STA_APMS_FATAL_SET(x) ((x) & 0x00000003)
#define ELB_AP_CSR_STA_APMS_FATAL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Addressmap type: elb_apm0_csr                                           */
/* Addressmap template: elb_apm0_csr                                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 2 */
#define ELB_APM0_CSR_SIZE 0x40
#define ELB_APM0_CSR_BYTE_SIZE 0x100
/* Register member: elb_apm0_csr.sta_cpu0_pll                              */
/* Register type referenced: elb_apm0_csr::sta_cpu0_pll                    */
/* Register template referenced: elb_apm0_csr::sta_cpu0_pll                */
#define ELB_APM0_CSR_STA_CPU0_PLL_OFFSET 0x0
#define ELB_APM0_CSR_STA_CPU0_PLL_BYTE_OFFSET 0x0
#define ELB_APM0_CSR_STA_CPU0_PLL_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CPU0_PLL_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CPU0_PLL_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_CPU0_PLL_RESET_MASK 0xfffffffc
#define ELB_APM0_CSR_STA_CPU0_PLL_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_CPU0_PLL_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm0_csr.cfg_cpu0_flash_C0                    */
/* Wide Register type referenced: elb_apm0_csr::cfg_cpu0_flash_C0          */
/* Wide Register template referenced: elb_apm0_csr::cfg_cpu0_flash_C0      */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_OFFSET 0x2
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_BYTE_OFFSET 0x8
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_cpu0_flash_C0.cfg_cpu0_flash_C0_0_2  */
/* Register type referenced: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_0_2 */
/* Register template referenced: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_0_2 */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_OFFSET 0x2
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_BYTE_OFFSET 0x8
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RESET_VALUE 0x70100000
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_cpu0_flash_C0.cfg_cpu0_flash_C0_1_2  */
/* Register type referenced: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_1_2 */
/* Register template referenced: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_1_2 */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_OFFSET 0x3
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_BYTE_OFFSET 0xc
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm0_csr.cfg_cpu0_C0                          */
/* Wide Register type referenced: elb_apm0_csr::cfg_cpu0_C0                */
/* Wide Register template referenced: elb_apm0_csr::cfg_cpu0_C0            */
#define ELB_APM0_CSR_CFG_CPU0_C0_OFFSET 0x4
#define ELB_APM0_CSR_CFG_CPU0_C0_BYTE_OFFSET 0x10
#define ELB_APM0_CSR_CFG_CPU0_C0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_cpu0_C0.cfg_cpu0_C0_0_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_0_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_0_2 */
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_OFFSET 0x4
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_BYTE_OFFSET 0x10
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RESET_VALUE 0x00400000
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_cpu0_C0.cfg_cpu0_C0_1_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_1_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_1_2 */
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_OFFSET 0x5
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_BYTE_OFFSET 0x14
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm0_csr.cfg_cpu1_C0                          */
/* Wide Register type referenced: elb_apm0_csr::cfg_cpu1_C0                */
/* Wide Register template referenced: elb_apm0_csr::cfg_cpu1_C0            */
#define ELB_APM0_CSR_CFG_CPU1_C0_OFFSET 0x6
#define ELB_APM0_CSR_CFG_CPU1_C0_BYTE_OFFSET 0x18
#define ELB_APM0_CSR_CFG_CPU1_C0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_cpu1_C0.cfg_cpu1_C0_0_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_0_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_0_2 */
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_OFFSET 0x6
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_BYTE_OFFSET 0x18
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RESET_VALUE 0x00400000
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_cpu1_C0.cfg_cpu1_C0_1_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_1_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_1_2 */
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_OFFSET 0x7
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_BYTE_OFFSET 0x1c
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm0_csr.cfg_cpu2_C0                          */
/* Wide Register type referenced: elb_apm0_csr::cfg_cpu2_C0                */
/* Wide Register template referenced: elb_apm0_csr::cfg_cpu2_C0            */
#define ELB_APM0_CSR_CFG_CPU2_C0_OFFSET 0x8
#define ELB_APM0_CSR_CFG_CPU2_C0_BYTE_OFFSET 0x20
#define ELB_APM0_CSR_CFG_CPU2_C0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_cpu2_C0.cfg_cpu2_C0_0_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_0_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_0_2 */
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_OFFSET 0x8
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_BYTE_OFFSET 0x20
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RESET_VALUE 0x00400000
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_cpu2_C0.cfg_cpu2_C0_1_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_1_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_1_2 */
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_OFFSET 0x9
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_BYTE_OFFSET 0x24
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm0_csr.cfg_cpu3_C0                          */
/* Wide Register type referenced: elb_apm0_csr::cfg_cpu3_C0                */
/* Wide Register template referenced: elb_apm0_csr::cfg_cpu3_C0            */
#define ELB_APM0_CSR_CFG_CPU3_C0_OFFSET 0xa
#define ELB_APM0_CSR_CFG_CPU3_C0_BYTE_OFFSET 0x28
#define ELB_APM0_CSR_CFG_CPU3_C0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_cpu3_C0.cfg_cpu3_C0_0_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_0_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_0_2 */
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_OFFSET 0xa
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_BYTE_OFFSET 0x28
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RESET_VALUE 0x00400000
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_cpu3_C0.cfg_cpu3_C0_1_2              */
/* Register type referenced: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_1_2    */
/* Register template referenced: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_1_2 */
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_OFFSET 0xb
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_BYTE_OFFSET 0x2c
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm0_csr.cfg_static_0                         */
/* Wide Register type referenced: elb_apm0_csr::cfg_static_0               */
/* Wide Register template referenced: elb_apm0_csr::cfg_static_0           */
#define ELB_APM0_CSR_CFG_STATIC_0_OFFSET 0xc
#define ELB_APM0_CSR_CFG_STATIC_0_BYTE_OFFSET 0x30
#define ELB_APM0_CSR_CFG_STATIC_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_static_0.cfg_static_0_0_3            */
/* Register type referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3  */
/* Register template referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_OFFSET 0xc
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BYTE_OFFSET 0x30
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_RESET_VALUE 0xbc000000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_static_0.cfg_static_0_1_3            */
/* Register type referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3  */
/* Register template referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_OFFSET 0xd
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BYTE_OFFSET 0x34
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_RESET_VALUE 0x00600003
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_static_0.cfg_static_0_2_3            */
/* Register type referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_2_3  */
/* Register template referenced: elb_apm0_csr::cfg_static_0::cfg_static_0_2_3 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_OFFSET 0xe
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_BYTE_OFFSET 0x38
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm0_csr.cfg_cpu_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_cpu_0                       */
/* Register template referenced: elb_apm0_csr::cfg_cpu_0                   */
#define ELB_APM0_CSR_CFG_CPU_0_OFFSET 0x10
#define ELB_APM0_CSR_CFG_CPU_0_BYTE_OFFSET 0x40
#define ELB_APM0_CSR_CFG_CPU_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU_0_RESET_VALUE 0x0000000f
#define ELB_APM0_CSR_CFG_CPU_0_RESET_MASK 0xffffff0f
#define ELB_APM0_CSR_CFG_CPU_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU_0_WRITE_MASK 0x0000000f
/* Register member: elb_apm0_csr.cfg_irq_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_irq_0                       */
/* Register template referenced: elb_apm0_csr::cfg_irq_0                   */
#define ELB_APM0_CSR_CFG_IRQ_0_OFFSET 0x11
#define ELB_APM0_CSR_CFG_IRQ_0_BYTE_OFFSET 0x44
#define ELB_APM0_CSR_CFG_IRQ_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_RESET_VALUE 0x000fffff
#define ELB_APM0_CSR_CFG_IRQ_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_IRQ_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_IRQ_0_WRITE_MASK 0x000fffff
/* Wide Register member: elb_apm0_csr.sta_AT_0                             */
/* Wide Register type referenced: elb_apm0_csr::sta_AT_0                   */
/* Wide Register template referenced: elb_apm0_csr::sta_AT_0               */
#define ELB_APM0_CSR_STA_AT_0_OFFSET 0x18
#define ELB_APM0_CSR_STA_AT_0_BYTE_OFFSET 0x60
#define ELB_APM0_CSR_STA_AT_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_WRITE_ACCESS 0
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_0_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_OFFSET 0x18
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_BYTE_OFFSET 0x60
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_1_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_OFFSET 0x19
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_BYTE_OFFSET 0x64
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_2_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_OFFSET 0x1a
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_BYTE_OFFSET 0x68
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_3_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_OFFSET 0x1b
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_BYTE_OFFSET 0x6c
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_4_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_OFFSET 0x1c
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_BYTE_OFFSET 0x70
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_AT_0.sta_AT_0_5_6                    */
/* Register type referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6          */
/* Register template referenced: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6      */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_OFFSET 0x1d
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_BYTE_OFFSET 0x74
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_RESET_MASK 0xfffff000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.sta_timer_0                               */
/* Register type referenced: elb_apm0_csr::sta_timer_0                     */
/* Register template referenced: elb_apm0_csr::sta_timer_0                 */
#define ELB_APM0_CSR_STA_TIMER_0_OFFSET 0x20
#define ELB_APM0_CSR_STA_TIMER_0_BYTE_OFFSET 0x80
#define ELB_APM0_CSR_STA_TIMER_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_TIMER_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_TIMER_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_TIMER_0_RESET_MASK 0xffff0000
#define ELB_APM0_CSR_STA_TIMER_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_TIMER_0_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm0_csr.sta_pmu_0                            */
/* Wide Register type referenced: elb_apm0_csr::sta_pmu_0                  */
/* Wide Register template referenced: elb_apm0_csr::sta_pmu_0              */
#define ELB_APM0_CSR_STA_PMU_0_OFFSET 0x24
#define ELB_APM0_CSR_STA_PMU_0_BYTE_OFFSET 0x90
#define ELB_APM0_CSR_STA_PMU_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_WRITE_ACCESS 0
/* Register member: elb_apm0_csr::sta_pmu_0.sta_pmu_0_0_4                  */
/* Register type referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4        */
/* Register template referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4    */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_OFFSET 0x24
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_BYTE_OFFSET 0x90
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_pmu_0.sta_pmu_0_1_4                  */
/* Register type referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4        */
/* Register template referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4    */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_OFFSET 0x25
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_BYTE_OFFSET 0x94
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_pmu_0.sta_pmu_0_2_4                  */
/* Register type referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4        */
/* Register template referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4    */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_OFFSET 0x26
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_BYTE_OFFSET 0x98
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_pmu_0.sta_pmu_0_3_4                  */
/* Register type referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4        */
/* Register template referenced: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4    */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_OFFSET 0x27
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_BYTE_OFFSET 0x9c
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_RESET_MASK 0xfffff000
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.cfg_pmu_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_pmu_0                       */
/* Register template referenced: elb_apm0_csr::cfg_pmu_0                   */
#define ELB_APM0_CSR_CFG_PMU_0_OFFSET 0x28
#define ELB_APM0_CSR_CFG_PMU_0_BYTE_OFFSET 0xa0
#define ELB_APM0_CSR_CFG_PMU_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_PMU_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_PMU_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_PMU_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_PMU_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_PMU_0_WRITE_MASK 0x0000000f
/* Register member: elb_apm0_csr.cfg_CTI_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_CTI_0                       */
/* Register template referenced: elb_apm0_csr::cfg_CTI_0                   */
#define ELB_APM0_CSR_CFG_CTI_0_OFFSET 0x29
#define ELB_APM0_CSR_CFG_CTI_0_BYTE_OFFSET 0xa4
#define ELB_APM0_CSR_CFG_CTI_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CTI_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CTI_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_CTI_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CTI_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CTI_0_WRITE_MASK 0x0000000f
/* Register member: elb_apm0_csr.sta_CTI_0                                 */
/* Register type referenced: elb_apm0_csr::sta_CTI_0                       */
/* Register template referenced: elb_apm0_csr::sta_CTI_0                   */
#define ELB_APM0_CSR_STA_CTI_0_OFFSET 0x2a
#define ELB_APM0_CSR_STA_CTI_0_BYTE_OFFSET 0xa8
#define ELB_APM0_CSR_STA_CTI_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CTI_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CTI_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_CTI_0_RESET_MASK 0xfffff000
#define ELB_APM0_CSR_STA_CTI_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_CTI_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.sta_misc_dbg_0                            */
/* Register type referenced: elb_apm0_csr::sta_misc_dbg_0                  */
/* Register template referenced: elb_apm0_csr::sta_misc_dbg_0              */
#define ELB_APM0_CSR_STA_MISC_DBG_0_OFFSET 0x2b
#define ELB_APM0_CSR_STA_MISC_DBG_0_BYTE_OFFSET 0xac
#define ELB_APM0_CSR_STA_MISC_DBG_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_DBG_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_DBG_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_MISC_DBG_0_RESET_MASK 0xfffff000
#define ELB_APM0_CSR_STA_MISC_DBG_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_MISC_DBG_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.sta_IRQ_0                                 */
/* Register type referenced: elb_apm0_csr::sta_IRQ_0                       */
/* Register template referenced: elb_apm0_csr::sta_IRQ_0                   */
#define ELB_APM0_CSR_STA_IRQ_0_OFFSET 0x2c
#define ELB_APM0_CSR_STA_IRQ_0_BYTE_OFFSET 0xb0
#define ELB_APM0_CSR_STA_IRQ_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_IRQ_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_IRQ_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_IRQ_0_RESET_MASK 0xffffffc0
#define ELB_APM0_CSR_STA_IRQ_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_IRQ_0_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm0_csr.sta_misc_0                           */
/* Wide Register type referenced: elb_apm0_csr::sta_misc_0                 */
/* Wide Register template referenced: elb_apm0_csr::sta_misc_0             */
#define ELB_APM0_CSR_STA_MISC_0_OFFSET 0x2e
#define ELB_APM0_CSR_STA_MISC_0_BYTE_OFFSET 0xb8
#define ELB_APM0_CSR_STA_MISC_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_WRITE_ACCESS 0
/* Register member: elb_apm0_csr::sta_misc_0.sta_misc_0_0_2                */
/* Register type referenced: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2      */
/* Register template referenced: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2  */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_OFFSET 0x2e
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_BYTE_OFFSET 0xb8
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr::sta_misc_0.sta_misc_0_1_2                */
/* Register type referenced: elb_apm0_csr::sta_misc_0::sta_misc_0_1_2      */
/* Register template referenced: elb_apm0_csr::sta_misc_0::sta_misc_0_1_2  */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_OFFSET 0x2f
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_BYTE_OFFSET 0xbc
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_RESET_MASK 0xfffffffe
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.cfg_VSIG_0                                */
/* Register type referenced: elb_apm0_csr::cfg_VSIG_0                      */
/* Register template referenced: elb_apm0_csr::cfg_VSIG_0                  */
#define ELB_APM0_CSR_CFG_VSIG_0_OFFSET 0x30
#define ELB_APM0_CSR_CFG_VSIG_0_BYTE_OFFSET 0xc0
#define ELB_APM0_CSR_CFG_VSIG_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_VSIG_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_VSIG_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_VSIG_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_VSIG_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_VSIG_0_WRITE_MASK 0x00000001
/* Register member: elb_apm0_csr.sta_VSIG_0                                */
/* Register type referenced: elb_apm0_csr::sta_VSIG_0                      */
/* Register template referenced: elb_apm0_csr::sta_VSIG_0                  */
#define ELB_APM0_CSR_STA_VSIG_0_OFFSET 0x31
#define ELB_APM0_CSR_STA_VSIG_0_BYTE_OFFSET 0xc4
#define ELB_APM0_CSR_STA_VSIG_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_VSIG_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_VSIG_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_VSIG_0_RESET_MASK 0xfffffffe
#define ELB_APM0_CSR_STA_VSIG_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_VSIG_0_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm0_csr.cfg_misc_dbg_0                       */
/* Wide Register type referenced: elb_apm0_csr::cfg_misc_dbg_0             */
/* Wide Register template referenced: elb_apm0_csr::cfg_misc_dbg_0         */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_OFFSET 0x32
#define ELB_APM0_CSR_CFG_MISC_DBG_0_BYTE_OFFSET 0xc8
#define ELB_APM0_CSR_CFG_MISC_DBG_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_WRITE_ACCESS 1
/* Register member: elb_apm0_csr::cfg_misc_dbg_0.cfg_misc_dbg_0_0_2        */
/* Register type referenced: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2 */
/* Register template referenced: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_OFFSET 0x32
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_BYTE_OFFSET 0xc8
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_RESET_VALUE 0x000c0281
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm0_csr::cfg_misc_dbg_0.cfg_misc_dbg_0_1_2        */
/* Register type referenced: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_1_2 */
/* Register template referenced: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_1_2 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_OFFSET 0x33
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_BYTE_OFFSET 0xcc
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_WRITE_MASK 0x00000001
/* Register member: elb_apm0_csr.sta_dstream_0                             */
/* Register type referenced: elb_apm0_csr::sta_dstream_0                   */
/* Register template referenced: elb_apm0_csr::sta_dstream_0               */
#define ELB_APM0_CSR_STA_DSTREAM_0_OFFSET 0x34
#define ELB_APM0_CSR_STA_DSTREAM_0_BYTE_OFFSET 0xd0
#define ELB_APM0_CSR_STA_DSTREAM_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_DSTREAM_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_DSTREAM_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_DSTREAM_0_RESET_MASK 0xffffff00
#define ELB_APM0_CSR_STA_DSTREAM_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_DSTREAM_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.sta_nts_0                                 */
/* Register type referenced: elb_apm0_csr::sta_nts_0                       */
/* Register template referenced: elb_apm0_csr::sta_nts_0                   */
#define ELB_APM0_CSR_STA_NTS_0_OFFSET 0x35
#define ELB_APM0_CSR_STA_NTS_0_BYTE_OFFSET 0xd4
#define ELB_APM0_CSR_STA_NTS_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_NTS_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_NTS_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_NTS_0_RESET_MASK 0xfffffffe
#define ELB_APM0_CSR_STA_NTS_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_NTS_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.cfg_nts_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_nts_0                       */
/* Register template referenced: elb_apm0_csr::cfg_nts_0                   */
#define ELB_APM0_CSR_CFG_NTS_0_OFFSET 0x36
#define ELB_APM0_CSR_CFG_NTS_0_BYTE_OFFSET 0xd8
#define ELB_APM0_CSR_CFG_NTS_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_NTS_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_NTS_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_NTS_0_WRITE_MASK 0x000001ff
/* Register member: elb_apm0_csr.cfg_ACP_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_ACP_0                       */
/* Register template referenced: elb_apm0_csr::cfg_ACP_0                   */
#define ELB_APM0_CSR_CFG_ACP_0_OFFSET 0x37
#define ELB_APM0_CSR_CFG_ACP_0_BYTE_OFFSET 0xdc
#define ELB_APM0_CSR_CFG_ACP_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_ACP_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_ACP_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_ACP_0_WRITE_MASK 0x00000003
/* Register member: elb_apm0_csr.cfg_EV_0                                  */
/* Register type referenced: elb_apm0_csr::cfg_EV_0                        */
/* Register template referenced: elb_apm0_csr::cfg_EV_0                    */
#define ELB_APM0_CSR_CFG_EV_0_OFFSET 0x38
#define ELB_APM0_CSR_CFG_EV_0_BYTE_OFFSET 0xe0
#define ELB_APM0_CSR_CFG_EV_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_EV_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_EV_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_EV_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_EV_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_EV_0_WRITE_MASK 0x00000001
/* Register member: elb_apm0_csr.sta_EV_0                                  */
/* Register type referenced: elb_apm0_csr::sta_EV_0                        */
/* Register template referenced: elb_apm0_csr::sta_EV_0                    */
#define ELB_APM0_CSR_STA_EV_0_OFFSET 0x39
#define ELB_APM0_CSR_STA_EV_0_BYTE_OFFSET 0xe4
#define ELB_APM0_CSR_STA_EV_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_EV_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_EV_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_EV_0_RESET_MASK 0xfffffffe
#define ELB_APM0_CSR_STA_EV_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_EV_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.cfg_L2_0                                  */
/* Register type referenced: elb_apm0_csr::cfg_L2_0                        */
/* Register template referenced: elb_apm0_csr::cfg_L2_0                    */
#define ELB_APM0_CSR_CFG_L2_0_OFFSET 0x3a
#define ELB_APM0_CSR_CFG_L2_0_BYTE_OFFSET 0xe8
#define ELB_APM0_CSR_CFG_L2_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_L2_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_L2_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_CFG_L2_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_L2_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_L2_0_WRITE_MASK 0x00000001
/* Register member: elb_apm0_csr.sta_L2_0                                  */
/* Register type referenced: elb_apm0_csr::sta_L2_0                        */
/* Register template referenced: elb_apm0_csr::sta_L2_0                    */
#define ELB_APM0_CSR_STA_L2_0_OFFSET 0x3b
#define ELB_APM0_CSR_STA_L2_0_BYTE_OFFSET 0xec
#define ELB_APM0_CSR_STA_L2_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_L2_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_L2_0_RESET_VALUE 0x00000000
#define ELB_APM0_CSR_STA_L2_0_RESET_MASK 0xfffffffe
#define ELB_APM0_CSR_STA_L2_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_STA_L2_0_WRITE_MASK 0x00000000
/* Register member: elb_apm0_csr.cfg_AUTH_0                                */
/* Register type referenced: elb_apm0_csr::cfg_AUTH_0                      */
/* Register template referenced: elb_apm0_csr::cfg_AUTH_0                  */
#define ELB_APM0_CSR_CFG_AUTH_0_OFFSET 0x3c
#define ELB_APM0_CSR_CFG_AUTH_0_BYTE_OFFSET 0xf0
#define ELB_APM0_CSR_CFG_AUTH_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_RESET_VALUE 0x0000ffff
#define ELB_APM0_CSR_CFG_AUTH_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_AUTH_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_AUTH_0_WRITE_MASK 0x0000ffff
/* Register member: elb_apm0_csr.cfg_arm_0                                 */
/* Register type referenced: elb_apm0_csr::cfg_arm_0                       */
/* Register template referenced: elb_apm0_csr::cfg_arm_0                   */
#define ELB_APM0_CSR_CFG_ARM_0_OFFSET 0x3d
#define ELB_APM0_CSR_CFG_ARM_0_BYTE_OFFSET 0xf4
#define ELB_APM0_CSR_CFG_ARM_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_RESET_VALUE 0x07ff0f06
#define ELB_APM0_CSR_CFG_ARM_0_RESET_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_ARM_0_READ_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_ARM_0_WRITE_MASK 0x07ffffff

/* Register type: elb_apm0_csr::sta_cpu0_pll                               */
/* Register template: elb_apm0_csr::sta_cpu0_pll                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 125 */
/* Field member: elb_apm0_csr::sta_cpu0_pll.aux_mdiv_sw_done               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_MSB 1
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_LSB 1
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_WIDTH 1
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_STA_CPU0_PLL_AUX_MDIV_SW_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::sta_cpu0_pll.lock                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_MSB 0
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_LSB 0
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_WIDTH 1
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_CPU0_PLL_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm0_csr::cfg_cpu0_flash_C0                     */
/* Wide Register template: elb_apm0_csr::cfg_cpu0_flash_C0                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 133 */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_SIZE 0x2
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_0_2   */
/* Register template: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_0_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 133 */
/* Field member: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_RESET 0x70100000
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_1_2   */
/* Register template: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_1_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 133 */
/* Field member: elb_apm0_csr::cfg_cpu0_flash_C0::cfg_cpu0_flash_C0_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU0_FLASH_C0_CFG_CPU0_FLASH_C0_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm0_csr::cfg_cpu0_C0                           */
/* Wide Register template: elb_apm0_csr::cfg_cpu0_C0                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 140 */
#define ELB_APM0_CSR_CFG_CPU0_C0_SIZE 0x2
#define ELB_APM0_CSR_CFG_CPU0_C0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_0_2               */
/* Register template: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 140 */
/* Field member: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_1_2               */
/* Register template: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 140 */
/* Field member: elb_apm0_csr::cfg_cpu0_C0::cfg_cpu0_C0_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU0_C0_CFG_CPU0_C0_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm0_csr::cfg_cpu1_C0                           */
/* Wide Register template: elb_apm0_csr::cfg_cpu1_C0                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 147 */
#define ELB_APM0_CSR_CFG_CPU1_C0_SIZE 0x2
#define ELB_APM0_CSR_CFG_CPU1_C0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_0_2               */
/* Register template: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 147 */
/* Field member: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_1_2               */
/* Register template: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 147 */
/* Field member: elb_apm0_csr::cfg_cpu1_C0::cfg_cpu1_C0_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU1_C0_CFG_CPU1_C0_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm0_csr::cfg_cpu2_C0                           */
/* Wide Register template: elb_apm0_csr::cfg_cpu2_C0                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 154 */
#define ELB_APM0_CSR_CFG_CPU2_C0_SIZE 0x2
#define ELB_APM0_CSR_CFG_CPU2_C0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_0_2               */
/* Register template: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 154 */
/* Field member: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_1_2               */
/* Register template: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 154 */
/* Field member: elb_apm0_csr::cfg_cpu2_C0::cfg_cpu2_C0_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU2_C0_CFG_CPU2_C0_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm0_csr::cfg_cpu3_C0                           */
/* Wide Register template: elb_apm0_csr::cfg_cpu3_C0                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 161 */
#define ELB_APM0_CSR_CFG_CPU3_C0_SIZE 0x2
#define ELB_APM0_CSR_CFG_CPU3_C0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_0_2               */
/* Register template: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 161 */
/* Field member: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_1_2               */
/* Register template: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 161 */
/* Field member: elb_apm0_csr::cfg_cpu3_C0::cfg_cpu3_C0_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_CFG_CPU3_C0_CFG_CPU3_C0_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm0_csr::cfg_static_0                          */
/* Wide Register template: elb_apm0_csr::cfg_static_0                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 168 */
#define ELB_APM0_CSR_CFG_STATIC_0_SIZE 0x4
#define ELB_APM0_CSR_CFG_STATIC_0_BYTE_SIZE 0x10

/* Register type: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3             */
/* Register template: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 168 */
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.BROADCASTCACHEMAINT */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_MSB 31
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_LSB 31
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_RESET 0x1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_FIELD_MASK 0x80000000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_BROADCASTCACHEMAINT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.SYSBARDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_MSB 30
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_LSB 30
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_FIELD_MASK 0x40000000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_SYSBARDISABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.AA64nAA32    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_MSB 29
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_LSB 26
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_RESET 0xf
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_FIELD_MASK 0x3c000000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_AA64NAA32_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.CRYPTODISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_MSB 25
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_LSB 22
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_FIELD_MASK 0x03c00000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_SET(x) \
   (((x) << 22) & 0x03c00000)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CRYPTODISABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.CLUSTERIDAFF2 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_MSB 21
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_LSB 14
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_WIDTH 8
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_RESET 0x00
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_FIELD_MASK 0x003fc000
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF2_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.CLUSTERIDAFF1 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_MSB 13
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_LSB 6
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_WIDTH 8
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_RESET 0x00
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_FIELD_MASK 0x00003fc0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CLUSTERIDAFF1_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.CP15SDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_MSB 5
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_LSB 2
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_FIELD_MASK 0x0000003c
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_CP15SDISABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.L2RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_MSB 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_LSB 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_L2RSTDISABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_0_3.DBGL1RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_MSB 0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_LSB 0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_0_3_DBGL1RSTDISABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3             */
/* Register template: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 168 */
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3.PERIPHBASE_21_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_MSB 31
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_LSB 10
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_WIDTH 22
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_RESET 0x001800
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_FIELD_MASK 0xfffffc00
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_GET(x) \
   (((x) & 0xfffffc00) >> 10)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_SET(x) \
   (((x) << 10) & 0xfffffc00)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_PERIPHBASE_21_0_MODIFY(r, x) \
   ((((x) << 10) & 0xfffffc00) | ((r) & 0x000003ff))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3.CFGTE        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_MSB 9
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_LSB 6
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_FIELD_MASK 0x000003c0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_SET(x) \
   (((x) << 6) & 0x000003c0)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGTE_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3.CFGEND       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_MSB 5
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_LSB 2
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_FIELD_MASK 0x0000003c
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_CFGEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3.BROADCASTOUTER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_MSB 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_LSB 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_RESET 0x1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTOUTER_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_1_3.BROADCASTINNER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_MSB 0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_LSB 0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_WIDTH 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_RESET 0x1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_1_3_BROADCASTINNER_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_static_0::cfg_static_0_2_3             */
/* Register template: elb_apm0_csr::cfg_static_0::cfg_static_0_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 168 */
/* Field member: elb_apm0_csr::cfg_static_0::cfg_static_0_2_3.PERIPHBASE_25_22 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_MSB 3
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_LSB 0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_WIDTH 4
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_RESET 0x0
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_STATIC_0_CFG_STATIC_0_2_3_PERIPHBASE_25_22_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::cfg_cpu_0                                  */
/* Register template: elb_apm0_csr::cfg_cpu_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 188 */
/* Field member: elb_apm0_csr::cfg_cpu_0.sta_wake_request                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_MSB 7
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_LSB 4
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_WIDTH 4
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_WRITE_ACCESS 0
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_CFG_CPU_0_STA_WAKE_REQUEST_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::cfg_cpu_0.active                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_MSB 3
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_LSB 0
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_WIDTH 4
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_RESET 0xf
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_CPU_0_ACTIVE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::cfg_irq_0                                  */
/* Register template: elb_apm0_csr::cfg_irq_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 197 */
/* Field member: elb_apm0_csr::cfg_irq_0.nVSEI_mask                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_MSB 19
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_LSB 16
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_WIDTH 4
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_RESET 0xf
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_FIELD_MASK 0x000f0000
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_GET(x) (((x) & 0x000f0000) >> 16)
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_SET(x) (((x) << 16) & 0x000f0000)
#define ELB_APM0_CSR_CFG_IRQ_0_NVSEI_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_apm0_csr::cfg_irq_0.nSEI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_MSB 15
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_LSB 12
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_WIDTH 4
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_RESET 0xf
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_FIELD_MASK 0x0000f000
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM0_CSR_CFG_IRQ_0_NSEI_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm0_csr::cfg_irq_0.nREI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_MSB 11
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_LSB 8
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_WIDTH 4
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_RESET 0xf
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_CFG_IRQ_0_NREI_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::cfg_irq_0.nIRQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_MSB 7
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_LSB 4
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_WIDTH 4
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_RESET 0xf
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_CFG_IRQ_0_NIRQ_MASK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::cfg_irq_0.nFIQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_MSB 3
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_LSB 0
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_WIDTH 4
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_RESET 0xf
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_IRQ_0_NFIQ_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm0_csr::sta_AT_0                              */
/* Wide Register template: elb_apm0_csr::sta_AT_0                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
#define ELB_APM0_CSR_STA_AT_0_SIZE 0x8
#define ELB_APM0_CSR_STA_AT_0_BYTE_SIZE 0x20

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.ATDATAM0_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_MSB 31
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_LSB 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_WIDTH 20
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_FIELD_MASK 0xfffff000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATDATAM0_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.ATBYTESM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_LSB 10
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_WIDTH 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_FIELD_MASK 0x00000c00
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.ATBYTESM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_MSB 9
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_LSB 8
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_WIDTH 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_FIELD_MASK 0x00000300
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.ATBYTESM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_MSB 7
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_LSB 6
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_WIDTH 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_FIELD_MASK 0x000000c0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM1_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.ATBYTESM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_MSB 5
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_LSB 4
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_WIDTH 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_FIELD_MASK 0x00000030
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_ATBYTESM0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.AFREADYM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_MSB 3
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_LSB 3
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_FIELD_MASK 0x00000008
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.AFREADYM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_MSB 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_LSB 2
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_FIELD_MASK 0x00000004
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.AFREADYM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_MSB 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_LSB 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_0_6.AFREADYM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_MSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_0_6_AFREADYM0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6.ATDATAM1_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_MSB 31
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_LSB 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_WIDTH 20
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_FIELD_MASK 0xfffff000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM1_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_1_6.ATDATAM0_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_WIDTH 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_1_6_ATDATAM0_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6.ATDATAM2_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_MSB 31
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_LSB 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_WIDTH 20
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_FIELD_MASK 0xfffff000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM2_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_2_6.ATDATAM1_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_WIDTH 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_2_6_ATDATAM1_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6.ATDATAM3_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_MSB 31
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_LSB 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_WIDTH 20
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_FIELD_MASK 0xfffff000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM3_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_3_6.ATDATAM2_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_WIDTH 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_3_6_ATDATAM2_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6.ATIDM2_5_0           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_MSB 31
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_LSB 26
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_WIDTH 6
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_FIELD_MASK 0xfc000000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM2_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6.ATIDM1               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_MSB 25
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_LSB 19
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_WIDTH 7
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_FIELD_MASK 0x03f80000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_GET(x) \
   (((x) & 0x03f80000) >> 19)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_SET(x) \
   (((x) << 19) & 0x03f80000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM1_MODIFY(r, x) \
   ((((x) << 19) & 0x03f80000) | ((r) & 0xfc07ffff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6.ATIDM0               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_MSB 18
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_LSB 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_WIDTH 7
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_FIELD_MASK 0x0007f000
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_GET(x) \
   (((x) & 0x0007f000) >> 12)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_SET(x) \
   (((x) << 12) & 0x0007f000)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATIDM0_MODIFY(r, x) \
   ((((x) << 12) & 0x0007f000) | ((r) & 0xfff80fff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_4_6.ATDATAM3_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_WIDTH 12
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_FIELD_MASK 0x00000fff
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_4_6_ATDATAM3_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6                     */
/* Register template: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATVALIDM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_MSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_LSB 11
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_FIELD_MASK 0x00000800
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATVALIDM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_MSB 10
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_LSB 10
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_FIELD_MASK 0x00000400
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM2_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATVALIDM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_MSB 9
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_LSB 9
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_FIELD_MASK 0x00000200
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATVALIDM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_MSB 8
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_LSB 8
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_FIELD_MASK 0x00000100
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATVALIDM0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATIDM3               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_MSB 7
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_LSB 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_WIDTH 7
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_FIELD_MASK 0x000000fe
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_GET(x) \
   (((x) & 0x000000fe) >> 1)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_SET(x) \
   (((x) << 1) & 0x000000fe)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM3_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: elb_apm0_csr::sta_AT_0::sta_AT_0_5_6.ATIDM2_6_6           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_MSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_LSB 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_WIDTH 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_READ_ACCESS 1
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_AT_0_STA_AT_0_5_6_ATIDM2_6_6_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_timer_0                                */
/* Register template: elb_apm0_csr::sta_timer_0                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 238 */
/* Field member: elb_apm0_csr::sta_timer_0.nCNTVIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_MSB 15
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_LSB 12
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_FIELD_MASK 0x0000f000
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTVIRQ_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm0_csr::sta_timer_0.nCNTPSIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_MSB 11
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_LSB 8
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPSIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::sta_timer_0.nCNTPNSIRQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_MSB 7
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_LSB 4
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTPNSIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::sta_timer_0.nCNTHPIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_MSB 3
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_LSB 0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_TIMER_0_NCNTHPIRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm0_csr::sta_pmu_0                             */
/* Wide Register template: elb_apm0_csr::sta_pmu_0                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
#define ELB_APM0_CSR_STA_PMU_0_SIZE 0x4
#define ELB_APM0_CSR_STA_PMU_0_BYTE_SIZE 0x10

/* Register type: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4                   */
/* Register template: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4.PMUEVENT1_6_0      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_MSB 31
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_LSB 25
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_WIDTH 7
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_FIELD_MASK 0xfe000000
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT1_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_0_4.PMUEVENT0          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_MSB 24
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_LSB 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_WIDTH 25
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_FIELD_MASK 0x01ffffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_0_4_PMUEVENT0_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4                   */
/* Register template: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4.PMUEVENT2_13_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_MSB 31
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_LSB 18
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_WIDTH 14
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_FIELD_MASK 0xfffc0000
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT2_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_1_4.PMUEVENT1_24_7     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_MSB 17
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_LSB 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_WIDTH 18
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_FIELD_MASK 0x0003ffff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_1_4_PMUEVENT1_24_7_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4                   */
/* Register template: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4.PMUEVENT3_20_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_MSB 31
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_LSB 11
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_WIDTH 21
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_FIELD_MASK 0xfffff800
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT3_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_2_4.PMUEVENT2_24_14    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_MSB 10
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_LSB 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_WIDTH 11
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_FIELD_MASK 0x000007ff
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_GET(x) \
   ((x) & 0x000007ff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_SET(x) \
   ((x) & 0x000007ff)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_2_4_PMUEVENT2_24_14_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4                   */
/* Register template: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4.PMUSNAPSHOTACK     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_MSB 11
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_LSB 8
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_WIDTH 4
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUSNAPSHOTACK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4.nPMUIRQ            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_MSB 7
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_LSB 4
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_NPMUIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::sta_pmu_0::sta_pmu_0_3_4.PMUEVENT3_24_21    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_MSB 3
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_LSB 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_WIDTH 4
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_READ_ACCESS 1
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_PMU_0_STA_PMU_0_3_4_PMUEVENT3_24_21_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::cfg_pmu_0                                  */
/* Register template: elb_apm0_csr::cfg_pmu_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 261 */
/* Field member: elb_apm0_csr::cfg_pmu_0.PMUSNAPSHOTREQ                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_MSB 3
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_LSB 0
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_WIDTH 4
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_RESET 0x0
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_PMU_0_PMUSNAPSHOTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::cfg_CTI_0                                  */
/* Register template: elb_apm0_csr::cfg_CTI_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 268 */
/* Field member: elb_apm0_csr::cfg_CTI_0.CTIIRQACK                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_MSB 3
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_LSB 0
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_WIDTH 4
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_RESET 0x0
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_CTI_0_CTIIRQACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::sta_CTI_0                                  */
/* Register template: elb_apm0_csr::sta_CTI_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 275 */
/* Field member: elb_apm0_csr::sta_CTI_0.CTIIRQ                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_MSB 11
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_LSB 8
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_STA_CTI_0_CTIIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::sta_CTI_0.CTICHINACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_MSB 7
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_LSB 4
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_WIDTH 4
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_STA_CTI_0_CTICHINACK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::sta_CTI_0.CTICHOUT                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_MSB 3
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_LSB 0
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_WIDTH 4
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_READ_ACCESS 1
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_CTI_0_CTICHOUT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::sta_misc_dbg_0                             */
/* Register template: elb_apm0_csr::sta_misc_dbg_0                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 284 */
/* Field member: elb_apm0_csr::sta_misc_dbg_0.nCOMMIRQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_MSB 11
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_LSB 8
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_STA_MISC_DBG_0_NCOMMIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::sta_misc_dbg_0.COMMTX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_MSB 7
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_LSB 4
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMTX_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::sta_misc_dbg_0.COMMRX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_MSB 3
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_LSB 0
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_MISC_DBG_0_COMMRX_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::sta_IRQ_0                                  */
/* Register template: elb_apm0_csr::sta_IRQ_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 293 */
/* Field member: elb_apm0_csr::sta_IRQ_0.nVCPUMNTIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_MSB 5
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_LSB 2
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_WIDTH 4
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_FIELD_MASK 0x0000003c
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_GET(x) (((x) & 0x0000003c) >> 2)
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_SET(x) (((x) << 2) & 0x0000003c)
#define ELB_APM0_CSR_STA_IRQ_0_NVCPUMNTIRQ_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm0_csr::sta_IRQ_0.nINTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_MSB 1
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_LSB 1
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_WIDTH 1
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_STA_IRQ_0_NINTERRIRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::sta_IRQ_0.nEXTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_MSB 0
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_LSB 0
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_WIDTH 1
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_IRQ_0_NEXTERRIRQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm0_csr::sta_misc_0                            */
/* Wide Register template: elb_apm0_csr::sta_misc_0                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 303 */
#define ELB_APM0_CSR_STA_MISC_0_SIZE 0x2
#define ELB_APM0_CSR_STA_MISC_0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2                 */
/* Register template: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 303 */
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.STANDBYWFI       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_MSB 31
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_LSB 28
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_FIELD_MASK 0xf0000000
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFI_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.STANDBYWFE       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_MSB 27
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_LSB 24
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_FIELD_MASK 0x0f000000
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_STANDBYWFE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.SMPEN            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_MSB 23
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_LSB 20
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_FIELD_MASK 0x00f00000
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_SET(x) \
   (((x) << 20) & 0x00f00000)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_SMPEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.RDMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_MSB 19
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_LSB 12
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_WIDTH 8
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_FIELD_MASK 0x000ff000
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_SET(x) \
   (((x) << 12) & 0x000ff000)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_RDMEMATTRM_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.WRMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_MSB 11
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_LSB 4
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_WIDTH 8
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_FIELD_MASK 0x00000ff0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WRMEMATTRM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_0_2.WARMRSTREQ       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_MSB 3
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_LSB 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_WIDTH 4
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_0_2_WARMRSTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::sta_misc_0::sta_misc_0_1_2                 */
/* Register template: elb_apm0_csr::sta_misc_0::sta_misc_0_1_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 303 */
/* Field member: elb_apm0_csr::sta_misc_0::sta_misc_0_1_2.STANDBYWFIL2     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_MSB 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_LSB 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_WIDTH 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_READ_ACCESS 1
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_MISC_0_STA_MISC_0_1_2_STANDBYWFIL2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_VSIG_0                                 */
/* Register template: elb_apm0_csr::cfg_VSIG_0                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 316 */
/* Field member: elb_apm0_csr::cfg_VSIG_0.CLREXMONREQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_MSB 0
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_LSB 0
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_WIDTH 1
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_RESET 0x0
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_VSIG_0_CLREXMONREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_VSIG_0                                 */
/* Register template: elb_apm0_csr::sta_VSIG_0                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 323 */
/* Field member: elb_apm0_csr::sta_VSIG_0.CLREXMONACK                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_MSB 0
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_LSB 0
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_WIDTH 1
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_READ_ACCESS 1
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_VSIG_0_CLREXMONACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm0_csr::cfg_misc_dbg_0                        */
/* Wide Register template: elb_apm0_csr::cfg_misc_dbg_0                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 330 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_SIZE 0x2
#define ELB_APM0_CSR_CFG_MISC_DBG_0_BYTE_SIZE 0x8

/* Register type: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2         */
/* Register template: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 330 */
/* Field member: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2.DBGROMADDR_30_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_MSB 31
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_LSB 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_WIDTH 31
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_RESET 0x00060140
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_0_2.DBGROMADDRV */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_MSB 0
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_LSB 0
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_WIDTH 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_RESET 0x1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_0_2_DBGROMADDRV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_1_2         */
/* Register template: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_1_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 330 */
/* Field member: elb_apm0_csr::cfg_misc_dbg_0::cfg_misc_dbg_0_1_2.DBGROMADDR_31_31 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_MSB 0
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_LSB 0
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_WIDTH 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_RESET 0x0
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_MISC_DBG_0_CFG_MISC_DBG_0_1_2_DBGROMADDR_31_31_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_dstream_0                              */
/* Register template: elb_apm0_csr::sta_dstream_0                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 341 */
/* Field member: elb_apm0_csr::sta_dstream_0.DBGRSTREQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_MSB 7
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_LSB 4
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_WIDTH 4
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_READ_ACCESS 1
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGRSTREQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::sta_dstream_0.DBGACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_MSB 3
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_LSB 0
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_WIDTH 4
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_READ_ACCESS 1
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_STA_DSTREAM_0_DBGACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::sta_nts_0                                  */
/* Register template: elb_apm0_csr::sta_nts_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 349 */
/* Field member: elb_apm0_csr::sta_nts_0.TSSYNCREADYS_TS                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_MSB 0
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_LSB 0
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_WIDTH 1
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_READ_ACCESS 1
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_NTS_0_TSSYNCREADYS_TS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_nts_0                                  */
/* Register template: elb_apm0_csr::cfg_nts_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 356 */
/* Field member: elb_apm0_csr::cfg_nts_0.TSSYNCS_TS                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_MSB 8
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_LSB 7
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_WIDTH 2
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_RESET 0x0
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_FIELD_MASK 0x00000180
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_GET(x) (((x) & 0x00000180) >> 7)
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_SET(x) (((x) << 7) & 0x00000180)
#define ELB_APM0_CSR_CFG_NTS_0_TSSYNCS_TS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: elb_apm0_csr::cfg_nts_0.TSBITS_TS                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_MSB 6
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_LSB 0
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_WIDTH 7
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_RESET 0x00
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_FIELD_MASK 0x0000007f
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_GET(x) ((x) & 0x0000007f)
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_SET(x) ((x) & 0x0000007f)
#define ELB_APM0_CSR_CFG_NTS_0_TSBITS_TS_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_apm0_csr::cfg_ACP_0                                  */
/* Register template: elb_apm0_csr::cfg_ACP_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 364 */
/* Field member: elb_apm0_csr::cfg_ACP_0.ACINACTM                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_MSB 1
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_LSB 1
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_WIDTH 1
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_RESET 0x0
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_CFG_ACP_0_ACINACTM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::cfg_ACP_0.AINACTS                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_MSB 0
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_LSB 0
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_WIDTH 1
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_RESET 0x0
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_ACP_0_AINACTS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_EV_0                                   */
/* Register template: elb_apm0_csr::cfg_EV_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 373 */
/* Field member: elb_apm0_csr::cfg_EV_0.EVENTI                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_MSB 0
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_LSB 0
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_WIDTH 1
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_RESET 0x0
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_EV_0_EVENTI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_EV_0                                   */
/* Register template: elb_apm0_csr::sta_EV_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 380 */
/* Field member: elb_apm0_csr::sta_EV_0.EVENTO                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_EV_0_EVENTO_MSB 0
#define ELB_APM0_CSR_STA_EV_0_EVENTO_LSB 0
#define ELB_APM0_CSR_STA_EV_0_EVENTO_WIDTH 1
#define ELB_APM0_CSR_STA_EV_0_EVENTO_READ_ACCESS 1
#define ELB_APM0_CSR_STA_EV_0_EVENTO_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_EV_0_EVENTO_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_EV_0_EVENTO_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_EV_0_EVENTO_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_EV_0_EVENTO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_L2_0                                   */
/* Register template: elb_apm0_csr::cfg_L2_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 387 */
/* Field member: elb_apm0_csr::cfg_L2_0.L2FLUSHREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_MSB 0
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_LSB 0
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_WIDTH 1
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_RESET 0x0
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_L2_0_L2FLUSHREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::sta_L2_0                                   */
/* Register template: elb_apm0_csr::sta_L2_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 394 */
/* Field member: elb_apm0_csr::sta_L2_0.L2FLUSHDONE                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_MSB 0
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_LSB 0
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_WIDTH 1
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_READ_ACCESS 1
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_WRITE_ACCESS 0
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_STA_L2_0_L2FLUSHDONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm0_csr::cfg_AUTH_0                                 */
/* Register template: elb_apm0_csr::cfg_AUTH_0                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 401 */
/* Field member: elb_apm0_csr::cfg_AUTH_0.NIDEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_MSB 15
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_LSB 12
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_WIDTH 4
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_RESET 0xf
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_FIELD_MASK 0x0000f000
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM0_CSR_CFG_AUTH_0_NIDEN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm0_csr::cfg_AUTH_0.SPIDEN                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_MSB 11
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_LSB 8
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_WIDTH 4
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_RESET 0xf
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_CFG_AUTH_0_SPIDEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::cfg_AUTH_0.SPNIDEN                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_MSB 7
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_LSB 4
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_WIDTH 4
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_RESET 0xf
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_CFG_AUTH_0_SPNIDEN_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::cfg_AUTH_0.DBGEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_MSB 3
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_LSB 0
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_WIDTH 4
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_RESET 0xf
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_FIELD_MASK 0x0000000f
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_GET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_SET(x) ((x) & 0x0000000f)
#define ELB_APM0_CSR_CFG_AUTH_0_DBGEN_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm0_csr::cfg_arm_0                                  */
/* Register template: elb_apm0_csr::cfg_arm_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 411 */
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETTS                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_MSB 26
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_LSB 26
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_FIELD_MASK 0x04000000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_GET(x) (((x) & 0x04000000) >> 26)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETTS_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETICCT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_MSB 25
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_LSB 25
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_FIELD_MASK 0x02000000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICCT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETICDT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_MSB 24
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_LSB 24
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_FIELD_MASK 0x01000000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETICDT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETRDL                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_MSB 23
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_LSB 23
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_FIELD_MASK 0x00800000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_GET(x) (((x) & 0x00800000) >> 23)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETRDL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETGIC                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_MSB 22
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_LSB 22
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_FIELD_MASK 0x00400000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_GET(x) (((x) & 0x00400000) >> 22)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETGIC_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETEDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_MSB 21
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_LSB 21
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_FIELD_MASK 0x00200000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETEDBG_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETCNT                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_MSB 20
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_LSB 20
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_FIELD_MASK 0x00100000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETCNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETATB                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_MSB 19
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_LSB 19
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_FIELD_MASK 0x00080000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETATB_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETACP                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_MSB 18
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_LSB 18
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_FIELD_MASK 0x00040000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACP_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETACE                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_MSB 17
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_LSB 17
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_FIELD_MASK 0x00020000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_GET(x) (((x) & 0x00020000) >> 17)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETACE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nPRESETDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_MSB 16
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_LSB 16
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_FIELD_MASK 0x00010000
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NPRESETDBG_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_VINITHI                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_MSB 15
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_LSB 12
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_WIDTH 4
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_RESET 0x0
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_FIELD_MASK 0x0000f000
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM0_CSR_CFG_ARM_0_OV_VINITHI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nCPUPORESET                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_MSB 11
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_LSB 8
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_WIDTH 4
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_RESET 0xf
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_FIELD_MASK 0x00000f00
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCPUPORESET_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nCORERESET                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_MSB 7
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_LSB 4
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_WIDTH 4
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_RESET 0x0
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_FIELD_MASK 0x000000f0
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NCORERESET_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_filler                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_MSB 3
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_LSB 3
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_RESET 0x0
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_FIELD_MASK 0x00000008
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_SET(x) (((x) << 3) & 0x00000008)
#define ELB_APM0_CSR_CFG_ARM_0_OV_FILLER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nL2RESET                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_MSB 2
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_LSB 2
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_FIELD_MASK 0x00000004
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_SET(x) (((x) << 2) & 0x00000004)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NL2RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm0_csr::cfg_arm_0.ov_nRESETPOR                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_MSB 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_LSB 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_RESET 0x1
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_FIELD_MASK 0x00000002
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM0_CSR_CFG_ARM_0_OV_NRESETPOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm0_csr::cfg_arm_0.cfg_override                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_MSB 0
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_LSB 0
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_WIDTH 1
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_READ_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_WRITE_ACCESS 1
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_RESET 0x0
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_FIELD_MASK 0x00000001
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_GET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_SET(x) ((x) & 0x00000001)
#define ELB_APM0_CSR_CFG_ARM_0_CFG_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_apm1_csr                                           */
/* Addressmap template: elb_apm1_csr                                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 2 */
#define ELB_APM1_CSR_SIZE 0x40
#define ELB_APM1_CSR_BYTE_SIZE 0x100
/* Register member: elb_apm1_csr.sta_cpu1_pll                              */
/* Register type referenced: elb_apm1_csr::sta_cpu1_pll                    */
/* Register template referenced: elb_apm1_csr::sta_cpu1_pll                */
#define ELB_APM1_CSR_STA_CPU1_PLL_OFFSET 0x0
#define ELB_APM1_CSR_STA_CPU1_PLL_BYTE_OFFSET 0x0
#define ELB_APM1_CSR_STA_CPU1_PLL_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CPU1_PLL_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CPU1_PLL_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_CPU1_PLL_RESET_MASK 0xfffffffc
#define ELB_APM1_CSR_STA_CPU1_PLL_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_CPU1_PLL_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm1_csr.cfg_cpu0_flash_C1                    */
/* Wide Register type referenced: elb_apm1_csr::cfg_cpu0_flash_C1          */
/* Wide Register template referenced: elb_apm1_csr::cfg_cpu0_flash_C1      */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_OFFSET 0x2
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_BYTE_OFFSET 0x8
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_cpu0_flash_C1.cfg_cpu0_flash_C1_0_2  */
/* Register type referenced: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_0_2 */
/* Register template referenced: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_0_2 */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_OFFSET 0x2
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_BYTE_OFFSET 0x8
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RESET_VALUE 0x70100000
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_cpu0_flash_C1.cfg_cpu0_flash_C1_1_2  */
/* Register type referenced: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_1_2 */
/* Register template referenced: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_1_2 */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_OFFSET 0x3
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_BYTE_OFFSET 0xc
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm1_csr.cfg_cpu0_C1                          */
/* Wide Register type referenced: elb_apm1_csr::cfg_cpu0_C1                */
/* Wide Register template referenced: elb_apm1_csr::cfg_cpu0_C1            */
#define ELB_APM1_CSR_CFG_CPU0_C1_OFFSET 0x4
#define ELB_APM1_CSR_CFG_CPU0_C1_BYTE_OFFSET 0x10
#define ELB_APM1_CSR_CFG_CPU0_C1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_cpu0_C1.cfg_cpu0_C1_0_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_0_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_0_2 */
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_OFFSET 0x4
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_BYTE_OFFSET 0x10
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RESET_VALUE 0x00400000
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_cpu0_C1.cfg_cpu0_C1_1_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_1_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_1_2 */
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_OFFSET 0x5
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_BYTE_OFFSET 0x14
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm1_csr.cfg_cpu1_C1                          */
/* Wide Register type referenced: elb_apm1_csr::cfg_cpu1_C1                */
/* Wide Register template referenced: elb_apm1_csr::cfg_cpu1_C1            */
#define ELB_APM1_CSR_CFG_CPU1_C1_OFFSET 0x6
#define ELB_APM1_CSR_CFG_CPU1_C1_BYTE_OFFSET 0x18
#define ELB_APM1_CSR_CFG_CPU1_C1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_cpu1_C1.cfg_cpu1_C1_0_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_0_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_0_2 */
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_OFFSET 0x6
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_BYTE_OFFSET 0x18
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RESET_VALUE 0x00400000
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_cpu1_C1.cfg_cpu1_C1_1_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_1_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_1_2 */
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_OFFSET 0x7
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_BYTE_OFFSET 0x1c
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm1_csr.cfg_cpu2_C1                          */
/* Wide Register type referenced: elb_apm1_csr::cfg_cpu2_C1                */
/* Wide Register template referenced: elb_apm1_csr::cfg_cpu2_C1            */
#define ELB_APM1_CSR_CFG_CPU2_C1_OFFSET 0x8
#define ELB_APM1_CSR_CFG_CPU2_C1_BYTE_OFFSET 0x20
#define ELB_APM1_CSR_CFG_CPU2_C1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_cpu2_C1.cfg_cpu2_C1_0_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_0_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_0_2 */
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_OFFSET 0x8
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_BYTE_OFFSET 0x20
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RESET_VALUE 0x00400000
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_cpu2_C1.cfg_cpu2_C1_1_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_1_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_1_2 */
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_OFFSET 0x9
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_BYTE_OFFSET 0x24
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm1_csr.cfg_cpu3_C1                          */
/* Wide Register type referenced: elb_apm1_csr::cfg_cpu3_C1                */
/* Wide Register template referenced: elb_apm1_csr::cfg_cpu3_C1            */
#define ELB_APM1_CSR_CFG_CPU3_C1_OFFSET 0xa
#define ELB_APM1_CSR_CFG_CPU3_C1_BYTE_OFFSET 0x28
#define ELB_APM1_CSR_CFG_CPU3_C1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_cpu3_C1.cfg_cpu3_C1_0_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_0_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_0_2 */
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_OFFSET 0xa
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_BYTE_OFFSET 0x28
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RESET_VALUE 0x00400000
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_cpu3_C1.cfg_cpu3_C1_1_2              */
/* Register type referenced: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_1_2    */
/* Register template referenced: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_1_2 */
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_OFFSET 0xb
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_BYTE_OFFSET 0x2c
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm1_csr.cfg_static_1                         */
/* Wide Register type referenced: elb_apm1_csr::cfg_static_1               */
/* Wide Register template referenced: elb_apm1_csr::cfg_static_1           */
#define ELB_APM1_CSR_CFG_STATIC_1_OFFSET 0xc
#define ELB_APM1_CSR_CFG_STATIC_1_BYTE_OFFSET 0x30
#define ELB_APM1_CSR_CFG_STATIC_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_static_1.cfg_static_1_0_3            */
/* Register type referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3  */
/* Register template referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_OFFSET 0xc
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BYTE_OFFSET 0x30
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_RESET_VALUE 0xbc000040
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_static_1.cfg_static_1_1_3            */
/* Register type referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3  */
/* Register template referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_OFFSET 0xd
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BYTE_OFFSET 0x34
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_RESET_VALUE 0x00600003
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_static_1.cfg_static_1_2_3            */
/* Register type referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_2_3  */
/* Register template referenced: elb_apm1_csr::cfg_static_1::cfg_static_1_2_3 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_OFFSET 0xe
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_BYTE_OFFSET 0x38
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm1_csr.cfg_cpu_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_cpu_1                       */
/* Register template referenced: elb_apm1_csr::cfg_cpu_1                   */
#define ELB_APM1_CSR_CFG_CPU_1_OFFSET 0x10
#define ELB_APM1_CSR_CFG_CPU_1_BYTE_OFFSET 0x40
#define ELB_APM1_CSR_CFG_CPU_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU_1_RESET_VALUE 0x0000000f
#define ELB_APM1_CSR_CFG_CPU_1_RESET_MASK 0xffffff0f
#define ELB_APM1_CSR_CFG_CPU_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU_1_WRITE_MASK 0x0000000f
/* Register member: elb_apm1_csr.cfg_irq_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_irq_1                       */
/* Register template referenced: elb_apm1_csr::cfg_irq_1                   */
#define ELB_APM1_CSR_CFG_IRQ_1_OFFSET 0x11
#define ELB_APM1_CSR_CFG_IRQ_1_BYTE_OFFSET 0x44
#define ELB_APM1_CSR_CFG_IRQ_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_RESET_VALUE 0x000fffff
#define ELB_APM1_CSR_CFG_IRQ_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_IRQ_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_IRQ_1_WRITE_MASK 0x000fffff
/* Wide Register member: elb_apm1_csr.sta_AT_1                             */
/* Wide Register type referenced: elb_apm1_csr::sta_AT_1                   */
/* Wide Register template referenced: elb_apm1_csr::sta_AT_1               */
#define ELB_APM1_CSR_STA_AT_1_OFFSET 0x18
#define ELB_APM1_CSR_STA_AT_1_BYTE_OFFSET 0x60
#define ELB_APM1_CSR_STA_AT_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_WRITE_ACCESS 0
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_0_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_OFFSET 0x18
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_BYTE_OFFSET 0x60
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_1_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_OFFSET 0x19
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_BYTE_OFFSET 0x64
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_2_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_OFFSET 0x1a
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_BYTE_OFFSET 0x68
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_3_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_OFFSET 0x1b
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_BYTE_OFFSET 0x6c
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_4_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_OFFSET 0x1c
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_BYTE_OFFSET 0x70
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_AT_1.sta_AT_1_5_6                    */
/* Register type referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6          */
/* Register template referenced: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6      */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_OFFSET 0x1d
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_BYTE_OFFSET 0x74
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_RESET_MASK 0xfffff000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.sta_timer_1                               */
/* Register type referenced: elb_apm1_csr::sta_timer_1                     */
/* Register template referenced: elb_apm1_csr::sta_timer_1                 */
#define ELB_APM1_CSR_STA_TIMER_1_OFFSET 0x20
#define ELB_APM1_CSR_STA_TIMER_1_BYTE_OFFSET 0x80
#define ELB_APM1_CSR_STA_TIMER_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_TIMER_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_TIMER_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_TIMER_1_RESET_MASK 0xffff0000
#define ELB_APM1_CSR_STA_TIMER_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_TIMER_1_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm1_csr.sta_pmu_1                            */
/* Wide Register type referenced: elb_apm1_csr::sta_pmu_1                  */
/* Wide Register template referenced: elb_apm1_csr::sta_pmu_1              */
#define ELB_APM1_CSR_STA_PMU_1_OFFSET 0x24
#define ELB_APM1_CSR_STA_PMU_1_BYTE_OFFSET 0x90
#define ELB_APM1_CSR_STA_PMU_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_WRITE_ACCESS 0
/* Register member: elb_apm1_csr::sta_pmu_1.sta_pmu_1_0_4                  */
/* Register type referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4        */
/* Register template referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4    */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_OFFSET 0x24
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_BYTE_OFFSET 0x90
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_pmu_1.sta_pmu_1_1_4                  */
/* Register type referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4        */
/* Register template referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4    */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_OFFSET 0x25
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_BYTE_OFFSET 0x94
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_pmu_1.sta_pmu_1_2_4                  */
/* Register type referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4        */
/* Register template referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4    */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_OFFSET 0x26
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_BYTE_OFFSET 0x98
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_pmu_1.sta_pmu_1_3_4                  */
/* Register type referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4        */
/* Register template referenced: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4    */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_OFFSET 0x27
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_BYTE_OFFSET 0x9c
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_RESET_MASK 0xfffff000
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.cfg_pmu_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_pmu_1                       */
/* Register template referenced: elb_apm1_csr::cfg_pmu_1                   */
#define ELB_APM1_CSR_CFG_PMU_1_OFFSET 0x28
#define ELB_APM1_CSR_CFG_PMU_1_BYTE_OFFSET 0xa0
#define ELB_APM1_CSR_CFG_PMU_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_PMU_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_PMU_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_PMU_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_PMU_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_PMU_1_WRITE_MASK 0x0000000f
/* Register member: elb_apm1_csr.cfg_CTI_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_CTI_1                       */
/* Register template referenced: elb_apm1_csr::cfg_CTI_1                   */
#define ELB_APM1_CSR_CFG_CTI_1_OFFSET 0x29
#define ELB_APM1_CSR_CFG_CTI_1_BYTE_OFFSET 0xa4
#define ELB_APM1_CSR_CFG_CTI_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CTI_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CTI_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_CTI_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CTI_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CTI_1_WRITE_MASK 0x0000000f
/* Register member: elb_apm1_csr.sta_CTI_1                                 */
/* Register type referenced: elb_apm1_csr::sta_CTI_1                       */
/* Register template referenced: elb_apm1_csr::sta_CTI_1                   */
#define ELB_APM1_CSR_STA_CTI_1_OFFSET 0x2a
#define ELB_APM1_CSR_STA_CTI_1_BYTE_OFFSET 0xa8
#define ELB_APM1_CSR_STA_CTI_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CTI_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CTI_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_CTI_1_RESET_MASK 0xfffff000
#define ELB_APM1_CSR_STA_CTI_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_CTI_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.sta_misc_dbg_1                            */
/* Register type referenced: elb_apm1_csr::sta_misc_dbg_1                  */
/* Register template referenced: elb_apm1_csr::sta_misc_dbg_1              */
#define ELB_APM1_CSR_STA_MISC_DBG_1_OFFSET 0x2b
#define ELB_APM1_CSR_STA_MISC_DBG_1_BYTE_OFFSET 0xac
#define ELB_APM1_CSR_STA_MISC_DBG_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_DBG_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_DBG_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_MISC_DBG_1_RESET_MASK 0xfffff000
#define ELB_APM1_CSR_STA_MISC_DBG_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_MISC_DBG_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.sta_IRQ_1                                 */
/* Register type referenced: elb_apm1_csr::sta_IRQ_1                       */
/* Register template referenced: elb_apm1_csr::sta_IRQ_1                   */
#define ELB_APM1_CSR_STA_IRQ_1_OFFSET 0x2c
#define ELB_APM1_CSR_STA_IRQ_1_BYTE_OFFSET 0xb0
#define ELB_APM1_CSR_STA_IRQ_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_IRQ_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_IRQ_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_IRQ_1_RESET_MASK 0xffffffc0
#define ELB_APM1_CSR_STA_IRQ_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_IRQ_1_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm1_csr.sta_misc_1                           */
/* Wide Register type referenced: elb_apm1_csr::sta_misc_1                 */
/* Wide Register template referenced: elb_apm1_csr::sta_misc_1             */
#define ELB_APM1_CSR_STA_MISC_1_OFFSET 0x2e
#define ELB_APM1_CSR_STA_MISC_1_BYTE_OFFSET 0xb8
#define ELB_APM1_CSR_STA_MISC_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_WRITE_ACCESS 0
/* Register member: elb_apm1_csr::sta_misc_1.sta_misc_1_0_2                */
/* Register type referenced: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2      */
/* Register template referenced: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2  */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_OFFSET 0x2e
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_BYTE_OFFSET 0xb8
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr::sta_misc_1.sta_misc_1_1_2                */
/* Register type referenced: elb_apm1_csr::sta_misc_1::sta_misc_1_1_2      */
/* Register template referenced: elb_apm1_csr::sta_misc_1::sta_misc_1_1_2  */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_OFFSET 0x2f
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_BYTE_OFFSET 0xbc
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_RESET_MASK 0xfffffffe
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.cfg_VSIG_1                                */
/* Register type referenced: elb_apm1_csr::cfg_VSIG_1                      */
/* Register template referenced: elb_apm1_csr::cfg_VSIG_1                  */
#define ELB_APM1_CSR_CFG_VSIG_1_OFFSET 0x30
#define ELB_APM1_CSR_CFG_VSIG_1_BYTE_OFFSET 0xc0
#define ELB_APM1_CSR_CFG_VSIG_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_VSIG_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_VSIG_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_VSIG_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_VSIG_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_VSIG_1_WRITE_MASK 0x00000001
/* Register member: elb_apm1_csr.sta_VSIG_1                                */
/* Register type referenced: elb_apm1_csr::sta_VSIG_1                      */
/* Register template referenced: elb_apm1_csr::sta_VSIG_1                  */
#define ELB_APM1_CSR_STA_VSIG_1_OFFSET 0x31
#define ELB_APM1_CSR_STA_VSIG_1_BYTE_OFFSET 0xc4
#define ELB_APM1_CSR_STA_VSIG_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_VSIG_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_VSIG_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_VSIG_1_RESET_MASK 0xfffffffe
#define ELB_APM1_CSR_STA_VSIG_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_VSIG_1_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm1_csr.cfg_misc_dbg_1                       */
/* Wide Register type referenced: elb_apm1_csr::cfg_misc_dbg_1             */
/* Wide Register template referenced: elb_apm1_csr::cfg_misc_dbg_1         */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_OFFSET 0x32
#define ELB_APM1_CSR_CFG_MISC_DBG_1_BYTE_OFFSET 0xc8
#define ELB_APM1_CSR_CFG_MISC_DBG_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_WRITE_ACCESS 1
/* Register member: elb_apm1_csr::cfg_misc_dbg_1.cfg_misc_dbg_1_0_2        */
/* Register type referenced: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2 */
/* Register template referenced: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_OFFSET 0x32
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_BYTE_OFFSET 0xc8
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_RESET_VALUE 0x000c0281
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm1_csr::cfg_misc_dbg_1.cfg_misc_dbg_1_1_2        */
/* Register type referenced: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_1_2 */
/* Register template referenced: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_1_2 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_OFFSET 0x33
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_BYTE_OFFSET 0xcc
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_WRITE_MASK 0x00000001
/* Register member: elb_apm1_csr.sta_dstream_1                             */
/* Register type referenced: elb_apm1_csr::sta_dstream_1                   */
/* Register template referenced: elb_apm1_csr::sta_dstream_1               */
#define ELB_APM1_CSR_STA_DSTREAM_1_OFFSET 0x34
#define ELB_APM1_CSR_STA_DSTREAM_1_BYTE_OFFSET 0xd0
#define ELB_APM1_CSR_STA_DSTREAM_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_DSTREAM_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_DSTREAM_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_DSTREAM_1_RESET_MASK 0xffffff00
#define ELB_APM1_CSR_STA_DSTREAM_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_DSTREAM_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.sta_nts_1                                 */
/* Register type referenced: elb_apm1_csr::sta_nts_1                       */
/* Register template referenced: elb_apm1_csr::sta_nts_1                   */
#define ELB_APM1_CSR_STA_NTS_1_OFFSET 0x35
#define ELB_APM1_CSR_STA_NTS_1_BYTE_OFFSET 0xd4
#define ELB_APM1_CSR_STA_NTS_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_NTS_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_NTS_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_NTS_1_RESET_MASK 0xfffffffe
#define ELB_APM1_CSR_STA_NTS_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_NTS_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.cfg_nts_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_nts_1                       */
/* Register template referenced: elb_apm1_csr::cfg_nts_1                   */
#define ELB_APM1_CSR_CFG_NTS_1_OFFSET 0x36
#define ELB_APM1_CSR_CFG_NTS_1_BYTE_OFFSET 0xd8
#define ELB_APM1_CSR_CFG_NTS_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_NTS_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_NTS_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_NTS_1_WRITE_MASK 0x000001ff
/* Register member: elb_apm1_csr.cfg_ACP_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_ACP_1                       */
/* Register template referenced: elb_apm1_csr::cfg_ACP_1                   */
#define ELB_APM1_CSR_CFG_ACP_1_OFFSET 0x37
#define ELB_APM1_CSR_CFG_ACP_1_BYTE_OFFSET 0xdc
#define ELB_APM1_CSR_CFG_ACP_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_ACP_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_ACP_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_ACP_1_WRITE_MASK 0x00000003
/* Register member: elb_apm1_csr.cfg_EV_1                                  */
/* Register type referenced: elb_apm1_csr::cfg_EV_1                        */
/* Register template referenced: elb_apm1_csr::cfg_EV_1                    */
#define ELB_APM1_CSR_CFG_EV_1_OFFSET 0x38
#define ELB_APM1_CSR_CFG_EV_1_BYTE_OFFSET 0xe0
#define ELB_APM1_CSR_CFG_EV_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_EV_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_EV_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_EV_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_EV_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_EV_1_WRITE_MASK 0x00000001
/* Register member: elb_apm1_csr.sta_EV_1                                  */
/* Register type referenced: elb_apm1_csr::sta_EV_1                        */
/* Register template referenced: elb_apm1_csr::sta_EV_1                    */
#define ELB_APM1_CSR_STA_EV_1_OFFSET 0x39
#define ELB_APM1_CSR_STA_EV_1_BYTE_OFFSET 0xe4
#define ELB_APM1_CSR_STA_EV_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_EV_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_EV_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_EV_1_RESET_MASK 0xfffffffe
#define ELB_APM1_CSR_STA_EV_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_EV_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.cfg_L2_1                                  */
/* Register type referenced: elb_apm1_csr::cfg_L2_1                        */
/* Register template referenced: elb_apm1_csr::cfg_L2_1                    */
#define ELB_APM1_CSR_CFG_L2_1_OFFSET 0x3a
#define ELB_APM1_CSR_CFG_L2_1_BYTE_OFFSET 0xe8
#define ELB_APM1_CSR_CFG_L2_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_L2_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_L2_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_L2_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_L2_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_L2_1_WRITE_MASK 0x00000001
/* Register member: elb_apm1_csr.sta_L2_1                                  */
/* Register type referenced: elb_apm1_csr::sta_L2_1                        */
/* Register template referenced: elb_apm1_csr::sta_L2_1                    */
#define ELB_APM1_CSR_STA_L2_1_OFFSET 0x3b
#define ELB_APM1_CSR_STA_L2_1_BYTE_OFFSET 0xec
#define ELB_APM1_CSR_STA_L2_1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_L2_1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_L2_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_STA_L2_1_RESET_MASK 0xfffffffe
#define ELB_APM1_CSR_STA_L2_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_STA_L2_1_WRITE_MASK 0x00000000
/* Register member: elb_apm1_csr.cfg_AUTH_1                                */
/* Register type referenced: elb_apm1_csr::cfg_AUTH_1                      */
/* Register template referenced: elb_apm1_csr::cfg_AUTH_1                  */
#define ELB_APM1_CSR_CFG_AUTH_1_OFFSET 0x3c
#define ELB_APM1_CSR_CFG_AUTH_1_BYTE_OFFSET 0xf0
#define ELB_APM1_CSR_CFG_AUTH_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_RESET_VALUE 0x0000ffff
#define ELB_APM1_CSR_CFG_AUTH_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_AUTH_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_AUTH_1_WRITE_MASK 0x0000ffff
/* Register member: elb_apm1_csr.cfg_arm_1                                 */
/* Register type referenced: elb_apm1_csr::cfg_arm_1                       */
/* Register template referenced: elb_apm1_csr::cfg_arm_1                   */
#define ELB_APM1_CSR_CFG_ARM_1_OFFSET 0x3d
#define ELB_APM1_CSR_CFG_ARM_1_BYTE_OFFSET 0xf4
#define ELB_APM1_CSR_CFG_ARM_1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_RESET_VALUE 0x00000000
#define ELB_APM1_CSR_CFG_ARM_1_RESET_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_ARM_1_READ_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_ARM_1_WRITE_MASK 0x07ffffff

/* Register type: elb_apm1_csr::sta_cpu1_pll                               */
/* Register template: elb_apm1_csr::sta_cpu1_pll                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 125 */
/* Field member: elb_apm1_csr::sta_cpu1_pll.aux_mdiv_sw_done               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_MSB 1
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_LSB 1
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_WIDTH 1
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_STA_CPU1_PLL_AUX_MDIV_SW_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::sta_cpu1_pll.lock                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_MSB 0
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_LSB 0
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_WIDTH 1
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_CPU1_PLL_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm1_csr::cfg_cpu0_flash_C1                     */
/* Wide Register template: elb_apm1_csr::cfg_cpu0_flash_C1                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 133 */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_SIZE 0x2
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_0_2   */
/* Register template: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_0_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 133 */
/* Field member: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_RESET 0x70100000
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_1_2   */
/* Register template: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_1_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 133 */
/* Field member: elb_apm1_csr::cfg_cpu0_flash_C1::cfg_cpu0_flash_C1_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU0_FLASH_C1_CFG_CPU0_FLASH_C1_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm1_csr::cfg_cpu0_C1                           */
/* Wide Register template: elb_apm1_csr::cfg_cpu0_C1                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 140 */
#define ELB_APM1_CSR_CFG_CPU0_C1_SIZE 0x2
#define ELB_APM1_CSR_CFG_CPU0_C1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_0_2               */
/* Register template: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 140 */
/* Field member: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_1_2               */
/* Register template: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 140 */
/* Field member: elb_apm1_csr::cfg_cpu0_C1::cfg_cpu0_C1_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU0_C1_CFG_CPU0_C1_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm1_csr::cfg_cpu1_C1                           */
/* Wide Register template: elb_apm1_csr::cfg_cpu1_C1                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 147 */
#define ELB_APM1_CSR_CFG_CPU1_C1_SIZE 0x2
#define ELB_APM1_CSR_CFG_CPU1_C1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_0_2               */
/* Register template: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 147 */
/* Field member: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_1_2               */
/* Register template: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 147 */
/* Field member: elb_apm1_csr::cfg_cpu1_C1::cfg_cpu1_C1_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU1_C1_CFG_CPU1_C1_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm1_csr::cfg_cpu2_C1                           */
/* Wide Register template: elb_apm1_csr::cfg_cpu2_C1                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 154 */
#define ELB_APM1_CSR_CFG_CPU2_C1_SIZE 0x2
#define ELB_APM1_CSR_CFG_CPU2_C1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_0_2               */
/* Register template: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 154 */
/* Field member: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_1_2               */
/* Register template: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 154 */
/* Field member: elb_apm1_csr::cfg_cpu2_C1::cfg_cpu2_C1_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU2_C1_CFG_CPU2_C1_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm1_csr::cfg_cpu3_C1                           */
/* Wide Register template: elb_apm1_csr::cfg_cpu3_C1                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 161 */
#define ELB_APM1_CSR_CFG_CPU3_C1_SIZE 0x2
#define ELB_APM1_CSR_CFG_CPU3_C1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_0_2               */
/* Register template: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 161 */
/* Field member: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_1_2               */
/* Register template: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 161 */
/* Field member: elb_apm1_csr::cfg_cpu3_C1::cfg_cpu3_C1_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_CFG_CPU3_C1_CFG_CPU3_C1_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm1_csr::cfg_static_1                          */
/* Wide Register template: elb_apm1_csr::cfg_static_1                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 168 */
#define ELB_APM1_CSR_CFG_STATIC_1_SIZE 0x4
#define ELB_APM1_CSR_CFG_STATIC_1_BYTE_SIZE 0x10

/* Register type: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3             */
/* Register template: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 168 */
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.BROADCASTCACHEMAINT */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_MSB 31
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_LSB 31
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_RESET 0x1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_FIELD_MASK 0x80000000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_BROADCASTCACHEMAINT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.SYSBARDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_MSB 30
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_LSB 30
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_FIELD_MASK 0x40000000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_SYSBARDISABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.AA64nAA32    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_MSB 29
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_LSB 26
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_RESET 0xf
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_FIELD_MASK 0x3c000000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_AA64NAA32_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.CRYPTODISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_MSB 25
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_LSB 22
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_FIELD_MASK 0x03c00000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_SET(x) \
   (((x) << 22) & 0x03c00000)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CRYPTODISABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.CLUSTERIDAFF2 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_MSB 21
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_LSB 14
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_WIDTH 8
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_RESET 0x00
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_FIELD_MASK 0x003fc000
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF2_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.CLUSTERIDAFF1 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_MSB 13
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_LSB 6
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_WIDTH 8
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_RESET 0x01
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_FIELD_MASK 0x00003fc0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CLUSTERIDAFF1_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.CP15SDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_MSB 5
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_LSB 2
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_FIELD_MASK 0x0000003c
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_CP15SDISABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.L2RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_MSB 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_LSB 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_L2RSTDISABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_0_3.DBGL1RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_MSB 0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_LSB 0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_0_3_DBGL1RSTDISABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3             */
/* Register template: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 168 */
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3.PERIPHBASE_21_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_MSB 31
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_LSB 10
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_WIDTH 22
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_RESET 0x001800
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_FIELD_MASK 0xfffffc00
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_GET(x) \
   (((x) & 0xfffffc00) >> 10)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_SET(x) \
   (((x) << 10) & 0xfffffc00)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_PERIPHBASE_21_0_MODIFY(r, x) \
   ((((x) << 10) & 0xfffffc00) | ((r) & 0x000003ff))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3.CFGTE        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_MSB 9
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_LSB 6
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_FIELD_MASK 0x000003c0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_SET(x) \
   (((x) << 6) & 0x000003c0)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGTE_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3.CFGEND       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_MSB 5
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_LSB 2
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_FIELD_MASK 0x0000003c
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_CFGEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3.BROADCASTOUTER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_MSB 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_LSB 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_RESET 0x1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTOUTER_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_1_3.BROADCASTINNER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_MSB 0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_LSB 0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_WIDTH 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_RESET 0x1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_1_3_BROADCASTINNER_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_static_1::cfg_static_1_2_3             */
/* Register template: elb_apm1_csr::cfg_static_1::cfg_static_1_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 168 */
/* Field member: elb_apm1_csr::cfg_static_1::cfg_static_1_2_3.PERIPHBASE_25_22 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_MSB 3
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_LSB 0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_WIDTH 4
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_RESET 0x0
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_STATIC_1_CFG_STATIC_1_2_3_PERIPHBASE_25_22_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::cfg_cpu_1                                  */
/* Register template: elb_apm1_csr::cfg_cpu_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 188 */
/* Field member: elb_apm1_csr::cfg_cpu_1.sta_wake_request                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_MSB 7
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_LSB 4
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_WIDTH 4
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_WRITE_ACCESS 0
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_CFG_CPU_1_STA_WAKE_REQUEST_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::cfg_cpu_1.active                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_MSB 3
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_LSB 0
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_WIDTH 4
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_RESET 0xf
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_CPU_1_ACTIVE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::cfg_irq_1                                  */
/* Register template: elb_apm1_csr::cfg_irq_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 197 */
/* Field member: elb_apm1_csr::cfg_irq_1.nVSEI_mask                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_MSB 19
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_LSB 16
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_WIDTH 4
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_RESET 0xf
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_FIELD_MASK 0x000f0000
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_GET(x) (((x) & 0x000f0000) >> 16)
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_SET(x) (((x) << 16) & 0x000f0000)
#define ELB_APM1_CSR_CFG_IRQ_1_NVSEI_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_apm1_csr::cfg_irq_1.nSEI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_MSB 15
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_LSB 12
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_WIDTH 4
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_RESET 0xf
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_FIELD_MASK 0x0000f000
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM1_CSR_CFG_IRQ_1_NSEI_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm1_csr::cfg_irq_1.nREI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_MSB 11
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_LSB 8
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_WIDTH 4
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_RESET 0xf
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_CFG_IRQ_1_NREI_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::cfg_irq_1.nIRQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_MSB 7
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_LSB 4
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_WIDTH 4
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_RESET 0xf
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_CFG_IRQ_1_NIRQ_MASK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::cfg_irq_1.nFIQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_MSB 3
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_LSB 0
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_WIDTH 4
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_RESET 0xf
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_IRQ_1_NFIQ_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm1_csr::sta_AT_1                              */
/* Wide Register template: elb_apm1_csr::sta_AT_1                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
#define ELB_APM1_CSR_STA_AT_1_SIZE 0x8
#define ELB_APM1_CSR_STA_AT_1_BYTE_SIZE 0x20

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.ATDATAM0_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_MSB 31
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_LSB 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_WIDTH 20
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_FIELD_MASK 0xfffff000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATDATAM0_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.ATBYTESM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_LSB 10
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_WIDTH 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_FIELD_MASK 0x00000c00
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.ATBYTESM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_MSB 9
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_LSB 8
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_WIDTH 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_FIELD_MASK 0x00000300
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.ATBYTESM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_MSB 7
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_LSB 6
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_WIDTH 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_FIELD_MASK 0x000000c0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM1_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.ATBYTESM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_MSB 5
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_LSB 4
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_WIDTH 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_FIELD_MASK 0x00000030
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_ATBYTESM0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.AFREADYM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_MSB 3
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_LSB 3
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_FIELD_MASK 0x00000008
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.AFREADYM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_MSB 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_LSB 2
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_FIELD_MASK 0x00000004
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.AFREADYM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_MSB 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_LSB 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_0_6.AFREADYM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_MSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_0_6_AFREADYM0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6.ATDATAM1_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_MSB 31
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_LSB 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_WIDTH 20
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_FIELD_MASK 0xfffff000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM1_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_1_6.ATDATAM0_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_WIDTH 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_1_6_ATDATAM0_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6.ATDATAM2_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_MSB 31
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_LSB 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_WIDTH 20
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_FIELD_MASK 0xfffff000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM2_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_2_6.ATDATAM1_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_WIDTH 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_2_6_ATDATAM1_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6.ATDATAM3_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_MSB 31
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_LSB 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_WIDTH 20
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_FIELD_MASK 0xfffff000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM3_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_3_6.ATDATAM2_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_WIDTH 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_3_6_ATDATAM2_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6.ATIDM2_5_0           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_MSB 31
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_LSB 26
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_WIDTH 6
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_FIELD_MASK 0xfc000000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM2_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6.ATIDM1               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_MSB 25
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_LSB 19
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_WIDTH 7
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_FIELD_MASK 0x03f80000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_GET(x) \
   (((x) & 0x03f80000) >> 19)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_SET(x) \
   (((x) << 19) & 0x03f80000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM1_MODIFY(r, x) \
   ((((x) << 19) & 0x03f80000) | ((r) & 0xfc07ffff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6.ATIDM0               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_MSB 18
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_LSB 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_WIDTH 7
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_FIELD_MASK 0x0007f000
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_GET(x) \
   (((x) & 0x0007f000) >> 12)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_SET(x) \
   (((x) << 12) & 0x0007f000)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATIDM0_MODIFY(r, x) \
   ((((x) << 12) & 0x0007f000) | ((r) & 0xfff80fff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_4_6.ATDATAM3_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_WIDTH 12
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_FIELD_MASK 0x00000fff
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_4_6_ATDATAM3_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6                     */
/* Register template: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATVALIDM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_MSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_LSB 11
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_FIELD_MASK 0x00000800
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATVALIDM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_MSB 10
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_LSB 10
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_FIELD_MASK 0x00000400
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM2_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATVALIDM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_MSB 9
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_LSB 9
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_FIELD_MASK 0x00000200
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATVALIDM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_MSB 8
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_LSB 8
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_FIELD_MASK 0x00000100
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATVALIDM0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATIDM3               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_MSB 7
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_LSB 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_WIDTH 7
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_FIELD_MASK 0x000000fe
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_GET(x) \
   (((x) & 0x000000fe) >> 1)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_SET(x) \
   (((x) << 1) & 0x000000fe)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM3_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: elb_apm1_csr::sta_AT_1::sta_AT_1_5_6.ATIDM2_6_6           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_MSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_LSB 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_WIDTH 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_READ_ACCESS 1
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_AT_1_STA_AT_1_5_6_ATIDM2_6_6_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_timer_1                                */
/* Register template: elb_apm1_csr::sta_timer_1                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 238 */
/* Field member: elb_apm1_csr::sta_timer_1.nCNTVIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_MSB 15
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_LSB 12
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_FIELD_MASK 0x0000f000
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTVIRQ_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm1_csr::sta_timer_1.nCNTPSIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_MSB 11
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_LSB 8
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPSIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::sta_timer_1.nCNTPNSIRQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_MSB 7
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_LSB 4
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTPNSIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::sta_timer_1.nCNTHPIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_MSB 3
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_LSB 0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_TIMER_1_NCNTHPIRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm1_csr::sta_pmu_1                             */
/* Wide Register template: elb_apm1_csr::sta_pmu_1                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
#define ELB_APM1_CSR_STA_PMU_1_SIZE 0x4
#define ELB_APM1_CSR_STA_PMU_1_BYTE_SIZE 0x10

/* Register type: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4                   */
/* Register template: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4.PMUEVENT1_6_0      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_MSB 31
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_LSB 25
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_WIDTH 7
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_FIELD_MASK 0xfe000000
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT1_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_0_4.PMUEVENT0          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_MSB 24
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_LSB 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_WIDTH 25
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_FIELD_MASK 0x01ffffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_0_4_PMUEVENT0_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4                   */
/* Register template: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4.PMUEVENT2_13_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_MSB 31
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_LSB 18
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_WIDTH 14
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_FIELD_MASK 0xfffc0000
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT2_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_1_4.PMUEVENT1_24_7     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_MSB 17
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_LSB 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_WIDTH 18
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_FIELD_MASK 0x0003ffff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_1_4_PMUEVENT1_24_7_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4                   */
/* Register template: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4.PMUEVENT3_20_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_MSB 31
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_LSB 11
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_WIDTH 21
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_FIELD_MASK 0xfffff800
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT3_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_2_4.PMUEVENT2_24_14    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_MSB 10
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_LSB 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_WIDTH 11
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_FIELD_MASK 0x000007ff
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_GET(x) \
   ((x) & 0x000007ff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_SET(x) \
   ((x) & 0x000007ff)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_2_4_PMUEVENT2_24_14_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4                   */
/* Register template: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4.PMUSNAPSHOTACK     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_MSB 11
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_LSB 8
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_WIDTH 4
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUSNAPSHOTACK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4.nPMUIRQ            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_MSB 7
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_LSB 4
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_NPMUIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::sta_pmu_1::sta_pmu_1_3_4.PMUEVENT3_24_21    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_MSB 3
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_LSB 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_WIDTH 4
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_READ_ACCESS 1
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_PMU_1_STA_PMU_1_3_4_PMUEVENT3_24_21_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::cfg_pmu_1                                  */
/* Register template: elb_apm1_csr::cfg_pmu_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 261 */
/* Field member: elb_apm1_csr::cfg_pmu_1.PMUSNAPSHOTREQ                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_MSB 3
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_LSB 0
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_WIDTH 4
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_RESET 0x0
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_PMU_1_PMUSNAPSHOTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::cfg_CTI_1                                  */
/* Register template: elb_apm1_csr::cfg_CTI_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 268 */
/* Field member: elb_apm1_csr::cfg_CTI_1.CTIIRQACK                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_MSB 3
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_LSB 0
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_WIDTH 4
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_RESET 0x0
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_CTI_1_CTIIRQACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::sta_CTI_1                                  */
/* Register template: elb_apm1_csr::sta_CTI_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 275 */
/* Field member: elb_apm1_csr::sta_CTI_1.CTIIRQ                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_MSB 11
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_LSB 8
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_STA_CTI_1_CTIIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::sta_CTI_1.CTICHINACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_MSB 7
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_LSB 4
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_WIDTH 4
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_STA_CTI_1_CTICHINACK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::sta_CTI_1.CTICHOUT                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_MSB 3
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_LSB 0
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_WIDTH 4
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_READ_ACCESS 1
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_CTI_1_CTICHOUT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::sta_misc_dbg_1                             */
/* Register template: elb_apm1_csr::sta_misc_dbg_1                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 284 */
/* Field member: elb_apm1_csr::sta_misc_dbg_1.nCOMMIRQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_MSB 11
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_LSB 8
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_STA_MISC_DBG_1_NCOMMIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::sta_misc_dbg_1.COMMTX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_MSB 7
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_LSB 4
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMTX_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::sta_misc_dbg_1.COMMRX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_MSB 3
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_LSB 0
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_MISC_DBG_1_COMMRX_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::sta_IRQ_1                                  */
/* Register template: elb_apm1_csr::sta_IRQ_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 293 */
/* Field member: elb_apm1_csr::sta_IRQ_1.nVCPUMNTIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_MSB 5
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_LSB 2
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_WIDTH 4
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_FIELD_MASK 0x0000003c
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_GET(x) (((x) & 0x0000003c) >> 2)
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_SET(x) (((x) << 2) & 0x0000003c)
#define ELB_APM1_CSR_STA_IRQ_1_NVCPUMNTIRQ_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm1_csr::sta_IRQ_1.nINTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_MSB 1
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_LSB 1
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_WIDTH 1
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_STA_IRQ_1_NINTERRIRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::sta_IRQ_1.nEXTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_MSB 0
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_LSB 0
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_WIDTH 1
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_IRQ_1_NEXTERRIRQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm1_csr::sta_misc_1                            */
/* Wide Register template: elb_apm1_csr::sta_misc_1                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 303 */
#define ELB_APM1_CSR_STA_MISC_1_SIZE 0x2
#define ELB_APM1_CSR_STA_MISC_1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2                 */
/* Register template: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 303 */
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.STANDBYWFI       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_MSB 31
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_LSB 28
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_FIELD_MASK 0xf0000000
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFI_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.STANDBYWFE       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_MSB 27
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_LSB 24
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_FIELD_MASK 0x0f000000
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_STANDBYWFE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.SMPEN            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_MSB 23
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_LSB 20
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_FIELD_MASK 0x00f00000
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_SET(x) \
   (((x) << 20) & 0x00f00000)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_SMPEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.RDMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_MSB 19
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_LSB 12
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_WIDTH 8
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_FIELD_MASK 0x000ff000
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_SET(x) \
   (((x) << 12) & 0x000ff000)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_RDMEMATTRM_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.WRMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_MSB 11
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_LSB 4
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_WIDTH 8
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_FIELD_MASK 0x00000ff0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WRMEMATTRM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_0_2.WARMRSTREQ       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_MSB 3
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_LSB 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_WIDTH 4
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_0_2_WARMRSTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::sta_misc_1::sta_misc_1_1_2                 */
/* Register template: elb_apm1_csr::sta_misc_1::sta_misc_1_1_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 303 */
/* Field member: elb_apm1_csr::sta_misc_1::sta_misc_1_1_2.STANDBYWFIL2     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_MSB 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_LSB 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_WIDTH 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_READ_ACCESS 1
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_MISC_1_STA_MISC_1_1_2_STANDBYWFIL2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_VSIG_1                                 */
/* Register template: elb_apm1_csr::cfg_VSIG_1                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 316 */
/* Field member: elb_apm1_csr::cfg_VSIG_1.CLREXMONREQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_MSB 0
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_LSB 0
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_WIDTH 1
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_RESET 0x0
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_VSIG_1_CLREXMONREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_VSIG_1                                 */
/* Register template: elb_apm1_csr::sta_VSIG_1                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 323 */
/* Field member: elb_apm1_csr::sta_VSIG_1.CLREXMONACK                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_MSB 0
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_LSB 0
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_WIDTH 1
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_READ_ACCESS 1
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_VSIG_1_CLREXMONACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm1_csr::cfg_misc_dbg_1                        */
/* Wide Register template: elb_apm1_csr::cfg_misc_dbg_1                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 330 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_SIZE 0x2
#define ELB_APM1_CSR_CFG_MISC_DBG_1_BYTE_SIZE 0x8

/* Register type: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2         */
/* Register template: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 330 */
/* Field member: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2.DBGROMADDR_30_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_MSB 31
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_LSB 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_WIDTH 31
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_RESET 0x00060140
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_0_2.DBGROMADDRV */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_MSB 0
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_LSB 0
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_WIDTH 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_RESET 0x1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_0_2_DBGROMADDRV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_1_2         */
/* Register template: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_1_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 330 */
/* Field member: elb_apm1_csr::cfg_misc_dbg_1::cfg_misc_dbg_1_1_2.DBGROMADDR_31_31 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_MSB 0
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_LSB 0
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_WIDTH 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_RESET 0x0
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_MISC_DBG_1_CFG_MISC_DBG_1_1_2_DBGROMADDR_31_31_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_dstream_1                              */
/* Register template: elb_apm1_csr::sta_dstream_1                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 341 */
/* Field member: elb_apm1_csr::sta_dstream_1.DBGRSTREQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_MSB 7
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_LSB 4
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_WIDTH 4
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_READ_ACCESS 1
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGRSTREQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::sta_dstream_1.DBGACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_MSB 3
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_LSB 0
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_WIDTH 4
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_READ_ACCESS 1
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_STA_DSTREAM_1_DBGACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::sta_nts_1                                  */
/* Register template: elb_apm1_csr::sta_nts_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 349 */
/* Field member: elb_apm1_csr::sta_nts_1.TSSYNCREADYS_TS                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_MSB 0
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_LSB 0
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_WIDTH 1
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_READ_ACCESS 1
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_NTS_1_TSSYNCREADYS_TS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_nts_1                                  */
/* Register template: elb_apm1_csr::cfg_nts_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 356 */
/* Field member: elb_apm1_csr::cfg_nts_1.TSSYNCS_TS                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_MSB 8
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_LSB 7
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_WIDTH 2
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_RESET 0x0
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_FIELD_MASK 0x00000180
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_GET(x) (((x) & 0x00000180) >> 7)
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_SET(x) (((x) << 7) & 0x00000180)
#define ELB_APM1_CSR_CFG_NTS_1_TSSYNCS_TS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: elb_apm1_csr::cfg_nts_1.TSBITS_TS                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_MSB 6
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_LSB 0
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_WIDTH 7
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_RESET 0x00
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_FIELD_MASK 0x0000007f
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_GET(x) ((x) & 0x0000007f)
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_SET(x) ((x) & 0x0000007f)
#define ELB_APM1_CSR_CFG_NTS_1_TSBITS_TS_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_apm1_csr::cfg_ACP_1                                  */
/* Register template: elb_apm1_csr::cfg_ACP_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 364 */
/* Field member: elb_apm1_csr::cfg_ACP_1.ACINACTM                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_MSB 1
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_LSB 1
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_WIDTH 1
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_RESET 0x0
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_CFG_ACP_1_ACINACTM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::cfg_ACP_1.AINACTS                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_MSB 0
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_LSB 0
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_WIDTH 1
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_RESET 0x0
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_ACP_1_AINACTS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_EV_1                                   */
/* Register template: elb_apm1_csr::cfg_EV_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 373 */
/* Field member: elb_apm1_csr::cfg_EV_1.EVENTI                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_MSB 0
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_LSB 0
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_WIDTH 1
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_RESET 0x0
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_EV_1_EVENTI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_EV_1                                   */
/* Register template: elb_apm1_csr::sta_EV_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 380 */
/* Field member: elb_apm1_csr::sta_EV_1.EVENTO                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_EV_1_EVENTO_MSB 0
#define ELB_APM1_CSR_STA_EV_1_EVENTO_LSB 0
#define ELB_APM1_CSR_STA_EV_1_EVENTO_WIDTH 1
#define ELB_APM1_CSR_STA_EV_1_EVENTO_READ_ACCESS 1
#define ELB_APM1_CSR_STA_EV_1_EVENTO_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_EV_1_EVENTO_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_EV_1_EVENTO_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_EV_1_EVENTO_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_EV_1_EVENTO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_L2_1                                   */
/* Register template: elb_apm1_csr::cfg_L2_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 387 */
/* Field member: elb_apm1_csr::cfg_L2_1.L2FLUSHREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_MSB 0
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_LSB 0
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_WIDTH 1
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_RESET 0x0
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_L2_1_L2FLUSHREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::sta_L2_1                                   */
/* Register template: elb_apm1_csr::sta_L2_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 394 */
/* Field member: elb_apm1_csr::sta_L2_1.L2FLUSHDONE                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_MSB 0
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_LSB 0
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_WIDTH 1
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_READ_ACCESS 1
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_WRITE_ACCESS 0
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_STA_L2_1_L2FLUSHDONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm1_csr::cfg_AUTH_1                                 */
/* Register template: elb_apm1_csr::cfg_AUTH_1                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 401 */
/* Field member: elb_apm1_csr::cfg_AUTH_1.NIDEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_MSB 15
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_LSB 12
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_WIDTH 4
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_RESET 0xf
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_FIELD_MASK 0x0000f000
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM1_CSR_CFG_AUTH_1_NIDEN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm1_csr::cfg_AUTH_1.SPIDEN                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_MSB 11
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_LSB 8
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_WIDTH 4
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_RESET 0xf
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_CFG_AUTH_1_SPIDEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::cfg_AUTH_1.SPNIDEN                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_MSB 7
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_LSB 4
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_WIDTH 4
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_RESET 0xf
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_CFG_AUTH_1_SPNIDEN_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::cfg_AUTH_1.DBGEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_MSB 3
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_LSB 0
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_WIDTH 4
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_RESET 0xf
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_FIELD_MASK 0x0000000f
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_GET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_SET(x) ((x) & 0x0000000f)
#define ELB_APM1_CSR_CFG_AUTH_1_DBGEN_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm1_csr::cfg_arm_1                                  */
/* Register template: elb_apm1_csr::cfg_arm_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 411 */
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETTS                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_MSB 26
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_LSB 26
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_FIELD_MASK 0x04000000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_GET(x) (((x) & 0x04000000) >> 26)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETTS_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETICCT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_MSB 25
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_LSB 25
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_FIELD_MASK 0x02000000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICCT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETICDT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_MSB 24
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_LSB 24
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_FIELD_MASK 0x01000000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETICDT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETRDL                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_MSB 23
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_LSB 23
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_FIELD_MASK 0x00800000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_GET(x) (((x) & 0x00800000) >> 23)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETRDL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETGIC                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_MSB 22
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_LSB 22
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_FIELD_MASK 0x00400000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_GET(x) (((x) & 0x00400000) >> 22)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETGIC_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETEDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_MSB 21
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_LSB 21
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_FIELD_MASK 0x00200000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETEDBG_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETCNT                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_MSB 20
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_LSB 20
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_FIELD_MASK 0x00100000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETCNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETATB                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_MSB 19
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_LSB 19
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_FIELD_MASK 0x00080000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETATB_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETACP                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_MSB 18
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_LSB 18
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_FIELD_MASK 0x00040000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACP_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETACE                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_MSB 17
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_LSB 17
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_FIELD_MASK 0x00020000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_GET(x) (((x) & 0x00020000) >> 17)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETACE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nPRESETDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_MSB 16
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_LSB 16
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_FIELD_MASK 0x00010000
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NPRESETDBG_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_VINITHI                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_MSB 15
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_LSB 12
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_WIDTH 4
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_FIELD_MASK 0x0000f000
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM1_CSR_CFG_ARM_1_OV_VINITHI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nCPUPORESET                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_MSB 11
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_LSB 8
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_WIDTH 4
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_FIELD_MASK 0x00000f00
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCPUPORESET_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nCORERESET                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_MSB 7
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_LSB 4
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_WIDTH 4
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_FIELD_MASK 0x000000f0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NCORERESET_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_filler                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_MSB 3
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_LSB 3
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_FIELD_MASK 0x00000008
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_SET(x) (((x) << 3) & 0x00000008)
#define ELB_APM1_CSR_CFG_ARM_1_OV_FILLER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nL2RESET                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_MSB 2
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_LSB 2
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_FIELD_MASK 0x00000004
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_SET(x) (((x) << 2) & 0x00000004)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NL2RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm1_csr::cfg_arm_1.ov_nRESETPOR                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_MSB 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_LSB 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_FIELD_MASK 0x00000002
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM1_CSR_CFG_ARM_1_OV_NRESETPOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm1_csr::cfg_arm_1.cfg_override                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_MSB 0
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_LSB 0
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_WIDTH 1
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_READ_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_WRITE_ACCESS 1
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_RESET 0x0
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_FIELD_MASK 0x00000001
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_GET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_SET(x) ((x) & 0x00000001)
#define ELB_APM1_CSR_CFG_ARM_1_CFG_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_apm2_csr                                           */
/* Addressmap template: elb_apm2_csr                                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 2 */
#define ELB_APM2_CSR_SIZE 0x40
#define ELB_APM2_CSR_BYTE_SIZE 0x100
/* Register member: elb_apm2_csr.sta_cpu2_pll                              */
/* Register type referenced: elb_apm2_csr::sta_cpu2_pll                    */
/* Register template referenced: elb_apm2_csr::sta_cpu2_pll                */
#define ELB_APM2_CSR_STA_CPU2_PLL_OFFSET 0x0
#define ELB_APM2_CSR_STA_CPU2_PLL_BYTE_OFFSET 0x0
#define ELB_APM2_CSR_STA_CPU2_PLL_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CPU2_PLL_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CPU2_PLL_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_CPU2_PLL_RESET_MASK 0xfffffffc
#define ELB_APM2_CSR_STA_CPU2_PLL_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_CPU2_PLL_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm2_csr.cfg_cpu0_flash_C2                    */
/* Wide Register type referenced: elb_apm2_csr::cfg_cpu0_flash_C2          */
/* Wide Register template referenced: elb_apm2_csr::cfg_cpu0_flash_C2      */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_OFFSET 0x2
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_BYTE_OFFSET 0x8
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_cpu0_flash_C2.cfg_cpu0_flash_C2_0_2  */
/* Register type referenced: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_0_2 */
/* Register template referenced: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_0_2 */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_OFFSET 0x2
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_BYTE_OFFSET 0x8
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RESET_VALUE 0x70100000
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_cpu0_flash_C2.cfg_cpu0_flash_C2_1_2  */
/* Register type referenced: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_1_2 */
/* Register template referenced: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_1_2 */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_OFFSET 0x3
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_BYTE_OFFSET 0xc
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm2_csr.cfg_cpu0_C2                          */
/* Wide Register type referenced: elb_apm2_csr::cfg_cpu0_C2                */
/* Wide Register template referenced: elb_apm2_csr::cfg_cpu0_C2            */
#define ELB_APM2_CSR_CFG_CPU0_C2_OFFSET 0x4
#define ELB_APM2_CSR_CFG_CPU0_C2_BYTE_OFFSET 0x10
#define ELB_APM2_CSR_CFG_CPU0_C2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_cpu0_C2.cfg_cpu0_C2_0_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_0_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_0_2 */
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_OFFSET 0x4
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_BYTE_OFFSET 0x10
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RESET_VALUE 0x00400000
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_cpu0_C2.cfg_cpu0_C2_1_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_1_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_1_2 */
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_OFFSET 0x5
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_BYTE_OFFSET 0x14
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm2_csr.cfg_cpu1_C2                          */
/* Wide Register type referenced: elb_apm2_csr::cfg_cpu1_C2                */
/* Wide Register template referenced: elb_apm2_csr::cfg_cpu1_C2            */
#define ELB_APM2_CSR_CFG_CPU1_C2_OFFSET 0x6
#define ELB_APM2_CSR_CFG_CPU1_C2_BYTE_OFFSET 0x18
#define ELB_APM2_CSR_CFG_CPU1_C2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_cpu1_C2.cfg_cpu1_C2_0_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_0_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_0_2 */
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_OFFSET 0x6
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_BYTE_OFFSET 0x18
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RESET_VALUE 0x00400000
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_cpu1_C2.cfg_cpu1_C2_1_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_1_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_1_2 */
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_OFFSET 0x7
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_BYTE_OFFSET 0x1c
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm2_csr.cfg_cpu2_C2                          */
/* Wide Register type referenced: elb_apm2_csr::cfg_cpu2_C2                */
/* Wide Register template referenced: elb_apm2_csr::cfg_cpu2_C2            */
#define ELB_APM2_CSR_CFG_CPU2_C2_OFFSET 0x8
#define ELB_APM2_CSR_CFG_CPU2_C2_BYTE_OFFSET 0x20
#define ELB_APM2_CSR_CFG_CPU2_C2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_cpu2_C2.cfg_cpu2_C2_0_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_0_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_0_2 */
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_OFFSET 0x8
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_BYTE_OFFSET 0x20
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RESET_VALUE 0x00400000
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_cpu2_C2.cfg_cpu2_C2_1_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_1_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_1_2 */
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_OFFSET 0x9
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_BYTE_OFFSET 0x24
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm2_csr.cfg_cpu3_C2                          */
/* Wide Register type referenced: elb_apm2_csr::cfg_cpu3_C2                */
/* Wide Register template referenced: elb_apm2_csr::cfg_cpu3_C2            */
#define ELB_APM2_CSR_CFG_CPU3_C2_OFFSET 0xa
#define ELB_APM2_CSR_CFG_CPU3_C2_BYTE_OFFSET 0x28
#define ELB_APM2_CSR_CFG_CPU3_C2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_cpu3_C2.cfg_cpu3_C2_0_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_0_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_0_2 */
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_OFFSET 0xa
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_BYTE_OFFSET 0x28
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RESET_VALUE 0x00400000
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_cpu3_C2.cfg_cpu3_C2_1_2              */
/* Register type referenced: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_1_2    */
/* Register template referenced: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_1_2 */
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_OFFSET 0xb
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_BYTE_OFFSET 0x2c
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm2_csr.cfg_static_2                         */
/* Wide Register type referenced: elb_apm2_csr::cfg_static_2               */
/* Wide Register template referenced: elb_apm2_csr::cfg_static_2           */
#define ELB_APM2_CSR_CFG_STATIC_2_OFFSET 0xc
#define ELB_APM2_CSR_CFG_STATIC_2_BYTE_OFFSET 0x30
#define ELB_APM2_CSR_CFG_STATIC_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_static_2.cfg_static_2_0_3            */
/* Register type referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3  */
/* Register template referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_OFFSET 0xc
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BYTE_OFFSET 0x30
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_RESET_VALUE 0xbc000080
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_static_2.cfg_static_2_1_3            */
/* Register type referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3  */
/* Register template referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_OFFSET 0xd
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BYTE_OFFSET 0x34
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_RESET_VALUE 0x00600003
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_static_2.cfg_static_2_2_3            */
/* Register type referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_2_3  */
/* Register template referenced: elb_apm2_csr::cfg_static_2::cfg_static_2_2_3 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_OFFSET 0xe
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_BYTE_OFFSET 0x38
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm2_csr.cfg_cpu_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_cpu_2                       */
/* Register template referenced: elb_apm2_csr::cfg_cpu_2                   */
#define ELB_APM2_CSR_CFG_CPU_2_OFFSET 0x10
#define ELB_APM2_CSR_CFG_CPU_2_BYTE_OFFSET 0x40
#define ELB_APM2_CSR_CFG_CPU_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU_2_RESET_VALUE 0x0000000f
#define ELB_APM2_CSR_CFG_CPU_2_RESET_MASK 0xffffff0f
#define ELB_APM2_CSR_CFG_CPU_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU_2_WRITE_MASK 0x0000000f
/* Register member: elb_apm2_csr.cfg_irq_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_irq_2                       */
/* Register template referenced: elb_apm2_csr::cfg_irq_2                   */
#define ELB_APM2_CSR_CFG_IRQ_2_OFFSET 0x11
#define ELB_APM2_CSR_CFG_IRQ_2_BYTE_OFFSET 0x44
#define ELB_APM2_CSR_CFG_IRQ_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_RESET_VALUE 0x000fffff
#define ELB_APM2_CSR_CFG_IRQ_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_IRQ_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_IRQ_2_WRITE_MASK 0x000fffff
/* Wide Register member: elb_apm2_csr.sta_AT_2                             */
/* Wide Register type referenced: elb_apm2_csr::sta_AT_2                   */
/* Wide Register template referenced: elb_apm2_csr::sta_AT_2               */
#define ELB_APM2_CSR_STA_AT_2_OFFSET 0x18
#define ELB_APM2_CSR_STA_AT_2_BYTE_OFFSET 0x60
#define ELB_APM2_CSR_STA_AT_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_WRITE_ACCESS 0
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_0_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_OFFSET 0x18
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_BYTE_OFFSET 0x60
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_1_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_OFFSET 0x19
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_BYTE_OFFSET 0x64
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_2_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_OFFSET 0x1a
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_BYTE_OFFSET 0x68
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_3_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_OFFSET 0x1b
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_BYTE_OFFSET 0x6c
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_4_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_OFFSET 0x1c
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_BYTE_OFFSET 0x70
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_AT_2.sta_AT_2_5_6                    */
/* Register type referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6          */
/* Register template referenced: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6      */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_OFFSET 0x1d
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_BYTE_OFFSET 0x74
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_RESET_MASK 0xfffff000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.sta_timer_2                               */
/* Register type referenced: elb_apm2_csr::sta_timer_2                     */
/* Register template referenced: elb_apm2_csr::sta_timer_2                 */
#define ELB_APM2_CSR_STA_TIMER_2_OFFSET 0x20
#define ELB_APM2_CSR_STA_TIMER_2_BYTE_OFFSET 0x80
#define ELB_APM2_CSR_STA_TIMER_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_TIMER_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_TIMER_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_TIMER_2_RESET_MASK 0xffff0000
#define ELB_APM2_CSR_STA_TIMER_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_TIMER_2_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm2_csr.sta_pmu_2                            */
/* Wide Register type referenced: elb_apm2_csr::sta_pmu_2                  */
/* Wide Register template referenced: elb_apm2_csr::sta_pmu_2              */
#define ELB_APM2_CSR_STA_PMU_2_OFFSET 0x24
#define ELB_APM2_CSR_STA_PMU_2_BYTE_OFFSET 0x90
#define ELB_APM2_CSR_STA_PMU_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_WRITE_ACCESS 0
/* Register member: elb_apm2_csr::sta_pmu_2.sta_pmu_2_0_4                  */
/* Register type referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4        */
/* Register template referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4    */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_OFFSET 0x24
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_BYTE_OFFSET 0x90
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_pmu_2.sta_pmu_2_1_4                  */
/* Register type referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4        */
/* Register template referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4    */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_OFFSET 0x25
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_BYTE_OFFSET 0x94
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_pmu_2.sta_pmu_2_2_4                  */
/* Register type referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4        */
/* Register template referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4    */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_OFFSET 0x26
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_BYTE_OFFSET 0x98
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_pmu_2.sta_pmu_2_3_4                  */
/* Register type referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4        */
/* Register template referenced: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4    */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_OFFSET 0x27
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_BYTE_OFFSET 0x9c
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_RESET_MASK 0xfffff000
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.cfg_pmu_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_pmu_2                       */
/* Register template referenced: elb_apm2_csr::cfg_pmu_2                   */
#define ELB_APM2_CSR_CFG_PMU_2_OFFSET 0x28
#define ELB_APM2_CSR_CFG_PMU_2_BYTE_OFFSET 0xa0
#define ELB_APM2_CSR_CFG_PMU_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_PMU_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_PMU_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_PMU_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_PMU_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_PMU_2_WRITE_MASK 0x0000000f
/* Register member: elb_apm2_csr.cfg_CTI_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_CTI_2                       */
/* Register template referenced: elb_apm2_csr::cfg_CTI_2                   */
#define ELB_APM2_CSR_CFG_CTI_2_OFFSET 0x29
#define ELB_APM2_CSR_CFG_CTI_2_BYTE_OFFSET 0xa4
#define ELB_APM2_CSR_CFG_CTI_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CTI_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CTI_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_CTI_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CTI_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CTI_2_WRITE_MASK 0x0000000f
/* Register member: elb_apm2_csr.sta_CTI_2                                 */
/* Register type referenced: elb_apm2_csr::sta_CTI_2                       */
/* Register template referenced: elb_apm2_csr::sta_CTI_2                   */
#define ELB_APM2_CSR_STA_CTI_2_OFFSET 0x2a
#define ELB_APM2_CSR_STA_CTI_2_BYTE_OFFSET 0xa8
#define ELB_APM2_CSR_STA_CTI_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CTI_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CTI_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_CTI_2_RESET_MASK 0xfffff000
#define ELB_APM2_CSR_STA_CTI_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_CTI_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.sta_misc_dbg_2                            */
/* Register type referenced: elb_apm2_csr::sta_misc_dbg_2                  */
/* Register template referenced: elb_apm2_csr::sta_misc_dbg_2              */
#define ELB_APM2_CSR_STA_MISC_DBG_2_OFFSET 0x2b
#define ELB_APM2_CSR_STA_MISC_DBG_2_BYTE_OFFSET 0xac
#define ELB_APM2_CSR_STA_MISC_DBG_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_DBG_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_DBG_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_MISC_DBG_2_RESET_MASK 0xfffff000
#define ELB_APM2_CSR_STA_MISC_DBG_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_MISC_DBG_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.sta_IRQ_2                                 */
/* Register type referenced: elb_apm2_csr::sta_IRQ_2                       */
/* Register template referenced: elb_apm2_csr::sta_IRQ_2                   */
#define ELB_APM2_CSR_STA_IRQ_2_OFFSET 0x2c
#define ELB_APM2_CSR_STA_IRQ_2_BYTE_OFFSET 0xb0
#define ELB_APM2_CSR_STA_IRQ_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_IRQ_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_IRQ_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_IRQ_2_RESET_MASK 0xffffffc0
#define ELB_APM2_CSR_STA_IRQ_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_IRQ_2_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm2_csr.sta_misc_2                           */
/* Wide Register type referenced: elb_apm2_csr::sta_misc_2                 */
/* Wide Register template referenced: elb_apm2_csr::sta_misc_2             */
#define ELB_APM2_CSR_STA_MISC_2_OFFSET 0x2e
#define ELB_APM2_CSR_STA_MISC_2_BYTE_OFFSET 0xb8
#define ELB_APM2_CSR_STA_MISC_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_WRITE_ACCESS 0
/* Register member: elb_apm2_csr::sta_misc_2.sta_misc_2_0_2                */
/* Register type referenced: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2      */
/* Register template referenced: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2  */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_OFFSET 0x2e
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_BYTE_OFFSET 0xb8
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr::sta_misc_2.sta_misc_2_1_2                */
/* Register type referenced: elb_apm2_csr::sta_misc_2::sta_misc_2_1_2      */
/* Register template referenced: elb_apm2_csr::sta_misc_2::sta_misc_2_1_2  */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_OFFSET 0x2f
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_BYTE_OFFSET 0xbc
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_RESET_MASK 0xfffffffe
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.cfg_VSIG_2                                */
/* Register type referenced: elb_apm2_csr::cfg_VSIG_2                      */
/* Register template referenced: elb_apm2_csr::cfg_VSIG_2                  */
#define ELB_APM2_CSR_CFG_VSIG_2_OFFSET 0x30
#define ELB_APM2_CSR_CFG_VSIG_2_BYTE_OFFSET 0xc0
#define ELB_APM2_CSR_CFG_VSIG_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_VSIG_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_VSIG_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_VSIG_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_VSIG_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_VSIG_2_WRITE_MASK 0x00000001
/* Register member: elb_apm2_csr.sta_VSIG_2                                */
/* Register type referenced: elb_apm2_csr::sta_VSIG_2                      */
/* Register template referenced: elb_apm2_csr::sta_VSIG_2                  */
#define ELB_APM2_CSR_STA_VSIG_2_OFFSET 0x31
#define ELB_APM2_CSR_STA_VSIG_2_BYTE_OFFSET 0xc4
#define ELB_APM2_CSR_STA_VSIG_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_VSIG_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_VSIG_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_VSIG_2_RESET_MASK 0xfffffffe
#define ELB_APM2_CSR_STA_VSIG_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_VSIG_2_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm2_csr.cfg_misc_dbg_2                       */
/* Wide Register type referenced: elb_apm2_csr::cfg_misc_dbg_2             */
/* Wide Register template referenced: elb_apm2_csr::cfg_misc_dbg_2         */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_OFFSET 0x32
#define ELB_APM2_CSR_CFG_MISC_DBG_2_BYTE_OFFSET 0xc8
#define ELB_APM2_CSR_CFG_MISC_DBG_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_WRITE_ACCESS 1
/* Register member: elb_apm2_csr::cfg_misc_dbg_2.cfg_misc_dbg_2_0_2        */
/* Register type referenced: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2 */
/* Register template referenced: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_OFFSET 0x32
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_BYTE_OFFSET 0xc8
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_RESET_VALUE 0x000c0281
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm2_csr::cfg_misc_dbg_2.cfg_misc_dbg_2_1_2        */
/* Register type referenced: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_1_2 */
/* Register template referenced: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_1_2 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_OFFSET 0x33
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_BYTE_OFFSET 0xcc
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_WRITE_MASK 0x00000001
/* Register member: elb_apm2_csr.sta_dstream_2                             */
/* Register type referenced: elb_apm2_csr::sta_dstream_2                   */
/* Register template referenced: elb_apm2_csr::sta_dstream_2               */
#define ELB_APM2_CSR_STA_DSTREAM_2_OFFSET 0x34
#define ELB_APM2_CSR_STA_DSTREAM_2_BYTE_OFFSET 0xd0
#define ELB_APM2_CSR_STA_DSTREAM_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_DSTREAM_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_DSTREAM_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_DSTREAM_2_RESET_MASK 0xffffff00
#define ELB_APM2_CSR_STA_DSTREAM_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_DSTREAM_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.sta_nts_2                                 */
/* Register type referenced: elb_apm2_csr::sta_nts_2                       */
/* Register template referenced: elb_apm2_csr::sta_nts_2                   */
#define ELB_APM2_CSR_STA_NTS_2_OFFSET 0x35
#define ELB_APM2_CSR_STA_NTS_2_BYTE_OFFSET 0xd4
#define ELB_APM2_CSR_STA_NTS_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_NTS_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_NTS_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_NTS_2_RESET_MASK 0xfffffffe
#define ELB_APM2_CSR_STA_NTS_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_NTS_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.cfg_nts_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_nts_2                       */
/* Register template referenced: elb_apm2_csr::cfg_nts_2                   */
#define ELB_APM2_CSR_CFG_NTS_2_OFFSET 0x36
#define ELB_APM2_CSR_CFG_NTS_2_BYTE_OFFSET 0xd8
#define ELB_APM2_CSR_CFG_NTS_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_NTS_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_NTS_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_NTS_2_WRITE_MASK 0x000001ff
/* Register member: elb_apm2_csr.cfg_ACP_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_ACP_2                       */
/* Register template referenced: elb_apm2_csr::cfg_ACP_2                   */
#define ELB_APM2_CSR_CFG_ACP_2_OFFSET 0x37
#define ELB_APM2_CSR_CFG_ACP_2_BYTE_OFFSET 0xdc
#define ELB_APM2_CSR_CFG_ACP_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_ACP_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_ACP_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_ACP_2_WRITE_MASK 0x00000003
/* Register member: elb_apm2_csr.cfg_EV_2                                  */
/* Register type referenced: elb_apm2_csr::cfg_EV_2                        */
/* Register template referenced: elb_apm2_csr::cfg_EV_2                    */
#define ELB_APM2_CSR_CFG_EV_2_OFFSET 0x38
#define ELB_APM2_CSR_CFG_EV_2_BYTE_OFFSET 0xe0
#define ELB_APM2_CSR_CFG_EV_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_EV_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_EV_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_EV_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_EV_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_EV_2_WRITE_MASK 0x00000001
/* Register member: elb_apm2_csr.sta_EV_2                                  */
/* Register type referenced: elb_apm2_csr::sta_EV_2                        */
/* Register template referenced: elb_apm2_csr::sta_EV_2                    */
#define ELB_APM2_CSR_STA_EV_2_OFFSET 0x39
#define ELB_APM2_CSR_STA_EV_2_BYTE_OFFSET 0xe4
#define ELB_APM2_CSR_STA_EV_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_EV_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_EV_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_EV_2_RESET_MASK 0xfffffffe
#define ELB_APM2_CSR_STA_EV_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_EV_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.cfg_L2_2                                  */
/* Register type referenced: elb_apm2_csr::cfg_L2_2                        */
/* Register template referenced: elb_apm2_csr::cfg_L2_2                    */
#define ELB_APM2_CSR_CFG_L2_2_OFFSET 0x3a
#define ELB_APM2_CSR_CFG_L2_2_BYTE_OFFSET 0xe8
#define ELB_APM2_CSR_CFG_L2_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_L2_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_L2_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_L2_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_L2_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_L2_2_WRITE_MASK 0x00000001
/* Register member: elb_apm2_csr.sta_L2_2                                  */
/* Register type referenced: elb_apm2_csr::sta_L2_2                        */
/* Register template referenced: elb_apm2_csr::sta_L2_2                    */
#define ELB_APM2_CSR_STA_L2_2_OFFSET 0x3b
#define ELB_APM2_CSR_STA_L2_2_BYTE_OFFSET 0xec
#define ELB_APM2_CSR_STA_L2_2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_L2_2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_L2_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_STA_L2_2_RESET_MASK 0xfffffffe
#define ELB_APM2_CSR_STA_L2_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_STA_L2_2_WRITE_MASK 0x00000000
/* Register member: elb_apm2_csr.cfg_AUTH_2                                */
/* Register type referenced: elb_apm2_csr::cfg_AUTH_2                      */
/* Register template referenced: elb_apm2_csr::cfg_AUTH_2                  */
#define ELB_APM2_CSR_CFG_AUTH_2_OFFSET 0x3c
#define ELB_APM2_CSR_CFG_AUTH_2_BYTE_OFFSET 0xf0
#define ELB_APM2_CSR_CFG_AUTH_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_RESET_VALUE 0x0000ffff
#define ELB_APM2_CSR_CFG_AUTH_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_AUTH_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_AUTH_2_WRITE_MASK 0x0000ffff
/* Register member: elb_apm2_csr.cfg_arm_2                                 */
/* Register type referenced: elb_apm2_csr::cfg_arm_2                       */
/* Register template referenced: elb_apm2_csr::cfg_arm_2                   */
#define ELB_APM2_CSR_CFG_ARM_2_OFFSET 0x3d
#define ELB_APM2_CSR_CFG_ARM_2_BYTE_OFFSET 0xf4
#define ELB_APM2_CSR_CFG_ARM_2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_RESET_VALUE 0x00000000
#define ELB_APM2_CSR_CFG_ARM_2_RESET_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_ARM_2_READ_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_ARM_2_WRITE_MASK 0x07ffffff

/* Register type: elb_apm2_csr::sta_cpu2_pll                               */
/* Register template: elb_apm2_csr::sta_cpu2_pll                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 125 */
/* Field member: elb_apm2_csr::sta_cpu2_pll.aux_mdiv_sw_done               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_MSB 1
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_LSB 1
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_WIDTH 1
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_STA_CPU2_PLL_AUX_MDIV_SW_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::sta_cpu2_pll.lock                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_MSB 0
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_LSB 0
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_WIDTH 1
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_CPU2_PLL_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm2_csr::cfg_cpu0_flash_C2                     */
/* Wide Register template: elb_apm2_csr::cfg_cpu0_flash_C2                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 133 */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_SIZE 0x2
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_0_2   */
/* Register template: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_0_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 133 */
/* Field member: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_RESET 0x70100000
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_1_2   */
/* Register template: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_1_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 133 */
/* Field member: elb_apm2_csr::cfg_cpu0_flash_C2::cfg_cpu0_flash_C2_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU0_FLASH_C2_CFG_CPU0_FLASH_C2_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm2_csr::cfg_cpu0_C2                           */
/* Wide Register template: elb_apm2_csr::cfg_cpu0_C2                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 140 */
#define ELB_APM2_CSR_CFG_CPU0_C2_SIZE 0x2
#define ELB_APM2_CSR_CFG_CPU0_C2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_0_2               */
/* Register template: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 140 */
/* Field member: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_1_2               */
/* Register template: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 140 */
/* Field member: elb_apm2_csr::cfg_cpu0_C2::cfg_cpu0_C2_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU0_C2_CFG_CPU0_C2_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm2_csr::cfg_cpu1_C2                           */
/* Wide Register template: elb_apm2_csr::cfg_cpu1_C2                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 147 */
#define ELB_APM2_CSR_CFG_CPU1_C2_SIZE 0x2
#define ELB_APM2_CSR_CFG_CPU1_C2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_0_2               */
/* Register template: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 147 */
/* Field member: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_1_2               */
/* Register template: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 147 */
/* Field member: elb_apm2_csr::cfg_cpu1_C2::cfg_cpu1_C2_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU1_C2_CFG_CPU1_C2_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm2_csr::cfg_cpu2_C2                           */
/* Wide Register template: elb_apm2_csr::cfg_cpu2_C2                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 154 */
#define ELB_APM2_CSR_CFG_CPU2_C2_SIZE 0x2
#define ELB_APM2_CSR_CFG_CPU2_C2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_0_2               */
/* Register template: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 154 */
/* Field member: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_1_2               */
/* Register template: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 154 */
/* Field member: elb_apm2_csr::cfg_cpu2_C2::cfg_cpu2_C2_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU2_C2_CFG_CPU2_C2_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm2_csr::cfg_cpu3_C2                           */
/* Wide Register template: elb_apm2_csr::cfg_cpu3_C2                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 161 */
#define ELB_APM2_CSR_CFG_CPU3_C2_SIZE 0x2
#define ELB_APM2_CSR_CFG_CPU3_C2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_0_2               */
/* Register template: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 161 */
/* Field member: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_1_2               */
/* Register template: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 161 */
/* Field member: elb_apm2_csr::cfg_cpu3_C2::cfg_cpu3_C2_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_CFG_CPU3_C2_CFG_CPU3_C2_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm2_csr::cfg_static_2                          */
/* Wide Register template: elb_apm2_csr::cfg_static_2                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 168 */
#define ELB_APM2_CSR_CFG_STATIC_2_SIZE 0x4
#define ELB_APM2_CSR_CFG_STATIC_2_BYTE_SIZE 0x10

/* Register type: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3             */
/* Register template: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 168 */
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.BROADCASTCACHEMAINT */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_MSB 31
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_LSB 31
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_RESET 0x1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_FIELD_MASK 0x80000000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_BROADCASTCACHEMAINT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.SYSBARDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_MSB 30
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_LSB 30
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_FIELD_MASK 0x40000000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_SYSBARDISABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.AA64nAA32    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_MSB 29
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_LSB 26
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_RESET 0xf
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_FIELD_MASK 0x3c000000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_AA64NAA32_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.CRYPTODISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_MSB 25
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_LSB 22
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_FIELD_MASK 0x03c00000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_SET(x) \
   (((x) << 22) & 0x03c00000)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CRYPTODISABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.CLUSTERIDAFF2 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_MSB 21
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_LSB 14
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_WIDTH 8
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_RESET 0x00
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_FIELD_MASK 0x003fc000
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF2_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.CLUSTERIDAFF1 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_MSB 13
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_LSB 6
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_WIDTH 8
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_RESET 0x02
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_FIELD_MASK 0x00003fc0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CLUSTERIDAFF1_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.CP15SDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_MSB 5
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_LSB 2
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_FIELD_MASK 0x0000003c
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_CP15SDISABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.L2RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_MSB 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_LSB 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_L2RSTDISABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_0_3.DBGL1RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_MSB 0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_LSB 0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_0_3_DBGL1RSTDISABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3             */
/* Register template: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 168 */
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3.PERIPHBASE_21_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_MSB 31
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_LSB 10
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_WIDTH 22
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_RESET 0x001800
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_FIELD_MASK 0xfffffc00
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_GET(x) \
   (((x) & 0xfffffc00) >> 10)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_SET(x) \
   (((x) << 10) & 0xfffffc00)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_PERIPHBASE_21_0_MODIFY(r, x) \
   ((((x) << 10) & 0xfffffc00) | ((r) & 0x000003ff))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3.CFGTE        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_MSB 9
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_LSB 6
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_FIELD_MASK 0x000003c0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_SET(x) \
   (((x) << 6) & 0x000003c0)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGTE_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3.CFGEND       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_MSB 5
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_LSB 2
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_FIELD_MASK 0x0000003c
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_CFGEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3.BROADCASTOUTER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_MSB 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_LSB 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_RESET 0x1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTOUTER_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_1_3.BROADCASTINNER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_MSB 0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_LSB 0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_WIDTH 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_RESET 0x1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_1_3_BROADCASTINNER_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_static_2::cfg_static_2_2_3             */
/* Register template: elb_apm2_csr::cfg_static_2::cfg_static_2_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 168 */
/* Field member: elb_apm2_csr::cfg_static_2::cfg_static_2_2_3.PERIPHBASE_25_22 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_MSB 3
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_LSB 0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_WIDTH 4
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_RESET 0x0
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_STATIC_2_CFG_STATIC_2_2_3_PERIPHBASE_25_22_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::cfg_cpu_2                                  */
/* Register template: elb_apm2_csr::cfg_cpu_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 188 */
/* Field member: elb_apm2_csr::cfg_cpu_2.sta_wake_request                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_MSB 7
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_LSB 4
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_WIDTH 4
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_WRITE_ACCESS 0
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_CFG_CPU_2_STA_WAKE_REQUEST_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::cfg_cpu_2.active                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_MSB 3
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_LSB 0
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_WIDTH 4
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_RESET 0xf
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_CPU_2_ACTIVE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::cfg_irq_2                                  */
/* Register template: elb_apm2_csr::cfg_irq_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 197 */
/* Field member: elb_apm2_csr::cfg_irq_2.nVSEI_mask                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_MSB 19
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_LSB 16
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_WIDTH 4
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_RESET 0xf
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_FIELD_MASK 0x000f0000
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_GET(x) (((x) & 0x000f0000) >> 16)
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_SET(x) (((x) << 16) & 0x000f0000)
#define ELB_APM2_CSR_CFG_IRQ_2_NVSEI_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_apm2_csr::cfg_irq_2.nSEI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_MSB 15
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_LSB 12
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_WIDTH 4
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_RESET 0xf
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_FIELD_MASK 0x0000f000
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM2_CSR_CFG_IRQ_2_NSEI_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm2_csr::cfg_irq_2.nREI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_MSB 11
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_LSB 8
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_WIDTH 4
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_RESET 0xf
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_CFG_IRQ_2_NREI_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::cfg_irq_2.nIRQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_MSB 7
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_LSB 4
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_WIDTH 4
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_RESET 0xf
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_CFG_IRQ_2_NIRQ_MASK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::cfg_irq_2.nFIQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_MSB 3
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_LSB 0
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_WIDTH 4
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_RESET 0xf
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_IRQ_2_NFIQ_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm2_csr::sta_AT_2                              */
/* Wide Register template: elb_apm2_csr::sta_AT_2                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
#define ELB_APM2_CSR_STA_AT_2_SIZE 0x8
#define ELB_APM2_CSR_STA_AT_2_BYTE_SIZE 0x20

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.ATDATAM0_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_MSB 31
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_LSB 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_WIDTH 20
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_FIELD_MASK 0xfffff000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATDATAM0_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.ATBYTESM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_LSB 10
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_WIDTH 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_FIELD_MASK 0x00000c00
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.ATBYTESM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_MSB 9
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_LSB 8
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_WIDTH 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_FIELD_MASK 0x00000300
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.ATBYTESM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_MSB 7
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_LSB 6
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_WIDTH 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_FIELD_MASK 0x000000c0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM1_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.ATBYTESM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_MSB 5
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_LSB 4
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_WIDTH 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_FIELD_MASK 0x00000030
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_ATBYTESM0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.AFREADYM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_MSB 3
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_LSB 3
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_FIELD_MASK 0x00000008
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.AFREADYM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_MSB 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_LSB 2
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_FIELD_MASK 0x00000004
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.AFREADYM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_MSB 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_LSB 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_0_6.AFREADYM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_MSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_0_6_AFREADYM0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6.ATDATAM1_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_MSB 31
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_LSB 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_WIDTH 20
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_FIELD_MASK 0xfffff000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM1_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_1_6.ATDATAM0_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_WIDTH 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_1_6_ATDATAM0_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6.ATDATAM2_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_MSB 31
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_LSB 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_WIDTH 20
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_FIELD_MASK 0xfffff000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM2_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_2_6.ATDATAM1_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_WIDTH 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_2_6_ATDATAM1_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6.ATDATAM3_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_MSB 31
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_LSB 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_WIDTH 20
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_FIELD_MASK 0xfffff000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM3_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_3_6.ATDATAM2_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_WIDTH 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_3_6_ATDATAM2_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6.ATIDM2_5_0           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_MSB 31
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_LSB 26
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_WIDTH 6
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_FIELD_MASK 0xfc000000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM2_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6.ATIDM1               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_MSB 25
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_LSB 19
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_WIDTH 7
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_FIELD_MASK 0x03f80000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_GET(x) \
   (((x) & 0x03f80000) >> 19)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_SET(x) \
   (((x) << 19) & 0x03f80000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM1_MODIFY(r, x) \
   ((((x) << 19) & 0x03f80000) | ((r) & 0xfc07ffff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6.ATIDM0               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_MSB 18
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_LSB 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_WIDTH 7
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_FIELD_MASK 0x0007f000
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_GET(x) \
   (((x) & 0x0007f000) >> 12)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_SET(x) \
   (((x) << 12) & 0x0007f000)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATIDM0_MODIFY(r, x) \
   ((((x) << 12) & 0x0007f000) | ((r) & 0xfff80fff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_4_6.ATDATAM3_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_WIDTH 12
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_FIELD_MASK 0x00000fff
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_4_6_ATDATAM3_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6                     */
/* Register template: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATVALIDM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_MSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_LSB 11
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_FIELD_MASK 0x00000800
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATVALIDM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_MSB 10
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_LSB 10
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_FIELD_MASK 0x00000400
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM2_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATVALIDM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_MSB 9
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_LSB 9
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_FIELD_MASK 0x00000200
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATVALIDM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_MSB 8
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_LSB 8
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_FIELD_MASK 0x00000100
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATVALIDM0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATIDM3               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_MSB 7
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_LSB 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_WIDTH 7
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_FIELD_MASK 0x000000fe
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_GET(x) \
   (((x) & 0x000000fe) >> 1)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_SET(x) \
   (((x) << 1) & 0x000000fe)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM3_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: elb_apm2_csr::sta_AT_2::sta_AT_2_5_6.ATIDM2_6_6           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_MSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_LSB 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_WIDTH 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_READ_ACCESS 1
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_AT_2_STA_AT_2_5_6_ATIDM2_6_6_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_timer_2                                */
/* Register template: elb_apm2_csr::sta_timer_2                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 238 */
/* Field member: elb_apm2_csr::sta_timer_2.nCNTVIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_MSB 15
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_LSB 12
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_FIELD_MASK 0x0000f000
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTVIRQ_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm2_csr::sta_timer_2.nCNTPSIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_MSB 11
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_LSB 8
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPSIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::sta_timer_2.nCNTPNSIRQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_MSB 7
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_LSB 4
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTPNSIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::sta_timer_2.nCNTHPIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_MSB 3
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_LSB 0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_TIMER_2_NCNTHPIRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm2_csr::sta_pmu_2                             */
/* Wide Register template: elb_apm2_csr::sta_pmu_2                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
#define ELB_APM2_CSR_STA_PMU_2_SIZE 0x4
#define ELB_APM2_CSR_STA_PMU_2_BYTE_SIZE 0x10

/* Register type: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4                   */
/* Register template: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4.PMUEVENT1_6_0      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_MSB 31
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_LSB 25
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_WIDTH 7
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_FIELD_MASK 0xfe000000
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT1_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_0_4.PMUEVENT0          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_MSB 24
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_LSB 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_WIDTH 25
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_FIELD_MASK 0x01ffffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_0_4_PMUEVENT0_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4                   */
/* Register template: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4.PMUEVENT2_13_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_MSB 31
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_LSB 18
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_WIDTH 14
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_FIELD_MASK 0xfffc0000
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT2_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_1_4.PMUEVENT1_24_7     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_MSB 17
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_LSB 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_WIDTH 18
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_FIELD_MASK 0x0003ffff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_1_4_PMUEVENT1_24_7_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4                   */
/* Register template: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4.PMUEVENT3_20_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_MSB 31
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_LSB 11
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_WIDTH 21
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_FIELD_MASK 0xfffff800
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT3_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_2_4.PMUEVENT2_24_14    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_MSB 10
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_LSB 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_WIDTH 11
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_FIELD_MASK 0x000007ff
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_GET(x) \
   ((x) & 0x000007ff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_SET(x) \
   ((x) & 0x000007ff)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_2_4_PMUEVENT2_24_14_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4                   */
/* Register template: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4.PMUSNAPSHOTACK     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_MSB 11
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_LSB 8
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_WIDTH 4
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUSNAPSHOTACK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4.nPMUIRQ            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_MSB 7
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_LSB 4
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_NPMUIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::sta_pmu_2::sta_pmu_2_3_4.PMUEVENT3_24_21    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_MSB 3
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_LSB 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_WIDTH 4
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_READ_ACCESS 1
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_PMU_2_STA_PMU_2_3_4_PMUEVENT3_24_21_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::cfg_pmu_2                                  */
/* Register template: elb_apm2_csr::cfg_pmu_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 261 */
/* Field member: elb_apm2_csr::cfg_pmu_2.PMUSNAPSHOTREQ                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_MSB 3
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_LSB 0
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_WIDTH 4
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_RESET 0x0
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_PMU_2_PMUSNAPSHOTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::cfg_CTI_2                                  */
/* Register template: elb_apm2_csr::cfg_CTI_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 268 */
/* Field member: elb_apm2_csr::cfg_CTI_2.CTIIRQACK                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_MSB 3
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_LSB 0
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_WIDTH 4
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_RESET 0x0
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_CTI_2_CTIIRQACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::sta_CTI_2                                  */
/* Register template: elb_apm2_csr::sta_CTI_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 275 */
/* Field member: elb_apm2_csr::sta_CTI_2.CTIIRQ                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_MSB 11
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_LSB 8
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_STA_CTI_2_CTIIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::sta_CTI_2.CTICHINACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_MSB 7
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_LSB 4
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_WIDTH 4
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_STA_CTI_2_CTICHINACK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::sta_CTI_2.CTICHOUT                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_MSB 3
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_LSB 0
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_WIDTH 4
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_READ_ACCESS 1
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_CTI_2_CTICHOUT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::sta_misc_dbg_2                             */
/* Register template: elb_apm2_csr::sta_misc_dbg_2                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 284 */
/* Field member: elb_apm2_csr::sta_misc_dbg_2.nCOMMIRQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_MSB 11
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_LSB 8
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_STA_MISC_DBG_2_NCOMMIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::sta_misc_dbg_2.COMMTX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_MSB 7
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_LSB 4
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMTX_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::sta_misc_dbg_2.COMMRX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_MSB 3
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_LSB 0
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_MISC_DBG_2_COMMRX_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::sta_IRQ_2                                  */
/* Register template: elb_apm2_csr::sta_IRQ_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 293 */
/* Field member: elb_apm2_csr::sta_IRQ_2.nVCPUMNTIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_MSB 5
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_LSB 2
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_WIDTH 4
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_FIELD_MASK 0x0000003c
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_GET(x) (((x) & 0x0000003c) >> 2)
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_SET(x) (((x) << 2) & 0x0000003c)
#define ELB_APM2_CSR_STA_IRQ_2_NVCPUMNTIRQ_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm2_csr::sta_IRQ_2.nINTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_MSB 1
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_LSB 1
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_WIDTH 1
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_STA_IRQ_2_NINTERRIRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::sta_IRQ_2.nEXTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_MSB 0
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_LSB 0
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_WIDTH 1
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_IRQ_2_NEXTERRIRQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm2_csr::sta_misc_2                            */
/* Wide Register template: elb_apm2_csr::sta_misc_2                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 303 */
#define ELB_APM2_CSR_STA_MISC_2_SIZE 0x2
#define ELB_APM2_CSR_STA_MISC_2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2                 */
/* Register template: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 303 */
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.STANDBYWFI       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_MSB 31
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_LSB 28
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_FIELD_MASK 0xf0000000
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFI_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.STANDBYWFE       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_MSB 27
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_LSB 24
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_FIELD_MASK 0x0f000000
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_STANDBYWFE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.SMPEN            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_MSB 23
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_LSB 20
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_FIELD_MASK 0x00f00000
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_SET(x) \
   (((x) << 20) & 0x00f00000)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_SMPEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.RDMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_MSB 19
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_LSB 12
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_WIDTH 8
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_FIELD_MASK 0x000ff000
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_SET(x) \
   (((x) << 12) & 0x000ff000)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_RDMEMATTRM_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.WRMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_MSB 11
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_LSB 4
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_WIDTH 8
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_FIELD_MASK 0x00000ff0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WRMEMATTRM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_0_2.WARMRSTREQ       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_MSB 3
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_LSB 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_WIDTH 4
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_0_2_WARMRSTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::sta_misc_2::sta_misc_2_1_2                 */
/* Register template: elb_apm2_csr::sta_misc_2::sta_misc_2_1_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 303 */
/* Field member: elb_apm2_csr::sta_misc_2::sta_misc_2_1_2.STANDBYWFIL2     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_MSB 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_LSB 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_WIDTH 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_READ_ACCESS 1
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_MISC_2_STA_MISC_2_1_2_STANDBYWFIL2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_VSIG_2                                 */
/* Register template: elb_apm2_csr::cfg_VSIG_2                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 316 */
/* Field member: elb_apm2_csr::cfg_VSIG_2.CLREXMONREQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_MSB 0
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_LSB 0
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_WIDTH 1
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_RESET 0x0
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_VSIG_2_CLREXMONREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_VSIG_2                                 */
/* Register template: elb_apm2_csr::sta_VSIG_2                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 323 */
/* Field member: elb_apm2_csr::sta_VSIG_2.CLREXMONACK                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_MSB 0
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_LSB 0
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_WIDTH 1
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_READ_ACCESS 1
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_VSIG_2_CLREXMONACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm2_csr::cfg_misc_dbg_2                        */
/* Wide Register template: elb_apm2_csr::cfg_misc_dbg_2                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 330 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_SIZE 0x2
#define ELB_APM2_CSR_CFG_MISC_DBG_2_BYTE_SIZE 0x8

/* Register type: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2         */
/* Register template: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 330 */
/* Field member: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2.DBGROMADDR_30_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_MSB 31
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_LSB 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_WIDTH 31
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_RESET 0x00060140
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_0_2.DBGROMADDRV */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_MSB 0
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_LSB 0
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_WIDTH 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_RESET 0x1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_0_2_DBGROMADDRV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_1_2         */
/* Register template: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_1_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 330 */
/* Field member: elb_apm2_csr::cfg_misc_dbg_2::cfg_misc_dbg_2_1_2.DBGROMADDR_31_31 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_MSB 0
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_LSB 0
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_WIDTH 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_RESET 0x0
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_MISC_DBG_2_CFG_MISC_DBG_2_1_2_DBGROMADDR_31_31_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_dstream_2                              */
/* Register template: elb_apm2_csr::sta_dstream_2                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 341 */
/* Field member: elb_apm2_csr::sta_dstream_2.DBGRSTREQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_MSB 7
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_LSB 4
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_WIDTH 4
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_READ_ACCESS 1
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGRSTREQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::sta_dstream_2.DBGACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_MSB 3
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_LSB 0
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_WIDTH 4
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_READ_ACCESS 1
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_STA_DSTREAM_2_DBGACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::sta_nts_2                                  */
/* Register template: elb_apm2_csr::sta_nts_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 349 */
/* Field member: elb_apm2_csr::sta_nts_2.TSSYNCREADYS_TS                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_MSB 0
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_LSB 0
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_WIDTH 1
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_READ_ACCESS 1
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_NTS_2_TSSYNCREADYS_TS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_nts_2                                  */
/* Register template: elb_apm2_csr::cfg_nts_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 356 */
/* Field member: elb_apm2_csr::cfg_nts_2.TSSYNCS_TS                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_MSB 8
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_LSB 7
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_WIDTH 2
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_RESET 0x0
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_FIELD_MASK 0x00000180
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_GET(x) (((x) & 0x00000180) >> 7)
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_SET(x) (((x) << 7) & 0x00000180)
#define ELB_APM2_CSR_CFG_NTS_2_TSSYNCS_TS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: elb_apm2_csr::cfg_nts_2.TSBITS_TS                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_MSB 6
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_LSB 0
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_WIDTH 7
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_RESET 0x00
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_FIELD_MASK 0x0000007f
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_GET(x) ((x) & 0x0000007f)
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_SET(x) ((x) & 0x0000007f)
#define ELB_APM2_CSR_CFG_NTS_2_TSBITS_TS_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_apm2_csr::cfg_ACP_2                                  */
/* Register template: elb_apm2_csr::cfg_ACP_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 364 */
/* Field member: elb_apm2_csr::cfg_ACP_2.ACINACTM                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_MSB 1
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_LSB 1
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_WIDTH 1
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_RESET 0x0
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_CFG_ACP_2_ACINACTM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::cfg_ACP_2.AINACTS                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_MSB 0
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_LSB 0
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_WIDTH 1
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_RESET 0x0
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_ACP_2_AINACTS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_EV_2                                   */
/* Register template: elb_apm2_csr::cfg_EV_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 373 */
/* Field member: elb_apm2_csr::cfg_EV_2.EVENTI                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_MSB 0
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_LSB 0
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_WIDTH 1
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_RESET 0x0
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_EV_2_EVENTI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_EV_2                                   */
/* Register template: elb_apm2_csr::sta_EV_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 380 */
/* Field member: elb_apm2_csr::sta_EV_2.EVENTO                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_EV_2_EVENTO_MSB 0
#define ELB_APM2_CSR_STA_EV_2_EVENTO_LSB 0
#define ELB_APM2_CSR_STA_EV_2_EVENTO_WIDTH 1
#define ELB_APM2_CSR_STA_EV_2_EVENTO_READ_ACCESS 1
#define ELB_APM2_CSR_STA_EV_2_EVENTO_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_EV_2_EVENTO_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_EV_2_EVENTO_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_EV_2_EVENTO_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_EV_2_EVENTO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_L2_2                                   */
/* Register template: elb_apm2_csr::cfg_L2_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 387 */
/* Field member: elb_apm2_csr::cfg_L2_2.L2FLUSHREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_MSB 0
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_LSB 0
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_WIDTH 1
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_RESET 0x0
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_L2_2_L2FLUSHREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::sta_L2_2                                   */
/* Register template: elb_apm2_csr::sta_L2_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 394 */
/* Field member: elb_apm2_csr::sta_L2_2.L2FLUSHDONE                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_MSB 0
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_LSB 0
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_WIDTH 1
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_READ_ACCESS 1
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_WRITE_ACCESS 0
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_STA_L2_2_L2FLUSHDONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm2_csr::cfg_AUTH_2                                 */
/* Register template: elb_apm2_csr::cfg_AUTH_2                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 401 */
/* Field member: elb_apm2_csr::cfg_AUTH_2.NIDEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_MSB 15
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_LSB 12
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_WIDTH 4
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_RESET 0xf
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_FIELD_MASK 0x0000f000
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM2_CSR_CFG_AUTH_2_NIDEN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm2_csr::cfg_AUTH_2.SPIDEN                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_MSB 11
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_LSB 8
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_WIDTH 4
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_RESET 0xf
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_CFG_AUTH_2_SPIDEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::cfg_AUTH_2.SPNIDEN                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_MSB 7
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_LSB 4
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_WIDTH 4
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_RESET 0xf
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_CFG_AUTH_2_SPNIDEN_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::cfg_AUTH_2.DBGEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_MSB 3
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_LSB 0
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_WIDTH 4
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_RESET 0xf
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_FIELD_MASK 0x0000000f
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_GET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_SET(x) ((x) & 0x0000000f)
#define ELB_APM2_CSR_CFG_AUTH_2_DBGEN_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm2_csr::cfg_arm_2                                  */
/* Register template: elb_apm2_csr::cfg_arm_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 411 */
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETTS                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_MSB 26
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_LSB 26
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_FIELD_MASK 0x04000000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_GET(x) (((x) & 0x04000000) >> 26)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETTS_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETICCT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_MSB 25
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_LSB 25
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_FIELD_MASK 0x02000000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICCT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETICDT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_MSB 24
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_LSB 24
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_FIELD_MASK 0x01000000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETICDT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETRDL                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_MSB 23
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_LSB 23
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_FIELD_MASK 0x00800000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_GET(x) (((x) & 0x00800000) >> 23)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETRDL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETGIC                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_MSB 22
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_LSB 22
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_FIELD_MASK 0x00400000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_GET(x) (((x) & 0x00400000) >> 22)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETGIC_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETEDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_MSB 21
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_LSB 21
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_FIELD_MASK 0x00200000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETEDBG_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETCNT                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_MSB 20
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_LSB 20
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_FIELD_MASK 0x00100000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETCNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETATB                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_MSB 19
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_LSB 19
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_FIELD_MASK 0x00080000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETATB_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETACP                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_MSB 18
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_LSB 18
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_FIELD_MASK 0x00040000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACP_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETACE                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_MSB 17
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_LSB 17
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_FIELD_MASK 0x00020000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_GET(x) (((x) & 0x00020000) >> 17)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETACE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nPRESETDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_MSB 16
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_LSB 16
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_FIELD_MASK 0x00010000
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NPRESETDBG_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_VINITHI                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_MSB 15
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_LSB 12
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_WIDTH 4
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_FIELD_MASK 0x0000f000
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM2_CSR_CFG_ARM_2_OV_VINITHI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nCPUPORESET                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_MSB 11
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_LSB 8
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_WIDTH 4
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_FIELD_MASK 0x00000f00
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCPUPORESET_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nCORERESET                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_MSB 7
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_LSB 4
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_WIDTH 4
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_FIELD_MASK 0x000000f0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NCORERESET_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_filler                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_MSB 3
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_LSB 3
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_FIELD_MASK 0x00000008
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_SET(x) (((x) << 3) & 0x00000008)
#define ELB_APM2_CSR_CFG_ARM_2_OV_FILLER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nL2RESET                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_MSB 2
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_LSB 2
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_FIELD_MASK 0x00000004
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_SET(x) (((x) << 2) & 0x00000004)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NL2RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm2_csr::cfg_arm_2.ov_nRESETPOR                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_MSB 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_LSB 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_FIELD_MASK 0x00000002
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM2_CSR_CFG_ARM_2_OV_NRESETPOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm2_csr::cfg_arm_2.cfg_override                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_MSB 0
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_LSB 0
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_WIDTH 1
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_READ_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_WRITE_ACCESS 1
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_RESET 0x0
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_FIELD_MASK 0x00000001
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_GET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_SET(x) ((x) & 0x00000001)
#define ELB_APM2_CSR_CFG_ARM_2_CFG_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_apm3_csr                                           */
/* Addressmap template: elb_apm3_csr                                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 2 */
#define ELB_APM3_CSR_SIZE 0x40
#define ELB_APM3_CSR_BYTE_SIZE 0x100
/* Register member: elb_apm3_csr.sta_cpu3_pll                              */
/* Register type referenced: elb_apm3_csr::sta_cpu3_pll                    */
/* Register template referenced: elb_apm3_csr::sta_cpu3_pll                */
#define ELB_APM3_CSR_STA_CPU3_PLL_OFFSET 0x0
#define ELB_APM3_CSR_STA_CPU3_PLL_BYTE_OFFSET 0x0
#define ELB_APM3_CSR_STA_CPU3_PLL_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CPU3_PLL_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CPU3_PLL_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_CPU3_PLL_RESET_MASK 0xfffffffc
#define ELB_APM3_CSR_STA_CPU3_PLL_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_CPU3_PLL_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm3_csr.cfg_cpu0_flash_C3                    */
/* Wide Register type referenced: elb_apm3_csr::cfg_cpu0_flash_C3          */
/* Wide Register template referenced: elb_apm3_csr::cfg_cpu0_flash_C3      */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_OFFSET 0x2
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_BYTE_OFFSET 0x8
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_cpu0_flash_C3.cfg_cpu0_flash_C3_0_2  */
/* Register type referenced: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_0_2 */
/* Register template referenced: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_0_2 */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_OFFSET 0x2
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_BYTE_OFFSET 0x8
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RESET_VALUE 0x70100000
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_cpu0_flash_C3.cfg_cpu0_flash_C3_1_2  */
/* Register type referenced: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_1_2 */
/* Register template referenced: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_1_2 */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_OFFSET 0x3
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_BYTE_OFFSET 0xc
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm3_csr.cfg_cpu0_C3                          */
/* Wide Register type referenced: elb_apm3_csr::cfg_cpu0_C3                */
/* Wide Register template referenced: elb_apm3_csr::cfg_cpu0_C3            */
#define ELB_APM3_CSR_CFG_CPU0_C3_OFFSET 0x4
#define ELB_APM3_CSR_CFG_CPU0_C3_BYTE_OFFSET 0x10
#define ELB_APM3_CSR_CFG_CPU0_C3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_cpu0_C3.cfg_cpu0_C3_0_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_0_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_0_2 */
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_OFFSET 0x4
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_BYTE_OFFSET 0x10
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RESET_VALUE 0x00400000
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_cpu0_C3.cfg_cpu0_C3_1_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_1_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_1_2 */
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_OFFSET 0x5
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_BYTE_OFFSET 0x14
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm3_csr.cfg_cpu1_C3                          */
/* Wide Register type referenced: elb_apm3_csr::cfg_cpu1_C3                */
/* Wide Register template referenced: elb_apm3_csr::cfg_cpu1_C3            */
#define ELB_APM3_CSR_CFG_CPU1_C3_OFFSET 0x6
#define ELB_APM3_CSR_CFG_CPU1_C3_BYTE_OFFSET 0x18
#define ELB_APM3_CSR_CFG_CPU1_C3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_cpu1_C3.cfg_cpu1_C3_0_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_0_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_0_2 */
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_OFFSET 0x6
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_BYTE_OFFSET 0x18
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RESET_VALUE 0x00400000
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_cpu1_C3.cfg_cpu1_C3_1_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_1_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_1_2 */
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_OFFSET 0x7
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_BYTE_OFFSET 0x1c
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm3_csr.cfg_cpu2_C3                          */
/* Wide Register type referenced: elb_apm3_csr::cfg_cpu2_C3                */
/* Wide Register template referenced: elb_apm3_csr::cfg_cpu2_C3            */
#define ELB_APM3_CSR_CFG_CPU2_C3_OFFSET 0x8
#define ELB_APM3_CSR_CFG_CPU2_C3_BYTE_OFFSET 0x20
#define ELB_APM3_CSR_CFG_CPU2_C3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_cpu2_C3.cfg_cpu2_C3_0_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_0_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_0_2 */
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_OFFSET 0x8
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_BYTE_OFFSET 0x20
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RESET_VALUE 0x00400000
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_cpu2_C3.cfg_cpu2_C3_1_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_1_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_1_2 */
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_OFFSET 0x9
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_BYTE_OFFSET 0x24
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm3_csr.cfg_cpu3_C3                          */
/* Wide Register type referenced: elb_apm3_csr::cfg_cpu3_C3                */
/* Wide Register template referenced: elb_apm3_csr::cfg_cpu3_C3            */
#define ELB_APM3_CSR_CFG_CPU3_C3_OFFSET 0xa
#define ELB_APM3_CSR_CFG_CPU3_C3_BYTE_OFFSET 0x28
#define ELB_APM3_CSR_CFG_CPU3_C3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_cpu3_C3.cfg_cpu3_C3_0_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_0_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_0_2 */
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_OFFSET 0xa
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_BYTE_OFFSET 0x28
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RESET_VALUE 0x00400000
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_cpu3_C3.cfg_cpu3_C3_1_2              */
/* Register type referenced: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_1_2    */
/* Register template referenced: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_1_2 */
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_OFFSET 0xb
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_BYTE_OFFSET 0x2c
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_WRITE_MASK 0x00000fff
/* Wide Register member: elb_apm3_csr.cfg_static_3                         */
/* Wide Register type referenced: elb_apm3_csr::cfg_static_3               */
/* Wide Register template referenced: elb_apm3_csr::cfg_static_3           */
#define ELB_APM3_CSR_CFG_STATIC_3_OFFSET 0xc
#define ELB_APM3_CSR_CFG_STATIC_3_BYTE_OFFSET 0x30
#define ELB_APM3_CSR_CFG_STATIC_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_static_3.cfg_static_3_0_3            */
/* Register type referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3  */
/* Register template referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_OFFSET 0xc
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BYTE_OFFSET 0x30
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_RESET_VALUE 0xbc0000c0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_static_3.cfg_static_3_1_3            */
/* Register type referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3  */
/* Register template referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_OFFSET 0xd
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BYTE_OFFSET 0x34
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_RESET_VALUE 0x00600003
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_static_3.cfg_static_3_2_3            */
/* Register type referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_2_3  */
/* Register template referenced: elb_apm3_csr::cfg_static_3::cfg_static_3_2_3 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_OFFSET 0xe
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_BYTE_OFFSET 0x38
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm3_csr.cfg_cpu_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_cpu_3                       */
/* Register template referenced: elb_apm3_csr::cfg_cpu_3                   */
#define ELB_APM3_CSR_CFG_CPU_3_OFFSET 0x10
#define ELB_APM3_CSR_CFG_CPU_3_BYTE_OFFSET 0x40
#define ELB_APM3_CSR_CFG_CPU_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU_3_RESET_VALUE 0x0000000f
#define ELB_APM3_CSR_CFG_CPU_3_RESET_MASK 0xffffff0f
#define ELB_APM3_CSR_CFG_CPU_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm3_csr.cfg_irq_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_irq_3                       */
/* Register template referenced: elb_apm3_csr::cfg_irq_3                   */
#define ELB_APM3_CSR_CFG_IRQ_3_OFFSET 0x11
#define ELB_APM3_CSR_CFG_IRQ_3_BYTE_OFFSET 0x44
#define ELB_APM3_CSR_CFG_IRQ_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_RESET_VALUE 0x000fffff
#define ELB_APM3_CSR_CFG_IRQ_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_IRQ_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_IRQ_3_WRITE_MASK 0x000fffff
/* Wide Register member: elb_apm3_csr.sta_AT_3                             */
/* Wide Register type referenced: elb_apm3_csr::sta_AT_3                   */
/* Wide Register template referenced: elb_apm3_csr::sta_AT_3               */
#define ELB_APM3_CSR_STA_AT_3_OFFSET 0x18
#define ELB_APM3_CSR_STA_AT_3_BYTE_OFFSET 0x60
#define ELB_APM3_CSR_STA_AT_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_WRITE_ACCESS 0
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_0_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_OFFSET 0x18
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_BYTE_OFFSET 0x60
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_1_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_OFFSET 0x19
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_BYTE_OFFSET 0x64
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_2_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_OFFSET 0x1a
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_BYTE_OFFSET 0x68
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_3_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_OFFSET 0x1b
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_BYTE_OFFSET 0x6c
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_4_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_OFFSET 0x1c
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_BYTE_OFFSET 0x70
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_AT_3.sta_AT_3_5_6                    */
/* Register type referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6          */
/* Register template referenced: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6      */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_OFFSET 0x1d
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_BYTE_OFFSET 0x74
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_RESET_MASK 0xfffff000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.sta_timer_3                               */
/* Register type referenced: elb_apm3_csr::sta_timer_3                     */
/* Register template referenced: elb_apm3_csr::sta_timer_3                 */
#define ELB_APM3_CSR_STA_TIMER_3_OFFSET 0x20
#define ELB_APM3_CSR_STA_TIMER_3_BYTE_OFFSET 0x80
#define ELB_APM3_CSR_STA_TIMER_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_TIMER_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_TIMER_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_TIMER_3_RESET_MASK 0xffff0000
#define ELB_APM3_CSR_STA_TIMER_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_TIMER_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm3_csr.sta_pmu_3                            */
/* Wide Register type referenced: elb_apm3_csr::sta_pmu_3                  */
/* Wide Register template referenced: elb_apm3_csr::sta_pmu_3              */
#define ELB_APM3_CSR_STA_PMU_3_OFFSET 0x24
#define ELB_APM3_CSR_STA_PMU_3_BYTE_OFFSET 0x90
#define ELB_APM3_CSR_STA_PMU_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_WRITE_ACCESS 0
/* Register member: elb_apm3_csr::sta_pmu_3.sta_pmu_3_0_4                  */
/* Register type referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4        */
/* Register template referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4    */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_OFFSET 0x24
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_BYTE_OFFSET 0x90
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_pmu_3.sta_pmu_3_1_4                  */
/* Register type referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4        */
/* Register template referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4    */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_OFFSET 0x25
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_BYTE_OFFSET 0x94
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_pmu_3.sta_pmu_3_2_4                  */
/* Register type referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4        */
/* Register template referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4    */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_OFFSET 0x26
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_BYTE_OFFSET 0x98
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_pmu_3.sta_pmu_3_3_4                  */
/* Register type referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4        */
/* Register template referenced: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4    */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_OFFSET 0x27
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_BYTE_OFFSET 0x9c
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_RESET_MASK 0xfffff000
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.cfg_pmu_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_pmu_3                       */
/* Register template referenced: elb_apm3_csr::cfg_pmu_3                   */
#define ELB_APM3_CSR_CFG_PMU_3_OFFSET 0x28
#define ELB_APM3_CSR_CFG_PMU_3_BYTE_OFFSET 0xa0
#define ELB_APM3_CSR_CFG_PMU_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_PMU_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_PMU_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_PMU_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_PMU_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_PMU_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm3_csr.cfg_CTI_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_CTI_3                       */
/* Register template referenced: elb_apm3_csr::cfg_CTI_3                   */
#define ELB_APM3_CSR_CFG_CTI_3_OFFSET 0x29
#define ELB_APM3_CSR_CFG_CTI_3_BYTE_OFFSET 0xa4
#define ELB_APM3_CSR_CFG_CTI_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CTI_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CTI_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_CTI_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CTI_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CTI_3_WRITE_MASK 0x0000000f
/* Register member: elb_apm3_csr.sta_CTI_3                                 */
/* Register type referenced: elb_apm3_csr::sta_CTI_3                       */
/* Register template referenced: elb_apm3_csr::sta_CTI_3                   */
#define ELB_APM3_CSR_STA_CTI_3_OFFSET 0x2a
#define ELB_APM3_CSR_STA_CTI_3_BYTE_OFFSET 0xa8
#define ELB_APM3_CSR_STA_CTI_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CTI_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CTI_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_CTI_3_RESET_MASK 0xfffff000
#define ELB_APM3_CSR_STA_CTI_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_CTI_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.sta_misc_dbg_3                            */
/* Register type referenced: elb_apm3_csr::sta_misc_dbg_3                  */
/* Register template referenced: elb_apm3_csr::sta_misc_dbg_3              */
#define ELB_APM3_CSR_STA_MISC_DBG_3_OFFSET 0x2b
#define ELB_APM3_CSR_STA_MISC_DBG_3_BYTE_OFFSET 0xac
#define ELB_APM3_CSR_STA_MISC_DBG_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_DBG_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_DBG_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_MISC_DBG_3_RESET_MASK 0xfffff000
#define ELB_APM3_CSR_STA_MISC_DBG_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_MISC_DBG_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.sta_IRQ_3                                 */
/* Register type referenced: elb_apm3_csr::sta_IRQ_3                       */
/* Register template referenced: elb_apm3_csr::sta_IRQ_3                   */
#define ELB_APM3_CSR_STA_IRQ_3_OFFSET 0x2c
#define ELB_APM3_CSR_STA_IRQ_3_BYTE_OFFSET 0xb0
#define ELB_APM3_CSR_STA_IRQ_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_IRQ_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_IRQ_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_IRQ_3_RESET_MASK 0xffffffc0
#define ELB_APM3_CSR_STA_IRQ_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_IRQ_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm3_csr.sta_misc_3                           */
/* Wide Register type referenced: elb_apm3_csr::sta_misc_3                 */
/* Wide Register template referenced: elb_apm3_csr::sta_misc_3             */
#define ELB_APM3_CSR_STA_MISC_3_OFFSET 0x2e
#define ELB_APM3_CSR_STA_MISC_3_BYTE_OFFSET 0xb8
#define ELB_APM3_CSR_STA_MISC_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_WRITE_ACCESS 0
/* Register member: elb_apm3_csr::sta_misc_3.sta_misc_3_0_2                */
/* Register type referenced: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2      */
/* Register template referenced: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2  */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_OFFSET 0x2e
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_BYTE_OFFSET 0xb8
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr::sta_misc_3.sta_misc_3_1_2                */
/* Register type referenced: elb_apm3_csr::sta_misc_3::sta_misc_3_1_2      */
/* Register template referenced: elb_apm3_csr::sta_misc_3::sta_misc_3_1_2  */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_OFFSET 0x2f
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_BYTE_OFFSET 0xbc
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_RESET_MASK 0xfffffffe
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.cfg_VSIG_3                                */
/* Register type referenced: elb_apm3_csr::cfg_VSIG_3                      */
/* Register template referenced: elb_apm3_csr::cfg_VSIG_3                  */
#define ELB_APM3_CSR_CFG_VSIG_3_OFFSET 0x30
#define ELB_APM3_CSR_CFG_VSIG_3_BYTE_OFFSET 0xc0
#define ELB_APM3_CSR_CFG_VSIG_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_VSIG_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_VSIG_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_VSIG_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_VSIG_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_VSIG_3_WRITE_MASK 0x00000001
/* Register member: elb_apm3_csr.sta_VSIG_3                                */
/* Register type referenced: elb_apm3_csr::sta_VSIG_3                      */
/* Register template referenced: elb_apm3_csr::sta_VSIG_3                  */
#define ELB_APM3_CSR_STA_VSIG_3_OFFSET 0x31
#define ELB_APM3_CSR_STA_VSIG_3_BYTE_OFFSET 0xc4
#define ELB_APM3_CSR_STA_VSIG_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_VSIG_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_VSIG_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_VSIG_3_RESET_MASK 0xfffffffe
#define ELB_APM3_CSR_STA_VSIG_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_VSIG_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_apm3_csr.cfg_misc_dbg_3                       */
/* Wide Register type referenced: elb_apm3_csr::cfg_misc_dbg_3             */
/* Wide Register template referenced: elb_apm3_csr::cfg_misc_dbg_3         */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_OFFSET 0x32
#define ELB_APM3_CSR_CFG_MISC_DBG_3_BYTE_OFFSET 0xc8
#define ELB_APM3_CSR_CFG_MISC_DBG_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_WRITE_ACCESS 1
/* Register member: elb_apm3_csr::cfg_misc_dbg_3.cfg_misc_dbg_3_0_2        */
/* Register type referenced: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2 */
/* Register template referenced: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_OFFSET 0x32
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_BYTE_OFFSET 0xc8
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_RESET_VALUE 0x000c0281
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_apm3_csr::cfg_misc_dbg_3.cfg_misc_dbg_3_1_2        */
/* Register type referenced: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_1_2 */
/* Register template referenced: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_1_2 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_OFFSET 0x33
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_BYTE_OFFSET 0xcc
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_WRITE_MASK 0x00000001
/* Register member: elb_apm3_csr.sta_dstream_3                             */
/* Register type referenced: elb_apm3_csr::sta_dstream_3                   */
/* Register template referenced: elb_apm3_csr::sta_dstream_3               */
#define ELB_APM3_CSR_STA_DSTREAM_3_OFFSET 0x34
#define ELB_APM3_CSR_STA_DSTREAM_3_BYTE_OFFSET 0xd0
#define ELB_APM3_CSR_STA_DSTREAM_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_DSTREAM_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_DSTREAM_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_DSTREAM_3_RESET_MASK 0xffffff00
#define ELB_APM3_CSR_STA_DSTREAM_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_DSTREAM_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.sta_nts_3                                 */
/* Register type referenced: elb_apm3_csr::sta_nts_3                       */
/* Register template referenced: elb_apm3_csr::sta_nts_3                   */
#define ELB_APM3_CSR_STA_NTS_3_OFFSET 0x35
#define ELB_APM3_CSR_STA_NTS_3_BYTE_OFFSET 0xd4
#define ELB_APM3_CSR_STA_NTS_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_NTS_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_NTS_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_NTS_3_RESET_MASK 0xfffffffe
#define ELB_APM3_CSR_STA_NTS_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_NTS_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.cfg_nts_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_nts_3                       */
/* Register template referenced: elb_apm3_csr::cfg_nts_3                   */
#define ELB_APM3_CSR_CFG_NTS_3_OFFSET 0x36
#define ELB_APM3_CSR_CFG_NTS_3_BYTE_OFFSET 0xd8
#define ELB_APM3_CSR_CFG_NTS_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_NTS_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_NTS_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_NTS_3_WRITE_MASK 0x000001ff
/* Register member: elb_apm3_csr.cfg_ACP_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_ACP_3                       */
/* Register template referenced: elb_apm3_csr::cfg_ACP_3                   */
#define ELB_APM3_CSR_CFG_ACP_3_OFFSET 0x37
#define ELB_APM3_CSR_CFG_ACP_3_BYTE_OFFSET 0xdc
#define ELB_APM3_CSR_CFG_ACP_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_ACP_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_ACP_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_ACP_3_WRITE_MASK 0x00000003
/* Register member: elb_apm3_csr.cfg_EV_3                                  */
/* Register type referenced: elb_apm3_csr::cfg_EV_3                        */
/* Register template referenced: elb_apm3_csr::cfg_EV_3                    */
#define ELB_APM3_CSR_CFG_EV_3_OFFSET 0x38
#define ELB_APM3_CSR_CFG_EV_3_BYTE_OFFSET 0xe0
#define ELB_APM3_CSR_CFG_EV_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_EV_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_EV_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_EV_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_EV_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_EV_3_WRITE_MASK 0x00000001
/* Register member: elb_apm3_csr.sta_EV_3                                  */
/* Register type referenced: elb_apm3_csr::sta_EV_3                        */
/* Register template referenced: elb_apm3_csr::sta_EV_3                    */
#define ELB_APM3_CSR_STA_EV_3_OFFSET 0x39
#define ELB_APM3_CSR_STA_EV_3_BYTE_OFFSET 0xe4
#define ELB_APM3_CSR_STA_EV_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_EV_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_EV_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_EV_3_RESET_MASK 0xfffffffe
#define ELB_APM3_CSR_STA_EV_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_EV_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.cfg_L2_3                                  */
/* Register type referenced: elb_apm3_csr::cfg_L2_3                        */
/* Register template referenced: elb_apm3_csr::cfg_L2_3                    */
#define ELB_APM3_CSR_CFG_L2_3_OFFSET 0x3a
#define ELB_APM3_CSR_CFG_L2_3_BYTE_OFFSET 0xe8
#define ELB_APM3_CSR_CFG_L2_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_L2_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_L2_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_L2_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_L2_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_L2_3_WRITE_MASK 0x00000001
/* Register member: elb_apm3_csr.sta_L2_3                                  */
/* Register type referenced: elb_apm3_csr::sta_L2_3                        */
/* Register template referenced: elb_apm3_csr::sta_L2_3                    */
#define ELB_APM3_CSR_STA_L2_3_OFFSET 0x3b
#define ELB_APM3_CSR_STA_L2_3_BYTE_OFFSET 0xec
#define ELB_APM3_CSR_STA_L2_3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_L2_3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_L2_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_STA_L2_3_RESET_MASK 0xfffffffe
#define ELB_APM3_CSR_STA_L2_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_STA_L2_3_WRITE_MASK 0x00000000
/* Register member: elb_apm3_csr.cfg_AUTH_3                                */
/* Register type referenced: elb_apm3_csr::cfg_AUTH_3                      */
/* Register template referenced: elb_apm3_csr::cfg_AUTH_3                  */
#define ELB_APM3_CSR_CFG_AUTH_3_OFFSET 0x3c
#define ELB_APM3_CSR_CFG_AUTH_3_BYTE_OFFSET 0xf0
#define ELB_APM3_CSR_CFG_AUTH_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_RESET_VALUE 0x0000ffff
#define ELB_APM3_CSR_CFG_AUTH_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_AUTH_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_AUTH_3_WRITE_MASK 0x0000ffff
/* Register member: elb_apm3_csr.cfg_arm_3                                 */
/* Register type referenced: elb_apm3_csr::cfg_arm_3                       */
/* Register template referenced: elb_apm3_csr::cfg_arm_3                   */
#define ELB_APM3_CSR_CFG_ARM_3_OFFSET 0x3d
#define ELB_APM3_CSR_CFG_ARM_3_BYTE_OFFSET 0xf4
#define ELB_APM3_CSR_CFG_ARM_3_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_RESET_VALUE 0x00000000
#define ELB_APM3_CSR_CFG_ARM_3_RESET_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_ARM_3_READ_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_ARM_3_WRITE_MASK 0x07ffffff

/* Register type: elb_apm3_csr::sta_cpu3_pll                               */
/* Register template: elb_apm3_csr::sta_cpu3_pll                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 125 */
/* Field member: elb_apm3_csr::sta_cpu3_pll.aux_mdiv_sw_done               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_MSB 1
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_LSB 1
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_WIDTH 1
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_STA_CPU3_PLL_AUX_MDIV_SW_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::sta_cpu3_pll.lock                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_MSB 0
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_LSB 0
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_WIDTH 1
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_CPU3_PLL_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm3_csr::cfg_cpu0_flash_C3                     */
/* Wide Register template: elb_apm3_csr::cfg_cpu0_flash_C3                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 133 */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_SIZE 0x2
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_0_2   */
/* Register template: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_0_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 133 */
/* Field member: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_RESET 0x70100000
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_1_2   */
/* Register template: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_1_2 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 133 */
/* Field member: elb_apm3_csr::cfg_cpu0_flash_C3::cfg_cpu0_flash_C3_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU0_FLASH_C3_CFG_CPU0_FLASH_C3_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm3_csr::cfg_cpu0_C3                           */
/* Wide Register template: elb_apm3_csr::cfg_cpu0_C3                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 140 */
#define ELB_APM3_CSR_CFG_CPU0_C3_SIZE 0x2
#define ELB_APM3_CSR_CFG_CPU0_C3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_0_2               */
/* Register template: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 140 */
/* Field member: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_1_2               */
/* Register template: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 140 */
/* Field member: elb_apm3_csr::cfg_cpu0_C3::cfg_cpu0_C3_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU0_C3_CFG_CPU0_C3_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm3_csr::cfg_cpu1_C3                           */
/* Wide Register template: elb_apm3_csr::cfg_cpu1_C3                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 147 */
#define ELB_APM3_CSR_CFG_CPU1_C3_SIZE 0x2
#define ELB_APM3_CSR_CFG_CPU1_C3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_0_2               */
/* Register template: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 147 */
/* Field member: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_1_2               */
/* Register template: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 147 */
/* Field member: elb_apm3_csr::cfg_cpu1_C3::cfg_cpu1_C3_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU1_C3_CFG_CPU1_C3_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm3_csr::cfg_cpu2_C3                           */
/* Wide Register template: elb_apm3_csr::cfg_cpu2_C3                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 154 */
#define ELB_APM3_CSR_CFG_CPU2_C3_SIZE 0x2
#define ELB_APM3_CSR_CFG_CPU2_C3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_0_2               */
/* Register template: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 154 */
/* Field member: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_1_2               */
/* Register template: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 154 */
/* Field member: elb_apm3_csr::cfg_cpu2_C3::cfg_cpu2_C3_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU2_C3_CFG_CPU2_C3_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm3_csr::cfg_cpu3_C3                           */
/* Wide Register template: elb_apm3_csr::cfg_cpu3_C3                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 161 */
#define ELB_APM3_CSR_CFG_CPU3_C3_SIZE 0x2
#define ELB_APM3_CSR_CFG_CPU3_C3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_0_2               */
/* Register template: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_0_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 161 */
/* Field member: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_0_2.RVBARADDR_31_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_MSB 31
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_LSB 0
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_WIDTH 32
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_RESET 0x00400000
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_0_2_RVBARADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_1_2               */
/* Register template: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_1_2           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 161 */
/* Field member: elb_apm3_csr::cfg_cpu3_C3::cfg_cpu3_C3_1_2.RVBARADDR_43_32 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_MSB 11
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_LSB 0
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_WIDTH 12
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_RESET 0x000
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_CFG_CPU3_C3_CFG_CPU3_C3_1_2_RVBARADDR_43_32_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: elb_apm3_csr::cfg_static_3                          */
/* Wide Register template: elb_apm3_csr::cfg_static_3                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 168 */
#define ELB_APM3_CSR_CFG_STATIC_3_SIZE 0x4
#define ELB_APM3_CSR_CFG_STATIC_3_BYTE_SIZE 0x10

/* Register type: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3             */
/* Register template: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 168 */
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.BROADCASTCACHEMAINT */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_MSB 31
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_LSB 31
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_RESET 0x1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_FIELD_MASK 0x80000000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_BROADCASTCACHEMAINT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.SYSBARDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_MSB 30
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_LSB 30
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_FIELD_MASK 0x40000000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_SYSBARDISABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.AA64nAA32    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_MSB 29
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_LSB 26
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_RESET 0xf
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_FIELD_MASK 0x3c000000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_AA64NAA32_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.CRYPTODISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_MSB 25
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_LSB 22
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_FIELD_MASK 0x03c00000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_SET(x) \
   (((x) << 22) & 0x03c00000)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CRYPTODISABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.CLUSTERIDAFF2 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_MSB 21
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_LSB 14
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_WIDTH 8
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_RESET 0x00
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_FIELD_MASK 0x003fc000
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF2_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.CLUSTERIDAFF1 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_MSB 13
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_LSB 6
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_WIDTH 8
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_RESET 0x03
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_FIELD_MASK 0x00003fc0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CLUSTERIDAFF1_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.CP15SDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_MSB 5
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_LSB 2
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_FIELD_MASK 0x0000003c
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_CP15SDISABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.L2RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_MSB 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_LSB 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_L2RSTDISABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_0_3.DBGL1RSTDISABLE */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_MSB 0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_LSB 0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_0_3_DBGL1RSTDISABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3             */
/* Register template: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 168 */
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3.PERIPHBASE_21_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_MSB 31
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_LSB 10
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_WIDTH 22
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_RESET 0x001800
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_FIELD_MASK 0xfffffc00
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_GET(x) \
   (((x) & 0xfffffc00) >> 10)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_SET(x) \
   (((x) << 10) & 0xfffffc00)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_PERIPHBASE_21_0_MODIFY(r, x) \
   ((((x) << 10) & 0xfffffc00) | ((r) & 0x000003ff))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3.CFGTE        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_MSB 9
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_LSB 6
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_FIELD_MASK 0x000003c0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_SET(x) \
   (((x) << 6) & 0x000003c0)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGTE_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3.CFGEND       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_MSB 5
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_LSB 2
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_FIELD_MASK 0x0000003c
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_CFGEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3.BROADCASTOUTER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_MSB 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_LSB 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_RESET 0x1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTOUTER_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_1_3.BROADCASTINNER */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_MSB 0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_LSB 0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_WIDTH 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_RESET 0x1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_1_3_BROADCASTINNER_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_static_3::cfg_static_3_2_3             */
/* Register template: elb_apm3_csr::cfg_static_3::cfg_static_3_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 168 */
/* Field member: elb_apm3_csr::cfg_static_3::cfg_static_3_2_3.PERIPHBASE_25_22 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_MSB 3
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_LSB 0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_WIDTH 4
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_RESET 0x0
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_STATIC_3_CFG_STATIC_3_2_3_PERIPHBASE_25_22_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::cfg_cpu_3                                  */
/* Register template: elb_apm3_csr::cfg_cpu_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 188 */
/* Field member: elb_apm3_csr::cfg_cpu_3.sta_wake_request                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_MSB 7
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_LSB 4
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_WIDTH 4
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_WRITE_ACCESS 0
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_CFG_CPU_3_STA_WAKE_REQUEST_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::cfg_cpu_3.active                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_MSB 3
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_LSB 0
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_WIDTH 4
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_RESET 0xf
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_CPU_3_ACTIVE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::cfg_irq_3                                  */
/* Register template: elb_apm3_csr::cfg_irq_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 197 */
/* Field member: elb_apm3_csr::cfg_irq_3.nVSEI_mask                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_MSB 19
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_LSB 16
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_WIDTH 4
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_RESET 0xf
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_FIELD_MASK 0x000f0000
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_GET(x) (((x) & 0x000f0000) >> 16)
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_SET(x) (((x) << 16) & 0x000f0000)
#define ELB_APM3_CSR_CFG_IRQ_3_NVSEI_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_apm3_csr::cfg_irq_3.nSEI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_MSB 15
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_LSB 12
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_WIDTH 4
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_RESET 0xf
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_FIELD_MASK 0x0000f000
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM3_CSR_CFG_IRQ_3_NSEI_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm3_csr::cfg_irq_3.nREI_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_MSB 11
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_LSB 8
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_WIDTH 4
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_RESET 0xf
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_CFG_IRQ_3_NREI_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::cfg_irq_3.nIRQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_MSB 7
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_LSB 4
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_WIDTH 4
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_RESET 0xf
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_CFG_IRQ_3_NIRQ_MASK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::cfg_irq_3.nFIQ_mask                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_MSB 3
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_LSB 0
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_WIDTH 4
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_RESET 0xf
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_IRQ_3_NFIQ_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm3_csr::sta_AT_3                              */
/* Wide Register template: elb_apm3_csr::sta_AT_3                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
#define ELB_APM3_CSR_STA_AT_3_SIZE 0x8
#define ELB_APM3_CSR_STA_AT_3_BYTE_SIZE 0x20

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.ATDATAM0_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_MSB 31
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_LSB 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_WIDTH 20
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_FIELD_MASK 0xfffff000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATDATAM0_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.ATBYTESM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_LSB 10
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_WIDTH 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_FIELD_MASK 0x00000c00
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.ATBYTESM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_MSB 9
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_LSB 8
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_WIDTH 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_FIELD_MASK 0x00000300
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.ATBYTESM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_MSB 7
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_LSB 6
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_WIDTH 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_FIELD_MASK 0x000000c0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM1_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.ATBYTESM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_MSB 5
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_LSB 4
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_WIDTH 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_FIELD_MASK 0x00000030
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_ATBYTESM0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.AFREADYM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_MSB 3
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_LSB 3
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_FIELD_MASK 0x00000008
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.AFREADYM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_MSB 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_LSB 2
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_FIELD_MASK 0x00000004
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.AFREADYM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_MSB 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_LSB 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_0_6.AFREADYM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_MSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_0_6_AFREADYM0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6.ATDATAM1_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_MSB 31
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_LSB 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_WIDTH 20
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_FIELD_MASK 0xfffff000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM1_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_1_6.ATDATAM0_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_WIDTH 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_1_6_ATDATAM0_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6.ATDATAM2_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_MSB 31
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_LSB 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_WIDTH 20
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_FIELD_MASK 0xfffff000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM2_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_2_6.ATDATAM1_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_WIDTH 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_2_6_ATDATAM1_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6.ATDATAM3_19_0        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_MSB 31
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_LSB 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_WIDTH 20
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_FIELD_MASK 0xfffff000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_GET(x) \
   (((x) & 0xfffff000) >> 12)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_SET(x) \
   (((x) << 12) & 0xfffff000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM3_19_0_MODIFY(r, x) \
   ((((x) << 12) & 0xfffff000) | ((r) & 0x00000fff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_3_6.ATDATAM2_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_WIDTH 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_3_6_ATDATAM2_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6.ATIDM2_5_0           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_MSB 31
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_LSB 26
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_WIDTH 6
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_FIELD_MASK 0xfc000000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM2_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6.ATIDM1               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_MSB 25
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_LSB 19
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_WIDTH 7
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_FIELD_MASK 0x03f80000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_GET(x) \
   (((x) & 0x03f80000) >> 19)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_SET(x) \
   (((x) << 19) & 0x03f80000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM1_MODIFY(r, x) \
   ((((x) << 19) & 0x03f80000) | ((r) & 0xfc07ffff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6.ATIDM0               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_MSB 18
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_LSB 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_WIDTH 7
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_FIELD_MASK 0x0007f000
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_GET(x) \
   (((x) & 0x0007f000) >> 12)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_SET(x) \
   (((x) << 12) & 0x0007f000)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATIDM0_MODIFY(r, x) \
   ((((x) << 12) & 0x0007f000) | ((r) & 0xfff80fff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_4_6.ATDATAM3_31_20       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_WIDTH 12
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_FIELD_MASK 0x00000fff
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_GET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_SET(x) \
   ((x) & 0x00000fff)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_4_6_ATDATAM3_31_20_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6                     */
/* Register template: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATVALIDM3            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_MSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_LSB 11
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_FIELD_MASK 0x00000800
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATVALIDM2            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_MSB 10
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_LSB 10
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_FIELD_MASK 0x00000400
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM2_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATVALIDM1            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_MSB 9
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_LSB 9
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_FIELD_MASK 0x00000200
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATVALIDM0            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_MSB 8
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_LSB 8
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_FIELD_MASK 0x00000100
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATVALIDM0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATIDM3               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_MSB 7
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_LSB 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_WIDTH 7
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_FIELD_MASK 0x000000fe
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_GET(x) \
   (((x) & 0x000000fe) >> 1)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_SET(x) \
   (((x) << 1) & 0x000000fe)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM3_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: elb_apm3_csr::sta_AT_3::sta_AT_3_5_6.ATIDM2_6_6           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_MSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_LSB 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_WIDTH 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_READ_ACCESS 1
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_AT_3_STA_AT_3_5_6_ATIDM2_6_6_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_timer_3                                */
/* Register template: elb_apm3_csr::sta_timer_3                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 238 */
/* Field member: elb_apm3_csr::sta_timer_3.nCNTVIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_MSB 15
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_LSB 12
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_FIELD_MASK 0x0000f000
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTVIRQ_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm3_csr::sta_timer_3.nCNTPSIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_MSB 11
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_LSB 8
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPSIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::sta_timer_3.nCNTPNSIRQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_MSB 7
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_LSB 4
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTPNSIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::sta_timer_3.nCNTHPIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_MSB 3
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_LSB 0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_TIMER_3_NCNTHPIRQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_apm3_csr::sta_pmu_3                             */
/* Wide Register template: elb_apm3_csr::sta_pmu_3                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
#define ELB_APM3_CSR_STA_PMU_3_SIZE 0x4
#define ELB_APM3_CSR_STA_PMU_3_BYTE_SIZE 0x10

/* Register type: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4                   */
/* Register template: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4.PMUEVENT1_6_0      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_MSB 31
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_LSB 25
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_WIDTH 7
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_FIELD_MASK 0xfe000000
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT1_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_0_4.PMUEVENT0          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_MSB 24
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_LSB 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_WIDTH 25
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_FIELD_MASK 0x01ffffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_GET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_SET(x) \
   ((x) & 0x01ffffff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_0_4_PMUEVENT0_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4                   */
/* Register template: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4.PMUEVENT2_13_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_MSB 31
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_LSB 18
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_WIDTH 14
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_FIELD_MASK 0xfffc0000
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT2_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_1_4.PMUEVENT1_24_7     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_MSB 17
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_LSB 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_WIDTH 18
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_FIELD_MASK 0x0003ffff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_1_4_PMUEVENT1_24_7_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4                   */
/* Register template: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4.PMUEVENT3_20_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_MSB 31
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_LSB 11
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_WIDTH 21
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_FIELD_MASK 0xfffff800
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT3_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_2_4.PMUEVENT2_24_14    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_MSB 10
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_LSB 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_WIDTH 11
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_FIELD_MASK 0x000007ff
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_GET(x) \
   ((x) & 0x000007ff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_SET(x) \
   ((x) & 0x000007ff)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_2_4_PMUEVENT2_24_14_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4                   */
/* Register template: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4.PMUSNAPSHOTACK     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_MSB 11
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_LSB 8
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_WIDTH 4
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUSNAPSHOTACK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4.nPMUIRQ            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_MSB 7
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_LSB 4
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_NPMUIRQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::sta_pmu_3::sta_pmu_3_3_4.PMUEVENT3_24_21    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_MSB 3
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_LSB 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_WIDTH 4
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_READ_ACCESS 1
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_PMU_3_STA_PMU_3_3_4_PMUEVENT3_24_21_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::cfg_pmu_3                                  */
/* Register template: elb_apm3_csr::cfg_pmu_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 261 */
/* Field member: elb_apm3_csr::cfg_pmu_3.PMUSNAPSHOTREQ                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_MSB 3
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_LSB 0
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_WIDTH 4
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_RESET 0x0
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_PMU_3_PMUSNAPSHOTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::cfg_CTI_3                                  */
/* Register template: elb_apm3_csr::cfg_CTI_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 268 */
/* Field member: elb_apm3_csr::cfg_CTI_3.CTIIRQACK                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_MSB 3
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_LSB 0
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_WIDTH 4
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_RESET 0x0
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_CTI_3_CTIIRQACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::sta_CTI_3                                  */
/* Register template: elb_apm3_csr::sta_CTI_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 275 */
/* Field member: elb_apm3_csr::sta_CTI_3.CTIIRQ                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_MSB 11
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_LSB 8
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_STA_CTI_3_CTIIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::sta_CTI_3.CTICHINACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_MSB 7
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_LSB 4
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_WIDTH 4
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_STA_CTI_3_CTICHINACK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::sta_CTI_3.CTICHOUT                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_MSB 3
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_LSB 0
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_WIDTH 4
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_READ_ACCESS 1
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_CTI_3_CTICHOUT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::sta_misc_dbg_3                             */
/* Register template: elb_apm3_csr::sta_misc_dbg_3                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 284 */
/* Field member: elb_apm3_csr::sta_misc_dbg_3.nCOMMIRQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_MSB 11
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_LSB 8
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_STA_MISC_DBG_3_NCOMMIRQ_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::sta_misc_dbg_3.COMMTX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_MSB 7
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_LSB 4
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMTX_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::sta_misc_dbg_3.COMMRX                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_MSB 3
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_LSB 0
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_MISC_DBG_3_COMMRX_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::sta_IRQ_3                                  */
/* Register template: elb_apm3_csr::sta_IRQ_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 293 */
/* Field member: elb_apm3_csr::sta_IRQ_3.nVCPUMNTIRQ                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_MSB 5
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_LSB 2
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_WIDTH 4
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_FIELD_MASK 0x0000003c
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_GET(x) (((x) & 0x0000003c) >> 2)
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_SET(x) (((x) << 2) & 0x0000003c)
#define ELB_APM3_CSR_STA_IRQ_3_NVCPUMNTIRQ_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_apm3_csr::sta_IRQ_3.nINTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_MSB 1
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_LSB 1
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_WIDTH 1
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_STA_IRQ_3_NINTERRIRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::sta_IRQ_3.nEXTERRIRQ                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_MSB 0
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_LSB 0
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_WIDTH 1
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_IRQ_3_NEXTERRIRQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm3_csr::sta_misc_3                            */
/* Wide Register template: elb_apm3_csr::sta_misc_3                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 303 */
#define ELB_APM3_CSR_STA_MISC_3_SIZE 0x2
#define ELB_APM3_CSR_STA_MISC_3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2                 */
/* Register template: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 303 */
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.STANDBYWFI       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_MSB 31
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_LSB 28
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_FIELD_MASK 0xf0000000
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFI_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.STANDBYWFE       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_MSB 27
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_LSB 24
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_FIELD_MASK 0x0f000000
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_STANDBYWFE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.SMPEN            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_MSB 23
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_LSB 20
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_FIELD_MASK 0x00f00000
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_SET(x) \
   (((x) << 20) & 0x00f00000)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_SMPEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.RDMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_MSB 19
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_LSB 12
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_WIDTH 8
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_FIELD_MASK 0x000ff000
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_SET(x) \
   (((x) << 12) & 0x000ff000)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_RDMEMATTRM_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.WRMEMATTRM       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_MSB 11
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_LSB 4
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_WIDTH 8
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_FIELD_MASK 0x00000ff0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WRMEMATTRM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_0_2.WARMRSTREQ       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_MSB 3
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_LSB 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_WIDTH 4
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_GET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_SET(x) \
   ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_0_2_WARMRSTREQ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::sta_misc_3::sta_misc_3_1_2                 */
/* Register template: elb_apm3_csr::sta_misc_3::sta_misc_3_1_2             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 303 */
/* Field member: elb_apm3_csr::sta_misc_3::sta_misc_3_1_2.STANDBYWFIL2     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_MSB 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_LSB 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_WIDTH 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_READ_ACCESS 1
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_MISC_3_STA_MISC_3_1_2_STANDBYWFIL2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_VSIG_3                                 */
/* Register template: elb_apm3_csr::cfg_VSIG_3                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 316 */
/* Field member: elb_apm3_csr::cfg_VSIG_3.CLREXMONREQ                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_MSB 0
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_LSB 0
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_WIDTH 1
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_RESET 0x0
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_VSIG_3_CLREXMONREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_VSIG_3                                 */
/* Register template: elb_apm3_csr::sta_VSIG_3                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 323 */
/* Field member: elb_apm3_csr::sta_VSIG_3.CLREXMONACK                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_MSB 0
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_LSB 0
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_WIDTH 1
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_READ_ACCESS 1
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_VSIG_3_CLREXMONACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_apm3_csr::cfg_misc_dbg_3                        */
/* Wide Register template: elb_apm3_csr::cfg_misc_dbg_3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 330 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_SIZE 0x2
#define ELB_APM3_CSR_CFG_MISC_DBG_3_BYTE_SIZE 0x8

/* Register type: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2         */
/* Register template: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 330 */
/* Field member: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2.DBGROMADDR_30_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_MSB 31
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_LSB 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_WIDTH 31
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_RESET 0x00060140
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_0_2.DBGROMADDRV */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_MSB 0
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_LSB 0
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_WIDTH 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_RESET 0x1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_0_2_DBGROMADDRV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_1_2         */
/* Register template: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_1_2     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 330 */
/* Field member: elb_apm3_csr::cfg_misc_dbg_3::cfg_misc_dbg_3_1_2.DBGROMADDR_31_31 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_MSB 0
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_LSB 0
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_WIDTH 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_RESET 0x0
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_GET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_SET(x) \
   ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_MISC_DBG_3_CFG_MISC_DBG_3_1_2_DBGROMADDR_31_31_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_dstream_3                              */
/* Register template: elb_apm3_csr::sta_dstream_3                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 341 */
/* Field member: elb_apm3_csr::sta_dstream_3.DBGRSTREQ                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_MSB 7
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_LSB 4
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_WIDTH 4
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_READ_ACCESS 1
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGRSTREQ_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::sta_dstream_3.DBGACK                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_MSB 3
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_LSB 0
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_WIDTH 4
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_READ_ACCESS 1
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_STA_DSTREAM_3_DBGACK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::sta_nts_3                                  */
/* Register template: elb_apm3_csr::sta_nts_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 349 */
/* Field member: elb_apm3_csr::sta_nts_3.TSSYNCREADYS_TS                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_MSB 0
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_LSB 0
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_WIDTH 1
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_READ_ACCESS 1
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_NTS_3_TSSYNCREADYS_TS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_nts_3                                  */
/* Register template: elb_apm3_csr::cfg_nts_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 356 */
/* Field member: elb_apm3_csr::cfg_nts_3.TSSYNCS_TS                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_MSB 8
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_LSB 7
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_WIDTH 2
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_RESET 0x0
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_FIELD_MASK 0x00000180
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_GET(x) (((x) & 0x00000180) >> 7)
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_SET(x) (((x) << 7) & 0x00000180)
#define ELB_APM3_CSR_CFG_NTS_3_TSSYNCS_TS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: elb_apm3_csr::cfg_nts_3.TSBITS_TS                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_MSB 6
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_LSB 0
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_WIDTH 7
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_RESET 0x00
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_FIELD_MASK 0x0000007f
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_GET(x) ((x) & 0x0000007f)
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_SET(x) ((x) & 0x0000007f)
#define ELB_APM3_CSR_CFG_NTS_3_TSBITS_TS_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_apm3_csr::cfg_ACP_3                                  */
/* Register template: elb_apm3_csr::cfg_ACP_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 364 */
/* Field member: elb_apm3_csr::cfg_ACP_3.ACINACTM                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_MSB 1
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_LSB 1
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_WIDTH 1
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_RESET 0x0
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_CFG_ACP_3_ACINACTM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::cfg_ACP_3.AINACTS                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_MSB 0
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_LSB 0
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_WIDTH 1
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_RESET 0x0
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_ACP_3_AINACTS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_EV_3                                   */
/* Register template: elb_apm3_csr::cfg_EV_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 373 */
/* Field member: elb_apm3_csr::cfg_EV_3.EVENTI                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_MSB 0
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_LSB 0
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_WIDTH 1
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_RESET 0x0
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_EV_3_EVENTI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_EV_3                                   */
/* Register template: elb_apm3_csr::sta_EV_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 380 */
/* Field member: elb_apm3_csr::sta_EV_3.EVENTO                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_EV_3_EVENTO_MSB 0
#define ELB_APM3_CSR_STA_EV_3_EVENTO_LSB 0
#define ELB_APM3_CSR_STA_EV_3_EVENTO_WIDTH 1
#define ELB_APM3_CSR_STA_EV_3_EVENTO_READ_ACCESS 1
#define ELB_APM3_CSR_STA_EV_3_EVENTO_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_EV_3_EVENTO_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_EV_3_EVENTO_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_EV_3_EVENTO_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_EV_3_EVENTO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_L2_3                                   */
/* Register template: elb_apm3_csr::cfg_L2_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 387 */
/* Field member: elb_apm3_csr::cfg_L2_3.L2FLUSHREQ                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_MSB 0
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_LSB 0
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_WIDTH 1
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_RESET 0x0
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_L2_3_L2FLUSHREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::sta_L2_3                                   */
/* Register template: elb_apm3_csr::sta_L2_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 394 */
/* Field member: elb_apm3_csr::sta_L2_3.L2FLUSHDONE                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_MSB 0
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_LSB 0
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_WIDTH 1
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_READ_ACCESS 1
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_WRITE_ACCESS 0
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_STA_L2_3_L2FLUSHDONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_apm3_csr::cfg_AUTH_3                                 */
/* Register template: elb_apm3_csr::cfg_AUTH_3                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 401 */
/* Field member: elb_apm3_csr::cfg_AUTH_3.NIDEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_MSB 15
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_LSB 12
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_WIDTH 4
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_RESET 0xf
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_FIELD_MASK 0x0000f000
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM3_CSR_CFG_AUTH_3_NIDEN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm3_csr::cfg_AUTH_3.SPIDEN                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_MSB 11
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_LSB 8
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_WIDTH 4
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_RESET 0xf
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_CFG_AUTH_3_SPIDEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::cfg_AUTH_3.SPNIDEN                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_MSB 7
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_LSB 4
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_WIDTH 4
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_RESET 0xf
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_CFG_AUTH_3_SPNIDEN_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::cfg_AUTH_3.DBGEN                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_MSB 3
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_LSB 0
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_WIDTH 4
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_RESET 0xf
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_FIELD_MASK 0x0000000f
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_GET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_SET(x) ((x) & 0x0000000f)
#define ELB_APM3_CSR_CFG_AUTH_3_DBGEN_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_apm3_csr::cfg_arm_3                                  */
/* Register template: elb_apm3_csr::cfg_arm_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 411 */
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETTS                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_MSB 26
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_LSB 26
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_FIELD_MASK 0x04000000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_GET(x) (((x) & 0x04000000) >> 26)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETTS_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETICCT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_MSB 25
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_LSB 25
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_FIELD_MASK 0x02000000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICCT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETICDT                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_MSB 24
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_LSB 24
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_FIELD_MASK 0x01000000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETICDT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETRDL                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_MSB 23
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_LSB 23
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_FIELD_MASK 0x00800000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_GET(x) (((x) & 0x00800000) >> 23)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETRDL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETGIC                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_MSB 22
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_LSB 22
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_FIELD_MASK 0x00400000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_GET(x) (((x) & 0x00400000) >> 22)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETGIC_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETEDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_MSB 21
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_LSB 21
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_FIELD_MASK 0x00200000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETEDBG_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETCNT                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_MSB 20
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_LSB 20
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_FIELD_MASK 0x00100000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETCNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETATB                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_MSB 19
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_LSB 19
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_FIELD_MASK 0x00080000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETATB_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETACP                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_MSB 18
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_LSB 18
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_FIELD_MASK 0x00040000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACP_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETACE                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_MSB 17
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_LSB 17
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_FIELD_MASK 0x00020000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_GET(x) (((x) & 0x00020000) >> 17)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETACE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nPRESETDBG                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_MSB 16
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_LSB 16
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_FIELD_MASK 0x00010000
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NPRESETDBG_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_VINITHI                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_MSB 15
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_LSB 12
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_WIDTH 4
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_FIELD_MASK 0x0000f000
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_GET(x) (((x) & 0x0000f000) >> 12)
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_SET(x) (((x) << 12) & 0x0000f000)
#define ELB_APM3_CSR_CFG_ARM_3_OV_VINITHI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nCPUPORESET                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_MSB 11
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_LSB 8
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_WIDTH 4
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_FIELD_MASK 0x00000f00
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCPUPORESET_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nCORERESET                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_MSB 7
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_LSB 4
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_WIDTH 4
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_FIELD_MASK 0x000000f0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NCORERESET_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_filler                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_MSB 3
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_LSB 3
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_FIELD_MASK 0x00000008
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_SET(x) (((x) << 3) & 0x00000008)
#define ELB_APM3_CSR_CFG_ARM_3_OV_FILLER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nL2RESET                       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_MSB 2
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_LSB 2
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_FIELD_MASK 0x00000004
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_SET(x) (((x) << 2) & 0x00000004)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NL2RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_apm3_csr::cfg_arm_3.ov_nRESETPOR                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_MSB 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_LSB 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_FIELD_MASK 0x00000002
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_SET(x) (((x) << 1) & 0x00000002)
#define ELB_APM3_CSR_CFG_ARM_3_OV_NRESETPOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_apm3_csr::cfg_arm_3.cfg_override                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_MSB 0
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_LSB 0
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_WIDTH 1
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_READ_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_WRITE_ACCESS 1
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_RESET 0x0
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_FIELD_MASK 0x00000001
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_GET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_SET(x) ((x) & 0x00000001)
#define ELB_APM3_CSR_CFG_ARM_3_CFG_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::dummyctm                                     */
/* Register template: elb_ap_csr::dummyctm                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 195 */
/* Field member: elb_ap_csr::dummyctm.ctmclken                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_MSB 20
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_LSB 20
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_WIDTH 1
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_RESET 0x1
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_FIELD_MASK 0x00100000
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_SET(x) (((x) << 20) & 0x00100000)
#define ELB_AP_CSR_DUMMYCTM_CTMCLKEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_ap_csr::dummyctm.cisbypass3                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_MSB 19
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_LSB 19
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_WIDTH 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_FIELD_MASK 0x00080000
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_SET(x) (((x) << 19) & 0x00080000)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS3_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_ap_csr::dummyctm.cihsbypass3                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_MSB 18
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_LSB 15
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_WIDTH 4
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_FIELD_MASK 0x00078000
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_GET(x) (((x) & 0x00078000) >> 15)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_SET(x) (((x) << 15) & 0x00078000)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS3_MODIFY(r, x) \
   ((((x) << 15) & 0x00078000) | ((r) & 0xfff87fff))
/* Field member: elb_ap_csr::dummyctm.cisbypass2                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_MSB 14
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_LSB 14
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_WIDTH 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_FIELD_MASK 0x00004000
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_GET(x) (((x) & 0x00004000) >> 14)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_SET(x) (((x) << 14) & 0x00004000)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS2_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_ap_csr::dummyctm.cihsbypass2                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_MSB 13
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_LSB 10
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_WIDTH 4
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_FIELD_MASK 0x00003c00
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_GET(x) (((x) & 0x00003c00) >> 10)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_SET(x) (((x) << 10) & 0x00003c00)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS2_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: elb_ap_csr::dummyctm.cisbypass1                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_MSB 9
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_LSB 9
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_WIDTH 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_FIELD_MASK 0x00000200
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_GET(x) (((x) & 0x00000200) >> 9)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_SET(x) (((x) << 9) & 0x00000200)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ap_csr::dummyctm.cihsbypass1                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_MSB 8
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_LSB 5
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_WIDTH 4
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_FIELD_MASK 0x000001e0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_GET(x) (((x) & 0x000001e0) >> 5)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_SET(x) (((x) << 5) & 0x000001e0)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS1_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_ap_csr::dummyctm.cisbypass0                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_MSB 4
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_LSB 4
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_WIDTH 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_FIELD_MASK 0x00000010
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_SET(x) (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_DUMMYCTM_CISBYPASS0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::dummyctm.cihsbypass0                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_MSB 3
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_LSB 0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_WIDTH 4
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_READ_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_WRITE_ACCESS 1
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_RESET 0x0
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_FIELD_MASK 0x0000000f
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_GET(x) ((x) & 0x0000000f)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_SET(x) ((x) & 0x0000000f)
#define ELB_AP_CSR_DUMMYCTM_CIHSBYPASS0_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_ap_csr::atb                                          */
/* Register template: elb_ap_csr::atb                                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 212 */
/* Field member: elb_ap_csr::atb.bridge_clkens_3                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_MSB 25
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_LSB 25
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_FIELD_MASK 0x02000000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_GET(x) (((x) & 0x02000000) >> 25)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_SET(x) (((x) << 25) & 0x02000000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_3_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_ap_csr::atb.bridge_clkenm_3                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_MSB 24
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_LSB 24
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_FIELD_MASK 0x01000000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_GET(x) (((x) & 0x01000000) >> 24)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_SET(x) (((x) << 24) & 0x01000000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_3_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_ap_csr::atb.bridge_clkens_2                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_MSB 23
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_LSB 23
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_FIELD_MASK 0x00800000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_GET(x) (((x) & 0x00800000) >> 23)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_SET(x) (((x) << 23) & 0x00800000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_2_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_ap_csr::atb.bridge_clkenm_2                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_MSB 22
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_LSB 22
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_FIELD_MASK 0x00400000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_GET(x) (((x) & 0x00400000) >> 22)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_SET(x) (((x) << 22) & 0x00400000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_2_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_ap_csr::atb.bridge_clkens_1                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_MSB 21
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_LSB 21
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_FIELD_MASK 0x00200000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_GET(x) (((x) & 0x00200000) >> 21)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_SET(x) (((x) << 21) & 0x00200000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_1_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_ap_csr::atb.bridge_clkenm_1                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_MSB 20
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_LSB 20
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_FIELD_MASK 0x00100000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_SET(x) (((x) << 20) & 0x00100000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_1_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_ap_csr::atb.bridge_clkens_0                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_MSB 19
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_LSB 19
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_FIELD_MASK 0x00080000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_SET(x) (((x) << 19) & 0x00080000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENS_0_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_ap_csr::atb.bridge_clkenm_0                           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_MSB 18
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_LSB 18
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_RESET 0x1
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_FIELD_MASK 0x00040000
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_SET(x) (((x) << 18) & 0x00040000)
#define ELB_AP_CSR_ATB_BRIDGE_CLKENM_0_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_ap_csr::atb.pslverrdbg_f                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_MSB 17
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_LSB 17
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_FIELD_MASK 0x00020000
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_GET(x) (((x) & 0x00020000) >> 17)
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_SET(x) (((x) << 17) & 0x00020000)
#define ELB_AP_CSR_ATB_PSLVERRDBG_F_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_ap_csr::atb.pclkendbg_f                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_F_MSB 16
#define ELB_AP_CSR_ATB_PCLKENDBG_F_LSB 16
#define ELB_AP_CSR_ATB_PCLKENDBG_F_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_F_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_F_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_F_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_F_FIELD_MASK 0x00010000
#define ELB_AP_CSR_ATB_PCLKENDBG_F_GET(x) (((x) & 0x00010000) >> 16)
#define ELB_AP_CSR_ATB_PCLKENDBG_F_SET(x) (((x) << 16) & 0x00010000)
#define ELB_AP_CSR_ATB_PCLKENDBG_F_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_ap_csr::atb.paddrdbg31_f                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_F_MSB 15
#define ELB_AP_CSR_ATB_PADDRDBG31_F_LSB 15
#define ELB_AP_CSR_ATB_PADDRDBG31_F_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_F_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_F_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_F_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_F_FIELD_MASK 0x00008000
#define ELB_AP_CSR_ATB_PADDRDBG31_F_GET(x) (((x) & 0x00008000) >> 15)
#define ELB_AP_CSR_ATB_PADDRDBG31_F_SET(x) (((x) << 15) & 0x00008000)
#define ELB_AP_CSR_ATB_PADDRDBG31_F_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_ap_csr::atb.pslverrdbg_a                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_MSB 14
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_LSB 14
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_FIELD_MASK 0x00004000
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_GET(x) (((x) & 0x00004000) >> 14)
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_SET(x) (((x) << 14) & 0x00004000)
#define ELB_AP_CSR_ATB_PSLVERRDBG_A_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_ap_csr::atb.pclkendbg_a                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_A_MSB 13
#define ELB_AP_CSR_ATB_PCLKENDBG_A_LSB 13
#define ELB_AP_CSR_ATB_PCLKENDBG_A_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_A_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_A_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_A_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_A_FIELD_MASK 0x00002000
#define ELB_AP_CSR_ATB_PCLKENDBG_A_GET(x) (((x) & 0x00002000) >> 13)
#define ELB_AP_CSR_ATB_PCLKENDBG_A_SET(x) (((x) << 13) & 0x00002000)
#define ELB_AP_CSR_ATB_PCLKENDBG_A_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_ap_csr::atb.paddrdbg31_a                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_A_MSB 12
#define ELB_AP_CSR_ATB_PADDRDBG31_A_LSB 12
#define ELB_AP_CSR_ATB_PADDRDBG31_A_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_A_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_A_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_A_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_A_FIELD_MASK 0x00001000
#define ELB_AP_CSR_ATB_PADDRDBG31_A_GET(x) (((x) & 0x00001000) >> 12)
#define ELB_AP_CSR_ATB_PADDRDBG31_A_SET(x) (((x) << 12) & 0x00001000)
#define ELB_AP_CSR_ATB_PADDRDBG31_A_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_ap_csr::atb.pslverrdbg_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_MSB 11
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_LSB 11
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_FIELD_MASK 0x00000800
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_GET(x) (((x) & 0x00000800) >> 11)
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_SET(x) (((x) << 11) & 0x00000800)
#define ELB_AP_CSR_ATB_PSLVERRDBG_3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ap_csr::atb.pclkendbg_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_3_MSB 10
#define ELB_AP_CSR_ATB_PCLKENDBG_3_LSB 10
#define ELB_AP_CSR_ATB_PCLKENDBG_3_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_3_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_3_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_3_FIELD_MASK 0x00000400
#define ELB_AP_CSR_ATB_PCLKENDBG_3_GET(x) (((x) & 0x00000400) >> 10)
#define ELB_AP_CSR_ATB_PCLKENDBG_3_SET(x) (((x) << 10) & 0x00000400)
#define ELB_AP_CSR_ATB_PCLKENDBG_3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_ap_csr::atb.paddrdbg31_3                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_3_MSB 9
#define ELB_AP_CSR_ATB_PADDRDBG31_3_LSB 9
#define ELB_AP_CSR_ATB_PADDRDBG31_3_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_3_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_3_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_3_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_3_FIELD_MASK 0x00000200
#define ELB_AP_CSR_ATB_PADDRDBG31_3_GET(x) (((x) & 0x00000200) >> 9)
#define ELB_AP_CSR_ATB_PADDRDBG31_3_SET(x) (((x) << 9) & 0x00000200)
#define ELB_AP_CSR_ATB_PADDRDBG31_3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ap_csr::atb.pslverrdbg_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_MSB 8
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_LSB 8
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_FIELD_MASK 0x00000100
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_GET(x) (((x) & 0x00000100) >> 8)
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_SET(x) (((x) << 8) & 0x00000100)
#define ELB_AP_CSR_ATB_PSLVERRDBG_2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ap_csr::atb.pclkendbg_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_2_MSB 7
#define ELB_AP_CSR_ATB_PCLKENDBG_2_LSB 7
#define ELB_AP_CSR_ATB_PCLKENDBG_2_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_2_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_2_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_2_FIELD_MASK 0x00000080
#define ELB_AP_CSR_ATB_PCLKENDBG_2_GET(x) (((x) & 0x00000080) >> 7)
#define ELB_AP_CSR_ATB_PCLKENDBG_2_SET(x) (((x) << 7) & 0x00000080)
#define ELB_AP_CSR_ATB_PCLKENDBG_2_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ap_csr::atb.paddrdbg31_2                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_2_MSB 6
#define ELB_AP_CSR_ATB_PADDRDBG31_2_LSB 6
#define ELB_AP_CSR_ATB_PADDRDBG31_2_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_2_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_2_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_2_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_2_FIELD_MASK 0x00000040
#define ELB_AP_CSR_ATB_PADDRDBG31_2_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_AP_CSR_ATB_PADDRDBG31_2_SET(x) (((x) << 6) & 0x00000040)
#define ELB_AP_CSR_ATB_PADDRDBG31_2_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ap_csr::atb.pslverrdbg_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_MSB 5
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_LSB 5
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_FIELD_MASK 0x00000020
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_SET(x) (((x) << 5) & 0x00000020)
#define ELB_AP_CSR_ATB_PSLVERRDBG_1_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ap_csr::atb.pclkendbg_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_1_MSB 4
#define ELB_AP_CSR_ATB_PCLKENDBG_1_LSB 4
#define ELB_AP_CSR_ATB_PCLKENDBG_1_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_1_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_1_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_1_FIELD_MASK 0x00000010
#define ELB_AP_CSR_ATB_PCLKENDBG_1_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_ATB_PCLKENDBG_1_SET(x) (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_ATB_PCLKENDBG_1_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::atb.paddrdbg31_1                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_1_MSB 3
#define ELB_AP_CSR_ATB_PADDRDBG31_1_LSB 3
#define ELB_AP_CSR_ATB_PADDRDBG31_1_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_1_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_1_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_1_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_1_FIELD_MASK 0x00000008
#define ELB_AP_CSR_ATB_PADDRDBG31_1_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_ATB_PADDRDBG31_1_SET(x) (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_ATB_PADDRDBG31_1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::atb.pslverrdbg_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_MSB 2
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_LSB 2
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_WIDTH 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_PSLVERRDBG_0_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb.pclkendbg_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PCLKENDBG_0_MSB 1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_LSB 1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_WIDTH 1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_RESET 0x1
#define ELB_AP_CSR_ATB_PCLKENDBG_0_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_PCLKENDBG_0_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_PCLKENDBG_0_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_PCLKENDBG_0_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb.paddrdbg31_0                              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_PADDRDBG31_0_MSB 0
#define ELB_AP_CSR_ATB_PADDRDBG31_0_LSB 0
#define ELB_AP_CSR_ATB_PADDRDBG31_0_WIDTH 1
#define ELB_AP_CSR_ATB_PADDRDBG31_0_READ_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_0_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_PADDRDBG31_0_RESET 0x0
#define ELB_AP_CSR_ATB_PADDRDBG31_0_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_PADDRDBG31_0_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_PADDRDBG31_0_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_PADDRDBG31_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_ap_csr::dhs_atb_0                                      */
/* Memory template: elb_ap_csr::dhs_atb_0                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 245 */
#define ELB_AP_CSR_DHS_ATB_0_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_0_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_0_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_0_MSB 31
#define ELB_AP_CSR_DHS_ATB_0_LSB 0
#define ELB_AP_CSR_DHS_ATB_0_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_0_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_0_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_0_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_0.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_0::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_0::entry              */
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_0::entry                             */
/* Register template: elb_ap_csr::dhs_atb_0::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 254 */
/* Field member: elb_ap_csr::dhs_atb_0::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_0_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_ap_csr::dhs_atb_1                                      */
/* Memory template: elb_ap_csr::dhs_atb_1                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 258 */
#define ELB_AP_CSR_DHS_ATB_1_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_1_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_1_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_1_MSB 31
#define ELB_AP_CSR_DHS_ATB_1_LSB 0
#define ELB_AP_CSR_DHS_ATB_1_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_1_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_1_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_1_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_1.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_1::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_1::entry              */
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_1::entry                             */
/* Register template: elb_ap_csr::dhs_atb_1::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 267 */
/* Field member: elb_ap_csr::dhs_atb_1::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_1_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_ap_csr::dhs_atb_2                                      */
/* Memory template: elb_ap_csr::dhs_atb_2                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 271 */
#define ELB_AP_CSR_DHS_ATB_2_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_2_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_2_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_2_MSB 31
#define ELB_AP_CSR_DHS_ATB_2_LSB 0
#define ELB_AP_CSR_DHS_ATB_2_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_2_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_2_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_2_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_2.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_2::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_2::entry              */
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_2::entry                             */
/* Register template: elb_ap_csr::dhs_atb_2::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 280 */
/* Field member: elb_ap_csr::dhs_atb_2::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_2_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_ap_csr::dhs_atb_3                                      */
/* Memory template: elb_ap_csr::dhs_atb_3                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 284 */
#define ELB_AP_CSR_DHS_ATB_3_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_3_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_3_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_3_MSB 31
#define ELB_AP_CSR_DHS_ATB_3_LSB 0
#define ELB_AP_CSR_DHS_ATB_3_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_3_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_3_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_3_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_3.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_3::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_3::entry              */
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_3::entry                             */
/* Register template: elb_ap_csr::dhs_atb_3::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 293 */
/* Field member: elb_ap_csr::dhs_atb_3::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_3_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_ap_csr::dhs_atb_a                                      */
/* Memory template: elb_ap_csr::dhs_atb_a                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 297 */
#define ELB_AP_CSR_DHS_ATB_A_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_A_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_A_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_A_MSB 31
#define ELB_AP_CSR_DHS_ATB_A_LSB 0
#define ELB_AP_CSR_DHS_ATB_A_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_A_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_A_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_A_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_a.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_a::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_a::entry              */
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_a::entry                             */
/* Register template: elb_ap_csr::dhs_atb_a::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 306 */
/* Field member: elb_ap_csr::dhs_atb_a::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_A_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: elb_ap_csr::dhs_atb_f                                      */
/* Memory template: elb_ap_csr::dhs_atb_f                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 310 */
#define ELB_AP_CSR_DHS_ATB_F_SIZE 0x10000
#define ELB_AP_CSR_DHS_ATB_F_BYTE_SIZE 0x40000
#define ELB_AP_CSR_DHS_ATB_F_ENTRIES 0x10000
#define ELB_AP_CSR_DHS_ATB_F_MSB 31
#define ELB_AP_CSR_DHS_ATB_F_LSB 0
#define ELB_AP_CSR_DHS_ATB_F_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_F_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_F_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_F_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::dhs_atb_f.entry                            */
/* Register type referenced: elb_ap_csr::dhs_atb_f::entry                  */
/* Register template referenced: elb_ap_csr::dhs_atb_f::entry              */
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_BYTE_OFFSET 0x0
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_READ_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::dhs_atb_f::entry                             */
/* Register template: elb_ap_csr::dhs_atb_f::entry                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 319 */
/* Field member: elb_ap_csr::dhs_atb_f::entry.data                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 195 */
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_MSB 31
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_LSB 0
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_WIDTH 32
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_READ_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_DHS_ATB_F_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ap_csr::atb_ctl                                      */
/* Register template: elb_ap_csr::atb_ctl                                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 323 */
/* Field member: elb_ap_csr::atb_ctl.acqcomp                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_MSB 8
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_LSB 8
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_FIELD_MASK 0x00000100
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_GET(x) (((x) & 0x00000100) >> 8)
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_SET(x) (((x) << 8) & 0x00000100)
#define ELB_AP_CSR_ATB_CTL_ACQCOMP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ap_csr::atb_ctl.full                                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_CTL_FULL_MSB 7
#define ELB_AP_CSR_ATB_CTL_FULL_LSB 7
#define ELB_AP_CSR_ATB_CTL_FULL_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_FULL_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_FULL_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_CTL_FULL_FIELD_MASK 0x00000080
#define ELB_AP_CSR_ATB_CTL_FULL_GET(x) (((x) & 0x00000080) >> 7)
#define ELB_AP_CSR_ATB_CTL_FULL_SET(x) (((x) << 7) & 0x00000080)
#define ELB_AP_CSR_ATB_CTL_FULL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ap_csr::atb_ctl.csysack                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_CTL_CSYSACK_MSB 6
#define ELB_AP_CSR_ATB_CTL_CSYSACK_LSB 6
#define ELB_AP_CSR_ATB_CTL_CSYSACK_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_CSYSACK_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_CSYSACK_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_CTL_CSYSACK_FIELD_MASK 0x00000040
#define ELB_AP_CSR_ATB_CTL_CSYSACK_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_AP_CSR_ATB_CTL_CSYSACK_SET(x) (((x) << 6) & 0x00000040)
#define ELB_AP_CSR_ATB_CTL_CSYSACK_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ap_csr::atb_ctl.cactive                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_CTL_CACTIVE_MSB 5
#define ELB_AP_CSR_ATB_CTL_CACTIVE_LSB 5
#define ELB_AP_CSR_ATB_CTL_CACTIVE_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_CACTIVE_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_CACTIVE_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_CTL_CACTIVE_FIELD_MASK 0x00000020
#define ELB_AP_CSR_ATB_CTL_CACTIVE_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_AP_CSR_ATB_CTL_CACTIVE_SET(x) (((x) << 5) & 0x00000020)
#define ELB_AP_CSR_ATB_CTL_CACTIVE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ap_csr::atb_ctl.trigin                                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_CTL_TRIGIN_MSB 4
#define ELB_AP_CSR_ATB_CTL_TRIGIN_LSB 4
#define ELB_AP_CSR_ATB_CTL_TRIGIN_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_TRIGIN_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_TRIGIN_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_TRIGIN_RESET 0x0
#define ELB_AP_CSR_ATB_CTL_TRIGIN_FIELD_MASK 0x00000010
#define ELB_AP_CSR_ATB_CTL_TRIGIN_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_ATB_CTL_TRIGIN_SET(x) (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_ATB_CTL_TRIGIN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::atb_ctl.flushin                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_MSB 3
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_LSB 3
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_RESET 0x0
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_FIELD_MASK 0x00000008
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_SET(x) (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_ATB_CTL_FLUSHIN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::atb_ctl.csysreq                               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_MSB 2
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_LSB 2
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_RESET 0x0
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_CTL_CSYSREQ_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb_ctl.spiden                                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_CTL_SPIDEN_MSB 1
#define ELB_AP_CSR_ATB_CTL_SPIDEN_LSB 1
#define ELB_AP_CSR_ATB_CTL_SPIDEN_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_SPIDEN_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_SPIDEN_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_SPIDEN_RESET 0x0
#define ELB_AP_CSR_ATB_CTL_SPIDEN_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_CTL_SPIDEN_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_CTL_SPIDEN_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_CTL_SPIDEN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb_ctl.dbgen                                 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_CTL_DBGEN_MSB 0
#define ELB_AP_CSR_ATB_CTL_DBGEN_LSB 0
#define ELB_AP_CSR_ATB_CTL_DBGEN_WIDTH 1
#define ELB_AP_CSR_ATB_CTL_DBGEN_READ_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_DBGEN_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_CTL_DBGEN_RESET 0x0
#define ELB_AP_CSR_ATB_CTL_DBGEN_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_CTL_DBGEN_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_CTL_DBGEN_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_CTL_DBGEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::atb_bridge_0                                 */
/* Register template: elb_ap_csr::atb_bridge_0                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 338 */
/* Field member: elb_ap_csr::atb_bridge_0.csysack                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_MSB 2
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_LSB 2
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSACK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb_bridge_0.cactive                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_MSB 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_LSB 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_BRIDGE_0_CACTIVE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb_bridge_0.csysreq                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_MSB 0
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_LSB 0
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_RESET 0x0
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_0_CSYSREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::atb_bridge_1                                 */
/* Register template: elb_ap_csr::atb_bridge_1                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 346 */
/* Field member: elb_ap_csr::atb_bridge_1.csysack                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_MSB 2
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_LSB 2
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSACK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb_bridge_1.cactive                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_MSB 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_LSB 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_BRIDGE_1_CACTIVE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb_bridge_1.csysreq                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_MSB 0
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_LSB 0
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_RESET 0x0
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_1_CSYSREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::atb_bridge_2                                 */
/* Register template: elb_ap_csr::atb_bridge_2                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 354 */
/* Field member: elb_ap_csr::atb_bridge_2.csysack                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_MSB 2
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_LSB 2
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSACK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb_bridge_2.cactive                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_MSB 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_LSB 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_BRIDGE_2_CACTIVE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb_bridge_2.csysreq                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_MSB 0
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_LSB 0
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_RESET 0x0
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_2_CSYSREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::atb_bridge_3                                 */
/* Register template: elb_ap_csr::atb_bridge_3                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 362 */
/* Field member: elb_ap_csr::atb_bridge_3.csysack                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_MSB 2
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_LSB 2
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_FIELD_MASK 0x00000004
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSACK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::atb_bridge_3.cactive                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_MSB 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_LSB 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_WRITE_ACCESS 0
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_SET(x) (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_ATB_BRIDGE_3_CACTIVE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::atb_bridge_3.csysreq                          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_MSB 0
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_LSB 0
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_WIDTH 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_READ_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_WRITE_ACCESS 1
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_RESET 0x0
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_FIELD_MASK 0x00000001
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_ATB_BRIDGE_3_CSYSREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::cfg_socket                                   */
/* Register template: elb_ap_csr::cfg_socket                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 370 */
/* Field member: elb_ap_csr::cfg_socket.a21_stall_on_same_id_remap         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_MSB 3
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_LSB 3
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_WIDTH 1
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_READ_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_RESET 0x0
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_FIELD_MASK 0x00000008
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_CFG_SOCKET_A21_STALL_ON_SAME_ID_REMAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::cfg_socket.a21_map_id                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_MSB 2
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_LSB 2
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_WIDTH 1
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_READ_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_RESET 0x1
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_FIELD_MASK 0x00000004
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_SET(x) (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_CFG_SOCKET_A21_MAP_ID_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::cfg_socket.a26_stall_on_same_id_remap         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_MSB 1
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_LSB 1
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_WIDTH 1
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_READ_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_RESET 0x0
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_FIELD_MASK 0x00000002
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_CFG_SOCKET_A26_STALL_ON_SAME_ID_REMAP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::cfg_socket.a26_map_id                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_MSB 0
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_LSB 0
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_WIDTH 1
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_READ_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_RESET 0x1
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_FIELD_MASK 0x00000001
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CFG_SOCKET_A26_MAP_ID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_ap_csr::filter_addr_lo                                 */
/* Memory template: elb_ap_csr::filter_addr_lo                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 1 */
#define ELB_AP_CSR_FILTER_ADDR_LO_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_LO_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_LO_MSB 30
#define ELB_AP_CSR_FILTER_ADDR_LO_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_LO_WIDTH 31
#define ELB_AP_CSR_FILTER_ADDR_LO_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_ap_csr::filter_addr_lo.data                        */
/* Register type referenced: elb_ap_csr::filter_addr_lo::data              */
/* Register template referenced: elb_ap_csr::filter_addr_lo::data          */
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_ap_csr::filter_addr_lo::data                         */
/* Register template: elb_ap_csr::filter_addr_lo::data                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 10 */
/* Field member: elb_ap_csr::filter_addr_lo::data.value                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_ap_csr::filter_addr_hi                                 */
/* Memory template: elb_ap_csr::filter_addr_hi                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 16 */
#define ELB_AP_CSR_FILTER_ADDR_HI_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_HI_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_HI_MSB 30
#define ELB_AP_CSR_FILTER_ADDR_HI_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_HI_WIDTH 31
#define ELB_AP_CSR_FILTER_ADDR_HI_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_ap_csr::filter_addr_hi.data                        */
/* Register type referenced: elb_ap_csr::filter_addr_hi::data              */
/* Register template referenced: elb_ap_csr::filter_addr_hi::data          */
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_ap_csr::filter_addr_hi::data                         */
/* Register template: elb_ap_csr::filter_addr_hi::data                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 25 */
/* Field member: elb_ap_csr::filter_addr_hi::data.value                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_AP_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_ap_csr::filter_addr_host                               */
/* Memory template: elb_ap_csr::filter_addr_host                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 31 */
#define ELB_AP_CSR_FILTER_ADDR_HOST_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_HOST_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_HOST_MSB 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_HOST_WIDTH 2
#define ELB_AP_CSR_FILTER_ADDR_HOST_MASK 0x03
#define ELB_AP_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03)
#define ELB_AP_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03)
/* Register member: elb_ap_csr::filter_addr_host.data                      */
/* Register type referenced: elb_ap_csr::filter_addr_host::data            */
/* Register template referenced: elb_ap_csr::filter_addr_host::data        */
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfc
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xff
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03

/* Register type: elb_ap_csr::filter_addr_host::data                       */
/* Register template: elb_ap_csr::filter_addr_host::data                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 40 */
/* Field member: elb_ap_csr::filter_addr_host::data.match                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_ap_csr::filter_addr_host::data.mask                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_AP_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_ap_csr::filter_addr_pic                                */
/* Memory template: elb_ap_csr::filter_addr_pic                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 51 */
#define ELB_AP_CSR_FILTER_ADDR_PIC_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_PIC_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_PIC_MSB 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_PIC_WIDTH 2
#define ELB_AP_CSR_FILTER_ADDR_PIC_MASK 0x03
#define ELB_AP_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03)
#define ELB_AP_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03)
/* Register member: elb_ap_csr::filter_addr_pic.data                       */
/* Register type referenced: elb_ap_csr::filter_addr_pic::data             */
/* Register template referenced: elb_ap_csr::filter_addr_pic::data         */
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfc
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xff
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03

/* Register type: elb_ap_csr::filter_addr_pic::data                        */
/* Register template: elb_ap_csr::filter_addr_pic::data                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 60 */
/* Field member: elb_ap_csr::filter_addr_pic::data.match                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_ap_csr::filter_addr_pic::data.mask                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_AP_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_ap_csr::filter_addr_lif                                */
/* Memory template: elb_ap_csr::filter_addr_lif                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 71 */
#define ELB_AP_CSR_FILTER_ADDR_LIF_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_LIF_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_LIF_MSB 21
#define ELB_AP_CSR_FILTER_ADDR_LIF_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_LIF_WIDTH 22
#define ELB_AP_CSR_FILTER_ADDR_LIF_MASK 0x003fffff
#define ELB_AP_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003fffff)
#define ELB_AP_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003fffff)
/* Register member: elb_ap_csr::filter_addr_lif.data                       */
/* Register type referenced: elb_ap_csr::filter_addr_lif::data             */
/* Register template referenced: elb_ap_csr::filter_addr_lif::data         */
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003fffff

/* Register type: elb_ap_csr::filter_addr_lif::data                        */
/* Register template: elb_ap_csr::filter_addr_lif::data                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 80 */
/* Field member: elb_ap_csr::filter_addr_lif::data.match                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_ap_csr::filter_addr_lif::data.mask                    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007ff
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007ff)
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007ff)
#define ELB_AP_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: elb_ap_csr::filter_src                                     */
/* Memory template: elb_ap_csr::filter_src                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 91 */
#define ELB_AP_CSR_FILTER_SRC_SIZE 0x20
#define ELB_AP_CSR_FILTER_SRC_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_SRC_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_SRC_MSB 13
#define ELB_AP_CSR_FILTER_SRC_LSB 0
#define ELB_AP_CSR_FILTER_SRC_WIDTH 14
#define ELB_AP_CSR_FILTER_SRC_MASK 0x3fff
#define ELB_AP_CSR_FILTER_SRC_GET(x) ((x) & 0x3fff)
#define ELB_AP_CSR_FILTER_SRC_SET(x) ((x) & 0x3fff)
/* Register member: elb_ap_csr::filter_src.data                            */
/* Register type referenced: elb_ap_csr::filter_src::data                  */
/* Register template referenced: elb_ap_csr::filter_src::data              */
#define ELB_AP_CSR_FILTER_SRC_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_SRC_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_RESET_VALUE 0x0000
#define ELB_AP_CSR_FILTER_SRC_DATA_RESET_MASK 0xc000
#define ELB_AP_CSR_FILTER_SRC_DATA_READ_MASK 0xffff
#define ELB_AP_CSR_FILTER_SRC_DATA_WRITE_MASK 0x3fff

/* Register type: elb_ap_csr::filter_src::data                             */
/* Register template: elb_ap_csr::filter_src::data                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 100 */
/* Field member: elb_ap_csr::filter_src::data.id_match                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 13
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 7
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 7
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x3f80
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) (((x) & 0x3f80) >> 7)
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) (((x) << 7) & 0x3f80)
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 7) & 0x3f80) | ((r) & 0xc07f))
/* Field member: elb_ap_csr::filter_src::data.id_mask                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_MSB 6
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 7
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x007f
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x007f)
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x007f)
#define ELB_AP_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x007f) | ((r) & 0xff80))

/* Memory type: elb_ap_csr::filter_axi_prot                                */
/* Memory template: elb_ap_csr::filter_axi_prot                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 111 */
#define ELB_AP_CSR_FILTER_AXI_PROT_SIZE 0x20
#define ELB_AP_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_AXI_PROT_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_AXI_PROT_MSB 19
#define ELB_AP_CSR_FILTER_AXI_PROT_LSB 0
#define ELB_AP_CSR_FILTER_AXI_PROT_WIDTH 20
#define ELB_AP_CSR_FILTER_AXI_PROT_MASK 0x000fffff
#define ELB_AP_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000fffff)
#define ELB_AP_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000fffff)
/* Register member: elb_ap_csr::filter_axi_prot.data                       */
/* Register type referenced: elb_ap_csr::filter_axi_prot::data             */
/* Register template referenced: elb_ap_csr::filter_axi_prot::data         */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000fffff

/* Register type: elb_ap_csr::filter_axi_prot::data                        */
/* Register template: elb_ap_csr::filter_axi_prot::data                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 121 */
/* Field member: elb_ap_csr::filter_axi_prot::data.arprot_overwrite        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_ap_csr::filter_axi_prot::data.awprot_overwrite        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_ap_csr::filter_axi_prot::data.arprot_match            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_ap_csr::filter_axi_prot::data.arprot_mask             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_ap_csr::filter_axi_prot::data.awprot_match            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_ap_csr::filter_axi_prot::data.awprot_mask             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) ((x) & 0x00000007)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) ((x) & 0x00000007)
#define ELB_AP_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: elb_ap_csr::filter_axi_cache                               */
/* Memory template: elb_ap_csr::filter_axi_cache                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 144 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_SIZE 0x20
#define ELB_AP_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_AXI_CACHE_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_AXI_CACHE_MSB 25
#define ELB_AP_CSR_FILTER_AXI_CACHE_LSB 0
#define ELB_AP_CSR_FILTER_AXI_CACHE_WIDTH 26
#define ELB_AP_CSR_FILTER_AXI_CACHE_MASK 0x03ffffff
#define ELB_AP_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03ffffff)
#define ELB_AP_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_ap_csr::filter_axi_cache.data                      */
/* Register type referenced: elb_ap_csr::filter_axi_cache::data            */
/* Register template referenced: elb_ap_csr::filter_axi_cache::data        */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_ap_csr::filter_axi_cache::data                       */
/* Register template: elb_ap_csr::filter_axi_cache::data                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 154 */
/* Field member: elb_ap_csr::filter_axi_cache::data.arcache_overwrite      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000) >> 21)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000) | ((r) & 0xfc1fffff))
/* Field member: elb_ap_csr::filter_axi_cache::data.awcache_overwrite      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: elb_ap_csr::filter_axi_cache::data.arcache_match          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_ap_csr::filter_axi_cache::data.arcache_mask           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_ap_csr::filter_axi_cache::data.awcache_match          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_ap_csr::filter_axi_cache::data.awcache_mask           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000f)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000f)
#define ELB_AP_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_ap_csr::filter_acp                                     */
/* Memory template: elb_ap_csr::filter_acp                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 177 */
#define ELB_AP_CSR_FILTER_ACP_SIZE 0x20
#define ELB_AP_CSR_FILTER_ACP_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ACP_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ACP_MSB 9
#define ELB_AP_CSR_FILTER_ACP_LSB 0
#define ELB_AP_CSR_FILTER_ACP_WIDTH 10
#define ELB_AP_CSR_FILTER_ACP_MASK 0x03ff
#define ELB_AP_CSR_FILTER_ACP_GET(x) ((x) & 0x03ff)
#define ELB_AP_CSR_FILTER_ACP_SET(x) ((x) & 0x03ff)
/* Register member: elb_ap_csr::filter_acp.data                            */
/* Register type referenced: elb_ap_csr::filter_acp::data                  */
/* Register template referenced: elb_ap_csr::filter_acp::data              */
#define ELB_AP_CSR_FILTER_ACP_DATA_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ACP_DATA_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000
#define ELB_AP_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00
#define ELB_AP_CSR_FILTER_ACP_DATA_READ_MASK 0xffff
#define ELB_AP_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ff

/* Register type: elb_ap_csr::filter_acp::data                             */
/* Register template: elb_ap_csr::filter_acp::data                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 186 */
/* Field member: elb_ap_csr::filter_acp::data.roverwrite                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) (((x) & 0x03e0) >> 5)
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) (((x) << 5) & 0x03e0)
#define ELB_AP_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0) | ((r) & 0xfc1f))
/* Field member: elb_ap_csr::filter_acp::data.woverwrite                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001f
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001f)
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001f)
#define ELB_AP_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001f) | ((r) & 0xffe0))

/* Memory type: elb_ap_csr::filter_addr_ctl                                */
/* Memory template: elb_ap_csr::filter_addr_ctl                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 197 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_SIZE 0x20
#define ELB_AP_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_ADDR_CTL_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_ADDR_CTL_MSB 13
#define ELB_AP_CSR_FILTER_ADDR_CTL_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_CTL_WIDTH 14
#define ELB_AP_CSR_FILTER_ADDR_CTL_MASK 0x3fff
#define ELB_AP_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fff)
#define ELB_AP_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fff)
/* Register member: elb_ap_csr::filter_addr_ctl.value                      */
/* Register type referenced: elb_ap_csr::filter_addr_ctl::value            */
/* Register template referenced: elb_ap_csr::filter_addr_ctl::value        */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffff
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fff

/* Register type: elb_ap_csr::filter_addr_ctl::value                       */
/* Register template: elb_ap_csr::filter_addr_ctl::value                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 206 */
/* Field member: elb_ap_csr::filter_addr_ctl::value.round64                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000) >> 13)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000) | ((r) & 0xdfff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.local_ack              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000) >> 12)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000) | ((r) & 0xefff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.inval_receive          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800) >> 11)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800) | ((r) & 0xf7ff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.inval_send             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400) >> 10)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400) | ((r) & 0xfbff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.use_cache              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200) >> 9)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200) | ((r) & 0xfdff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.log_resp               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100) >> 8)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100) | ((r) & 0xfeff))
/* Field member: elb_ap_csr::filter_addr_ctl::value.log_req                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) (((x) & 0x0080) >> 7)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080) | ((r) & 0xff7f))
/* Field member: elb_ap_csr::filter_addr_ctl::value.write_interrupt        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040) >> 6)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040) | ((r) & 0xffbf))
/* Field member: elb_ap_csr::filter_addr_ctl::value.read_interrupt         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020) >> 5)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020) | ((r) & 0xffdf))
/* Field member: elb_ap_csr::filter_addr_ctl::value.write_freeze           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010) >> 4)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010) | ((r) & 0xffef))
/* Field member: elb_ap_csr::filter_addr_ctl::value.read_freeze            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008) >> 3)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008) | ((r) & 0xfff7))
/* Field member: elb_ap_csr::filter_addr_ctl::value.write_access           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004) >> 2)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004) | ((r) & 0xfffb))
/* Field member: elb_ap_csr::filter_addr_ctl::value.read_access            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002) >> 1)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002) | ((r) & 0xfffd))
/* Field member: elb_ap_csr::filter_addr_ctl::value.valid                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001)
#define ELB_AP_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001) | ((r) & 0xfffe))

/* Register type: elb_ap_csr::filter_freeze_ctl                            */
/* Register template: elb_ap_csr::filter_freeze_ctl                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 225 */
/* Field member: elb_ap_csr::filter_freeze_ctl.go                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 230 */
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_MSB 0
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_LSB 0
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_ap_csr::filter_hit_count                               */
/* Memory template: elb_ap_csr::filter_hit_count                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 240 */
#define ELB_AP_CSR_FILTER_HIT_COUNT_SIZE 0x20
#define ELB_AP_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x80
#define ELB_AP_CSR_FILTER_HIT_COUNT_ENTRIES 0x20
#define ELB_AP_CSR_FILTER_HIT_COUNT_MSB 31
#define ELB_AP_CSR_FILTER_HIT_COUNT_LSB 0
#define ELB_AP_CSR_FILTER_HIT_COUNT_WIDTH 32
#define ELB_AP_CSR_FILTER_HIT_COUNT_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ap_csr::filter_hit_count.value                     */
/* Register type referenced: elb_ap_csr::filter_hit_count::value           */
/* Register template referenced: elb_ap_csr::filter_hit_count::value       */
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xffffffff
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xffffffff

/* Register type: elb_ap_csr::filter_hit_count::value                      */
/* Register template: elb_ap_csr::filter_hit_count::value                  */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 249 */
/* Field member: elb_ap_csr::filter_hit_count::value.wr_value              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ap_csr::filter_hit_count::value.rd_value              */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 112 */
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000ffff
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ap_csr::CNT_read_deny                                */
/* Register template: elb_ap_csr::CNT_read_deny                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 256 */
/* Field member: elb_ap_csr::CNT_read_deny.counter                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 260 */
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_MSB 15
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_LSB 0
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_WIDTH 16
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ap_csr::CNT_write_deny                               */
/* Register template: elb_ap_csr::CNT_write_deny                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 267 */
/* Field member: elb_ap_csr::CNT_write_deny.counter                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 271 */
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_MSB 15
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_LSB 0
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ap_csr::CFG_clear_filter                             */
/* Register template: elb_ap_csr::CFG_clear_filter                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 278 */
/* Field member: elb_ap_csr::CFG_clear_filter.pulse                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 283 */
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::STA_write_deny                               */
/* Register template: elb_ap_csr::STA_write_deny                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 293 */
/* Field member: elb_ap_csr::STA_write_deny.address                        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_MSB 31
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_LSB 0
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ap_csr::STA_read_deny                                */
/* Register template: elb_ap_csr::STA_read_deny                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 301 */
/* Field member: elb_ap_csr::STA_read_deny.address                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_MSB 31
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_LSB 0
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_WIDTH 32
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ap_csr::STA_reads                                    */
/* Register template: elb_ap_csr::STA_reads                                */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 309 */
/* Field member: elb_ap_csr::STA_reads.pending                             */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_READS_PENDING_MSB 7
#define ELB_AP_CSR_STA_READS_PENDING_LSB 0
#define ELB_AP_CSR_STA_READS_PENDING_WIDTH 8
#define ELB_AP_CSR_STA_READS_PENDING_READ_ACCESS 1
#define ELB_AP_CSR_STA_READS_PENDING_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_READS_PENDING_FIELD_MASK 0x000000ff
#define ELB_AP_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_AP_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_AP_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_ap_csr::STA_writes                                   */
/* Register template: elb_ap_csr::STA_writes                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 317 */
/* Field member: elb_ap_csr::STA_writes.pending                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_WRITES_PENDING_MSB 7
#define ELB_AP_CSR_STA_WRITES_PENDING_LSB 0
#define ELB_AP_CSR_STA_WRITES_PENDING_WIDTH 8
#define ELB_AP_CSR_STA_WRITES_PENDING_READ_ACCESS 1
#define ELB_AP_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000ff
#define ELB_AP_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_AP_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_AP_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_ap_csr::STA_freeze                              */
/* Wide Register template: elb_ap_csr::STA_freeze                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 325 */
#define ELB_AP_CSR_STA_FREEZE_SIZE 0x4
#define ELB_AP_CSR_STA_FREEZE_BYTE_SIZE 0x10

/* Register type: elb_ap_csr::STA_freeze::STA_freeze_0_3                   */
/* Register template: elb_ap_csr::STA_freeze::STA_freeze_0_3               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 325 */
/* Field member: elb_ap_csr::STA_freeze::STA_freeze_0_3.addr_29_0          */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffc
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_ap_csr::STA_freeze::STA_freeze_0_3.wfreeze            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::STA_freeze::STA_freeze_0_3.rfreeze            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::STA_freeze::STA_freeze_1_3                   */
/* Register template: elb_ap_csr::STA_freeze::STA_freeze_1_3               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 325 */
/* Field member: elb_ap_csr::STA_freeze::STA_freeze_1_3.addr_61_30         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::STA_freeze::STA_freeze_2_3                   */
/* Register template: elb_ap_csr::STA_freeze::STA_freeze_2_3               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 325 */
/* Field member: elb_ap_csr::STA_freeze::STA_freeze_2_3.addr_64_62         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007)
#define ELB_AP_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_ap_csr::STA_interrupt                           */
/* Wide Register template: elb_ap_csr::STA_interrupt                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 335 */
#define ELB_AP_CSR_STA_INTERRUPT_SIZE 0x4
#define ELB_AP_CSR_STA_INTERRUPT_BYTE_SIZE 0x10

/* Register type: elb_ap_csr::STA_interrupt::STA_interrupt_0_3             */
/* Register template: elb_ap_csr::STA_interrupt::STA_interrupt_0_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 335 */
/* Field member: elb_ap_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_ap_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::STA_interrupt::STA_interrupt_1_3             */
/* Register template: elb_ap_csr::STA_interrupt::STA_interrupt_1_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 335 */
/* Field member: elb_ap_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xffffffff
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ap_csr::STA_interrupt::STA_interrupt_2_3             */
/* Register template: elb_ap_csr::STA_interrupt::STA_interrupt_2_3         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 335 */
/* Field member: elb_ap_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003)
#define ELB_AP_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_ap_csr::filter_trace                            */
/* Wide Register template: elb_ap_csr::filter_trace                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 344 */
#define ELB_AP_CSR_FILTER_TRACE_SIZE 0x4
#define ELB_AP_CSR_FILTER_TRACE_BYTE_SIZE 0x10

/* Register type: elb_ap_csr::filter_trace::filter_trace_0_3               */
/* Register template: elb_ap_csr::filter_trace::filter_trace_0_3           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 344 */
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.awcache        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xf
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.rst            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.wrap           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.resp_err       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.always_on      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::filter_trace::filter_trace_0_3.enable         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::filter_trace::filter_trace_1_3               */
/* Register template: elb_ap_csr::filter_trace::filter_trace_1_3           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 344 */
/* Field member: elb_ap_csr::filter_trace::filter_trace_1_3.index_18_0     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000) >> 13)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000) | ((r) & 0x00001fff))
/* Field member: elb_ap_csr::filter_trace::filter_trace_1_3.buf_size       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00) >> 8)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: elb_ap_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000ff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000ff)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000ff)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_ap_csr::filter_trace::filter_trace_2_3               */
/* Register template: elb_ap_csr::filter_trace::filter_trace_2_3           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 344 */
/* Field member: elb_ap_csr::filter_trace::filter_trace_2_3.generation     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ap_csr::filter_trace::filter_trace_2_3.index_29_19    */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 74 */
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007ff
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007ff)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007ff)
#define ELB_AP_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_ap_csr::filter_timeout                               */
/* Register template: elb_ap_csr::filter_timeout                           */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 379 */
/* Field member: elb_ap_csr::filter_timeout.cycles                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 13 */
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_MSB 15
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_LSB 0
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000ffff
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000ffff)
#define ELB_AP_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Group type: elb_ap_csr::int_filter                                      */
/* Group template: elb_ap_csr::intgrp                                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 79 */
#define ELB_AP_CSR_INT_FILTER_SIZE 0x4
#define ELB_AP_CSR_INT_FILTER_BYTE_SIZE 0x10
/* Register member: elb_ap_csr::intgrp.intreg                              */
/* Register type referenced: elb_ap_csr::int_filter::intreg                */
/* Register template referenced: elb_ap_csr::intreg                        */
#define ELB_AP_CSR_INT_FILTER_INTREG_OFFSET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_FILTER_INTREG_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ap_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ap_csr::int_filter::int_test_set          */
/* Register template referenced: elb_ap_csr::intreg                        */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ap_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ap_csr::int_filter::int_enable_set        */
/* Register template referenced: elb_ap_csr::intreg_enable                 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ap_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ap_csr::int_filter::int_enable_clear      */
/* Register template referenced: elb_ap_csr::intreg_enable                 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ap_csr::int_filter::intreg                           */
/* Register template: elb_ap_csr::intreg                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 15 */
/* Field member: elb_ap_csr::intreg.response_log_timeout_err_interrupt     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::intreg.write_response_err_interrupt           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::intreg.read_response_err_interrupt            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::intreg.axi_freeze_interrupt                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg.axi_int_filter_interrupt               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_filter::int_test_set                     */
/* Register template: elb_ap_csr::intreg                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 15 */
/* Field member: elb_ap_csr::intreg.response_log_timeout_err_interrupt     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::intreg.write_response_err_interrupt           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::intreg.read_response_err_interrupt            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::intreg.axi_freeze_interrupt                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg.axi_int_filter_interrupt               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_filter::int_enable_set                   */
/* Register template: elb_ap_csr::intreg_enable                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 38 */
/* Field member: elb_ap_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::intreg_enable.write_response_err_enable       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::intreg_enable.read_response_err_enable        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::intreg_enable.axi_freeze_enable               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_enable.axi_int_filter_enable           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_filter::int_enable_clear                 */
/* Register template: elb_ap_csr::intreg_enable                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 38 */
/* Field member: elb_ap_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ap_csr::intreg_enable.write_response_err_enable       */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ap_csr::intreg_enable.read_response_err_enable        */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ap_csr::intreg_enable.axi_freeze_enable               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_enable.axi_int_filter_enable           */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::csr_intr                                     */
/* Register template: elb_ap_csr::csr_intr                                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 116 */
/* Field member: elb_ap_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::csr_intr.dowstream                            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 242 */
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ap_csr::int_groups                                      */
/* Group template: elb_ap_csr::intgrp_status                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 100 */
#define ELB_AP_CSR_INT_GROUPS_SIZE 0x4
#define ELB_AP_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_ap_csr::intgrp_status.intreg                       */
/* Register type referenced: elb_ap_csr::int_groups::intreg                */
/* Register template referenced: elb_ap_csr::intreg_status                 */
#define ELB_AP_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_AP_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_AP_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffc
#define ELB_AP_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_ap_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: elb_ap_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: elb_ap_csr::intreg_enable                 */
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000003
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003
/* Register member: elb_ap_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: elb_ap_csr::int_groups::int_rw_reg            */
/* Register template referenced: elb_ap_csr::intreg_status                 */
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffc
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_ap_csr::int_groups::intreg                           */
/* Register template: elb_ap_csr::intreg_status                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 50 */
/* Field member: elb_ap_csr::intreg_status.int_ap_interrupt                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 242 */
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_AP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_status.int_filter_interrupt            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 242 */
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_groups::int_enable_rw_reg                */
/* Register template: elb_ap_csr::intreg_enable                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 38 */
/* Field member: elb_ap_csr::intreg_enable.int_ap_enable                   */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_MSB 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_LSB 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_enable.int_filter_enable               */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 0
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 0
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_groups::int_rw_reg                       */
/* Register template: elb_ap_csr::intreg_status                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 50 */
/* Field member: elb_ap_csr::intreg_status.int_ap_interrupt                */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 242 */
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_AP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_status.int_filter_interrupt            */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 242 */
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ap_csr::int_ap                                          */
/* Group template: elb_ap_csr::intgrp                                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 79 */
#define ELB_AP_CSR_INT_AP_SIZE 0x4
#define ELB_AP_CSR_INT_AP_BYTE_SIZE 0x10
/* Register member: elb_ap_csr::intgrp.intreg                              */
/* Register type referenced: elb_ap_csr::int_ap::intreg                    */
/* Register template referenced: elb_ap_csr::intreg                        */
#define ELB_AP_CSR_INT_AP_INTREG_OFFSET 0x0
#define ELB_AP_CSR_INT_AP_INTREG_BYTE_OFFSET 0x0
#define ELB_AP_CSR_INT_AP_INTREG_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_AP_INTREG_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INTREG_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INTREG_WRITE_MASK 0x00000003
/* Register member: elb_ap_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ap_csr::int_ap::int_test_set              */
/* Register template referenced: elb_ap_csr::intreg                        */
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_OFFSET 0x1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: elb_ap_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ap_csr::int_ap::int_enable_set            */
/* Register template referenced: elb_ap_csr::intreg_enable                 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_OFFSET 0x2
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_RESET_VALUE 0x00000003
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: elb_ap_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ap_csr::int_ap::int_enable_clear          */
/* Register template referenced: elb_ap_csr::intreg_enable                 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_RESET_VALUE 0x00000003
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: elb_ap_csr::int_ap::intreg                               */
/* Register template: elb_ap_csr::intreg                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 15 */
/* Field member: elb_ap_csr::intreg.acqcomp_interrupt                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_AP_INTREG_ACQCOMP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg.full_interrupt                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INTREG_FULL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_ap::int_test_set                         */
/* Register template: elb_ap_csr::intreg                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 15 */
/* Field member: elb_ap_csr::intreg.acqcomp_interrupt                      */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_MSB 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_LSB 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_ACQCOMP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg.full_interrupt                         */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 220 */
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_MSB 0
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_LSB 0
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_RESET 0x0
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_TEST_SET_FULL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_ap::int_enable_set                       */
/* Register template: elb_ap_csr::intreg_enable                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 38 */
/* Field member: elb_ap_csr::intreg_enable.acqcomp_enable                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_MSB 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_LSB 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_ACQCOMP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_enable.full_enable                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_MSB 0
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_LSB 0
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_SET_FULL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ap_csr::int_ap::int_enable_clear                     */
/* Register template: elb_ap_csr::intreg_enable                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 38 */
/* Field member: elb_ap_csr::intreg_enable.acqcomp_enable                  */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_MSB 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_LSB 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_FIELD_MASK 0x00000002
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_ACQCOMP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ap_csr::intreg_enable.full_enable                     */
/* Source filename: /home/kalyan/elb_src6/elba/design/common/elb_common.csr, line: 233 */
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_MSB 0
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_LSB 0
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_WIDTH 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_READ_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_WRITE_ACCESS 1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_RESET 0x1
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_FIELD_MASK 0x00000001
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_AP_CSR_INT_AP_INT_ENABLE_CLEAR_FULL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: elb_apb_csr::cfg_dap                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 140 */
typedef struct {
   volatile uint32_t cfg_dap_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_dap_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_dap_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_apb_csr_cfg_dap, *PTR_Elb_apb_csr_cfg_dap;

/* Typedef for Memory: elb_apb_csr::dhs_psys                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 206 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_apb_csr_dhs_psys, *PTR_Elb_apb_csr_dhs_psys;

/* Typedef for Memory: elb_apb_csr::dhs_bypass                             */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 220 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_apb_csr_dhs_bypass, *PTR_Elb_apb_csr_dhs_bypass;

/* Typedef for Addressmap: elb_apb_csr                                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apb.gcsr, line: 235 */
typedef struct {
   volatile uint32_t sta_dap; /**< Offset 0x0 (R) */
   uint8_t _pad0[0xc];
   volatile Elb_apb_csr_cfg_dap cfg_dap; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_dstream_0; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_dstream_1; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_dstream_2; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_dstream_3; /**< Offset 0x2c (R/W) */
   volatile uint32_t ctm; /**< Offset 0x30 (R/W) */
   uint8_t _pad1[0x3ffcc];
   Elb_apb_csr_dhs_psys dhs_psys; /**< Offset 0x40000 (R/W) */
   Elb_apb_csr_dhs_bypass dhs_bypass; /**< Offset 0x80000 (R/W) */
   uint8_t _pad2[0x40000];
} Elb_apb_csr, *PTR_Elb_apb_csr;

/* Typedef for Wide Register: elb_ap_csr::dummy                            */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 132 */
typedef struct {
   volatile uint32_t dummy_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t dummy_1_2; /**< Offset 0x4 (R) */
} Elb_ap_csr_dummy, *PTR_Elb_ap_csr_dummy;

/* Typedef for Wide Register: elb_ap_csr::cfg_gic_mbist                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 154 */
typedef struct {
   volatile uint32_t cfg_gic_mbist_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_gic_mbist_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_gic_mbist_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_cfg_gic_mbist, *PTR_Elb_ap_csr_cfg_gic_mbist;

/* Typedef for Wide Register: elb_ap_csr::sta_gic_mbist                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 176 */
typedef struct {
   volatile uint32_t sta_gic_mbist_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gic_mbist_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_gic_mbist_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_sta_gic_mbist, *PTR_Elb_ap_csr_sta_gic_mbist;

/* Typedef for Wide Register: elb_apm0_csr::cfg_cpu0_flash_C0              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 133 */
typedef struct {
   volatile uint32_t cfg_cpu0_flash_C0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_flash_C0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_cpu0_flash_C0, *PTR_Elb_apm0_csr_cfg_cpu0_flash_C0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_cpu0_C0                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 140 */
typedef struct {
   volatile uint32_t cfg_cpu0_C0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_C0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_cpu0_C0, *PTR_Elb_apm0_csr_cfg_cpu0_C0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_cpu1_C0                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 147 */
typedef struct {
   volatile uint32_t cfg_cpu1_C0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu1_C0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_cpu1_C0, *PTR_Elb_apm0_csr_cfg_cpu1_C0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_cpu2_C0                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 154 */
typedef struct {
   volatile uint32_t cfg_cpu2_C0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu2_C0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_cpu2_C0, *PTR_Elb_apm0_csr_cfg_cpu2_C0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_cpu3_C0                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 161 */
typedef struct {
   volatile uint32_t cfg_cpu3_C0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu3_C0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_cpu3_C0, *PTR_Elb_apm0_csr_cfg_cpu3_C0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_static_0                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 168 */
typedef struct {
   volatile uint32_t cfg_static_0_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_static_0_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_static_0_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_apm0_csr_cfg_static_0, *PTR_Elb_apm0_csr_cfg_static_0;

/* Typedef for Wide Register: elb_apm0_csr::sta_AT_0                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 208 */
typedef struct {
   volatile uint32_t sta_AT_0_0_6; /**< Offset 0x0 (R) */
   volatile uint32_t sta_AT_0_1_6; /**< Offset 0x4 (R) */
   volatile uint32_t sta_AT_0_2_6; /**< Offset 0x8 (R) */
   volatile uint32_t sta_AT_0_3_6; /**< Offset 0xc (R) */
   volatile uint32_t sta_AT_0_4_6; /**< Offset 0x10 (R) */
   volatile uint32_t sta_AT_0_5_6; /**< Offset 0x14 (R) */
   uint8_t _pad0[0x8];
} Elb_apm0_csr_sta_AT_0, *PTR_Elb_apm0_csr_sta_AT_0;

/* Typedef for Wide Register: elb_apm0_csr::sta_pmu_0                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 248 */
typedef struct {
   volatile uint32_t sta_pmu_0_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pmu_0_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pmu_0_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pmu_0_3_4; /**< Offset 0xc (R) */
} Elb_apm0_csr_sta_pmu_0, *PTR_Elb_apm0_csr_sta_pmu_0;

/* Typedef for Wide Register: elb_apm0_csr::sta_misc_0                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 303 */
typedef struct {
   volatile uint32_t sta_misc_0_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_misc_0_1_2; /**< Offset 0x4 (R) */
} Elb_apm0_csr_sta_misc_0, *PTR_Elb_apm0_csr_sta_misc_0;

/* Typedef for Wide Register: elb_apm0_csr::cfg_misc_dbg_0                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 330 */
typedef struct {
   volatile uint32_t cfg_misc_dbg_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_misc_dbg_0_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm0_csr_cfg_misc_dbg_0, *PTR_Elb_apm0_csr_cfg_misc_dbg_0;

/* Typedef for Addressmap: elb_apm0_csr                                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm0.gcsr, line: 434 */
typedef struct {
   volatile uint32_t sta_cpu0_pll; /**< Offset 0x0 (R) */
   uint8_t _pad0[0x4];
   volatile Elb_apm0_csr_cfg_cpu0_flash_C0 cfg_cpu0_flash_C0; /**< Offset 0x8 (R/W) */
   volatile Elb_apm0_csr_cfg_cpu0_C0 cfg_cpu0_C0; /**< Offset 0x10 (R/W) */
   volatile Elb_apm0_csr_cfg_cpu1_C0 cfg_cpu1_C0; /**< Offset 0x18 (R/W) */
   volatile Elb_apm0_csr_cfg_cpu2_C0 cfg_cpu2_C0; /**< Offset 0x20 (R/W) */
   volatile Elb_apm0_csr_cfg_cpu3_C0 cfg_cpu3_C0; /**< Offset 0x28 (R/W) */
   volatile Elb_apm0_csr_cfg_static_0 cfg_static_0; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_cpu_0; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_irq_0; /**< Offset 0x44 (R/W) */
   uint8_t _pad1[0x18];
   volatile Elb_apm0_csr_sta_AT_0 sta_AT_0; /**< Offset 0x60 (R) */
   volatile uint32_t sta_timer_0; /**< Offset 0x80 (R) */
   uint8_t _pad2[0xc];
   volatile Elb_apm0_csr_sta_pmu_0 sta_pmu_0; /**< Offset 0x90 (R) */
   volatile uint32_t cfg_pmu_0; /**< Offset 0xa0 (R/W) */
   volatile uint32_t cfg_CTI_0; /**< Offset 0xa4 (R/W) */
   volatile uint32_t sta_CTI_0; /**< Offset 0xa8 (R) */
   volatile uint32_t sta_misc_dbg_0; /**< Offset 0xac (R) */
   volatile uint32_t sta_IRQ_0; /**< Offset 0xb0 (R) */
   uint8_t _pad3[0x4];
   volatile Elb_apm0_csr_sta_misc_0 sta_misc_0; /**< Offset 0xb8 (R) */
   volatile uint32_t cfg_VSIG_0; /**< Offset 0xc0 (R/W) */
   volatile uint32_t sta_VSIG_0; /**< Offset 0xc4 (R) */
   volatile Elb_apm0_csr_cfg_misc_dbg_0 cfg_misc_dbg_0; /**< Offset 0xc8 (R/W) */
   volatile uint32_t sta_dstream_0; /**< Offset 0xd0 (R) */
   volatile uint32_t sta_nts_0; /**< Offset 0xd4 (R) */
   volatile uint32_t cfg_nts_0; /**< Offset 0xd8 (R/W) */
   volatile uint32_t cfg_ACP_0; /**< Offset 0xdc (R/W) */
   volatile uint32_t cfg_EV_0; /**< Offset 0xe0 (R/W) */
   volatile uint32_t sta_EV_0; /**< Offset 0xe4 (R) */
   volatile uint32_t cfg_L2_0; /**< Offset 0xe8 (R/W) */
   volatile uint32_t sta_L2_0; /**< Offset 0xec (R) */
   volatile uint32_t cfg_AUTH_0; /**< Offset 0xf0 (R/W) */
   volatile uint32_t cfg_arm_0; /**< Offset 0xf4 (R/W) */
   uint8_t _pad4[0x8];
} Elb_apm0_csr, *PTR_Elb_apm0_csr;

/* Typedef for Wide Register: elb_apm1_csr::cfg_cpu0_flash_C1              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 133 */
typedef struct {
   volatile uint32_t cfg_cpu0_flash_C1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_flash_C1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_cpu0_flash_C1, *PTR_Elb_apm1_csr_cfg_cpu0_flash_C1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_cpu0_C1                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 140 */
typedef struct {
   volatile uint32_t cfg_cpu0_C1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_C1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_cpu0_C1, *PTR_Elb_apm1_csr_cfg_cpu0_C1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_cpu1_C1                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 147 */
typedef struct {
   volatile uint32_t cfg_cpu1_C1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu1_C1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_cpu1_C1, *PTR_Elb_apm1_csr_cfg_cpu1_C1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_cpu2_C1                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 154 */
typedef struct {
   volatile uint32_t cfg_cpu2_C1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu2_C1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_cpu2_C1, *PTR_Elb_apm1_csr_cfg_cpu2_C1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_cpu3_C1                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 161 */
typedef struct {
   volatile uint32_t cfg_cpu3_C1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu3_C1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_cpu3_C1, *PTR_Elb_apm1_csr_cfg_cpu3_C1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_static_1                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 168 */
typedef struct {
   volatile uint32_t cfg_static_1_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_static_1_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_static_1_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_apm1_csr_cfg_static_1, *PTR_Elb_apm1_csr_cfg_static_1;

/* Typedef for Wide Register: elb_apm1_csr::sta_AT_1                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 208 */
typedef struct {
   volatile uint32_t sta_AT_1_0_6; /**< Offset 0x0 (R) */
   volatile uint32_t sta_AT_1_1_6; /**< Offset 0x4 (R) */
   volatile uint32_t sta_AT_1_2_6; /**< Offset 0x8 (R) */
   volatile uint32_t sta_AT_1_3_6; /**< Offset 0xc (R) */
   volatile uint32_t sta_AT_1_4_6; /**< Offset 0x10 (R) */
   volatile uint32_t sta_AT_1_5_6; /**< Offset 0x14 (R) */
   uint8_t _pad0[0x8];
} Elb_apm1_csr_sta_AT_1, *PTR_Elb_apm1_csr_sta_AT_1;

/* Typedef for Wide Register: elb_apm1_csr::sta_pmu_1                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 248 */
typedef struct {
   volatile uint32_t sta_pmu_1_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pmu_1_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pmu_1_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pmu_1_3_4; /**< Offset 0xc (R) */
} Elb_apm1_csr_sta_pmu_1, *PTR_Elb_apm1_csr_sta_pmu_1;

/* Typedef for Wide Register: elb_apm1_csr::sta_misc_1                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 303 */
typedef struct {
   volatile uint32_t sta_misc_1_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_misc_1_1_2; /**< Offset 0x4 (R) */
} Elb_apm1_csr_sta_misc_1, *PTR_Elb_apm1_csr_sta_misc_1;

/* Typedef for Wide Register: elb_apm1_csr::cfg_misc_dbg_1                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 330 */
typedef struct {
   volatile uint32_t cfg_misc_dbg_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_misc_dbg_1_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm1_csr_cfg_misc_dbg_1, *PTR_Elb_apm1_csr_cfg_misc_dbg_1;

/* Typedef for Addressmap: elb_apm1_csr                                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm1.gcsr, line: 434 */
typedef struct {
   volatile uint32_t sta_cpu1_pll; /**< Offset 0x0 (R) */
   uint8_t _pad0[0x4];
   volatile Elb_apm1_csr_cfg_cpu0_flash_C1 cfg_cpu0_flash_C1; /**< Offset 0x8 (R/W) */
   volatile Elb_apm1_csr_cfg_cpu0_C1 cfg_cpu0_C1; /**< Offset 0x10 (R/W) */
   volatile Elb_apm1_csr_cfg_cpu1_C1 cfg_cpu1_C1; /**< Offset 0x18 (R/W) */
   volatile Elb_apm1_csr_cfg_cpu2_C1 cfg_cpu2_C1; /**< Offset 0x20 (R/W) */
   volatile Elb_apm1_csr_cfg_cpu3_C1 cfg_cpu3_C1; /**< Offset 0x28 (R/W) */
   volatile Elb_apm1_csr_cfg_static_1 cfg_static_1; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_cpu_1; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_irq_1; /**< Offset 0x44 (R/W) */
   uint8_t _pad1[0x18];
   volatile Elb_apm1_csr_sta_AT_1 sta_AT_1; /**< Offset 0x60 (R) */
   volatile uint32_t sta_timer_1; /**< Offset 0x80 (R) */
   uint8_t _pad2[0xc];
   volatile Elb_apm1_csr_sta_pmu_1 sta_pmu_1; /**< Offset 0x90 (R) */
   volatile uint32_t cfg_pmu_1; /**< Offset 0xa0 (R/W) */
   volatile uint32_t cfg_CTI_1; /**< Offset 0xa4 (R/W) */
   volatile uint32_t sta_CTI_1; /**< Offset 0xa8 (R) */
   volatile uint32_t sta_misc_dbg_1; /**< Offset 0xac (R) */
   volatile uint32_t sta_IRQ_1; /**< Offset 0xb0 (R) */
   uint8_t _pad3[0x4];
   volatile Elb_apm1_csr_sta_misc_1 sta_misc_1; /**< Offset 0xb8 (R) */
   volatile uint32_t cfg_VSIG_1; /**< Offset 0xc0 (R/W) */
   volatile uint32_t sta_VSIG_1; /**< Offset 0xc4 (R) */
   volatile Elb_apm1_csr_cfg_misc_dbg_1 cfg_misc_dbg_1; /**< Offset 0xc8 (R/W) */
   volatile uint32_t sta_dstream_1; /**< Offset 0xd0 (R) */
   volatile uint32_t sta_nts_1; /**< Offset 0xd4 (R) */
   volatile uint32_t cfg_nts_1; /**< Offset 0xd8 (R/W) */
   volatile uint32_t cfg_ACP_1; /**< Offset 0xdc (R/W) */
   volatile uint32_t cfg_EV_1; /**< Offset 0xe0 (R/W) */
   volatile uint32_t sta_EV_1; /**< Offset 0xe4 (R) */
   volatile uint32_t cfg_L2_1; /**< Offset 0xe8 (R/W) */
   volatile uint32_t sta_L2_1; /**< Offset 0xec (R) */
   volatile uint32_t cfg_AUTH_1; /**< Offset 0xf0 (R/W) */
   volatile uint32_t cfg_arm_1; /**< Offset 0xf4 (R/W) */
   uint8_t _pad4[0x8];
} Elb_apm1_csr, *PTR_Elb_apm1_csr;

/* Typedef for Wide Register: elb_apm2_csr::cfg_cpu0_flash_C2              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 133 */
typedef struct {
   volatile uint32_t cfg_cpu0_flash_C2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_flash_C2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_cpu0_flash_C2, *PTR_Elb_apm2_csr_cfg_cpu0_flash_C2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_cpu0_C2                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 140 */
typedef struct {
   volatile uint32_t cfg_cpu0_C2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_C2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_cpu0_C2, *PTR_Elb_apm2_csr_cfg_cpu0_C2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_cpu1_C2                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 147 */
typedef struct {
   volatile uint32_t cfg_cpu1_C2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu1_C2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_cpu1_C2, *PTR_Elb_apm2_csr_cfg_cpu1_C2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_cpu2_C2                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 154 */
typedef struct {
   volatile uint32_t cfg_cpu2_C2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu2_C2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_cpu2_C2, *PTR_Elb_apm2_csr_cfg_cpu2_C2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_cpu3_C2                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 161 */
typedef struct {
   volatile uint32_t cfg_cpu3_C2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu3_C2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_cpu3_C2, *PTR_Elb_apm2_csr_cfg_cpu3_C2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_static_2                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 168 */
typedef struct {
   volatile uint32_t cfg_static_2_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_static_2_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_static_2_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_apm2_csr_cfg_static_2, *PTR_Elb_apm2_csr_cfg_static_2;

/* Typedef for Wide Register: elb_apm2_csr::sta_AT_2                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 208 */
typedef struct {
   volatile uint32_t sta_AT_2_0_6; /**< Offset 0x0 (R) */
   volatile uint32_t sta_AT_2_1_6; /**< Offset 0x4 (R) */
   volatile uint32_t sta_AT_2_2_6; /**< Offset 0x8 (R) */
   volatile uint32_t sta_AT_2_3_6; /**< Offset 0xc (R) */
   volatile uint32_t sta_AT_2_4_6; /**< Offset 0x10 (R) */
   volatile uint32_t sta_AT_2_5_6; /**< Offset 0x14 (R) */
   uint8_t _pad0[0x8];
} Elb_apm2_csr_sta_AT_2, *PTR_Elb_apm2_csr_sta_AT_2;

/* Typedef for Wide Register: elb_apm2_csr::sta_pmu_2                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 248 */
typedef struct {
   volatile uint32_t sta_pmu_2_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pmu_2_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pmu_2_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pmu_2_3_4; /**< Offset 0xc (R) */
} Elb_apm2_csr_sta_pmu_2, *PTR_Elb_apm2_csr_sta_pmu_2;

/* Typedef for Wide Register: elb_apm2_csr::sta_misc_2                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 303 */
typedef struct {
   volatile uint32_t sta_misc_2_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_misc_2_1_2; /**< Offset 0x4 (R) */
} Elb_apm2_csr_sta_misc_2, *PTR_Elb_apm2_csr_sta_misc_2;

/* Typedef for Wide Register: elb_apm2_csr::cfg_misc_dbg_2                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 330 */
typedef struct {
   volatile uint32_t cfg_misc_dbg_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_misc_dbg_2_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm2_csr_cfg_misc_dbg_2, *PTR_Elb_apm2_csr_cfg_misc_dbg_2;

/* Typedef for Addressmap: elb_apm2_csr                                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm2.gcsr, line: 434 */
typedef struct {
   volatile uint32_t sta_cpu2_pll; /**< Offset 0x0 (R) */
   uint8_t _pad0[0x4];
   volatile Elb_apm2_csr_cfg_cpu0_flash_C2 cfg_cpu0_flash_C2; /**< Offset 0x8 (R/W) */
   volatile Elb_apm2_csr_cfg_cpu0_C2 cfg_cpu0_C2; /**< Offset 0x10 (R/W) */
   volatile Elb_apm2_csr_cfg_cpu1_C2 cfg_cpu1_C2; /**< Offset 0x18 (R/W) */
   volatile Elb_apm2_csr_cfg_cpu2_C2 cfg_cpu2_C2; /**< Offset 0x20 (R/W) */
   volatile Elb_apm2_csr_cfg_cpu3_C2 cfg_cpu3_C2; /**< Offset 0x28 (R/W) */
   volatile Elb_apm2_csr_cfg_static_2 cfg_static_2; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_cpu_2; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_irq_2; /**< Offset 0x44 (R/W) */
   uint8_t _pad1[0x18];
   volatile Elb_apm2_csr_sta_AT_2 sta_AT_2; /**< Offset 0x60 (R) */
   volatile uint32_t sta_timer_2; /**< Offset 0x80 (R) */
   uint8_t _pad2[0xc];
   volatile Elb_apm2_csr_sta_pmu_2 sta_pmu_2; /**< Offset 0x90 (R) */
   volatile uint32_t cfg_pmu_2; /**< Offset 0xa0 (R/W) */
   volatile uint32_t cfg_CTI_2; /**< Offset 0xa4 (R/W) */
   volatile uint32_t sta_CTI_2; /**< Offset 0xa8 (R) */
   volatile uint32_t sta_misc_dbg_2; /**< Offset 0xac (R) */
   volatile uint32_t sta_IRQ_2; /**< Offset 0xb0 (R) */
   uint8_t _pad3[0x4];
   volatile Elb_apm2_csr_sta_misc_2 sta_misc_2; /**< Offset 0xb8 (R) */
   volatile uint32_t cfg_VSIG_2; /**< Offset 0xc0 (R/W) */
   volatile uint32_t sta_VSIG_2; /**< Offset 0xc4 (R) */
   volatile Elb_apm2_csr_cfg_misc_dbg_2 cfg_misc_dbg_2; /**< Offset 0xc8 (R/W) */
   volatile uint32_t sta_dstream_2; /**< Offset 0xd0 (R) */
   volatile uint32_t sta_nts_2; /**< Offset 0xd4 (R) */
   volatile uint32_t cfg_nts_2; /**< Offset 0xd8 (R/W) */
   volatile uint32_t cfg_ACP_2; /**< Offset 0xdc (R/W) */
   volatile uint32_t cfg_EV_2; /**< Offset 0xe0 (R/W) */
   volatile uint32_t sta_EV_2; /**< Offset 0xe4 (R) */
   volatile uint32_t cfg_L2_2; /**< Offset 0xe8 (R/W) */
   volatile uint32_t sta_L2_2; /**< Offset 0xec (R) */
   volatile uint32_t cfg_AUTH_2; /**< Offset 0xf0 (R/W) */
   volatile uint32_t cfg_arm_2; /**< Offset 0xf4 (R/W) */
   uint8_t _pad4[0x8];
} Elb_apm2_csr, *PTR_Elb_apm2_csr;

/* Typedef for Wide Register: elb_apm3_csr::cfg_cpu0_flash_C3              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 133 */
typedef struct {
   volatile uint32_t cfg_cpu0_flash_C3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_flash_C3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_cpu0_flash_C3, *PTR_Elb_apm3_csr_cfg_cpu0_flash_C3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_cpu0_C3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 140 */
typedef struct {
   volatile uint32_t cfg_cpu0_C3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu0_C3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_cpu0_C3, *PTR_Elb_apm3_csr_cfg_cpu0_C3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_cpu1_C3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 147 */
typedef struct {
   volatile uint32_t cfg_cpu1_C3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu1_C3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_cpu1_C3, *PTR_Elb_apm3_csr_cfg_cpu1_C3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_cpu2_C3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 154 */
typedef struct {
   volatile uint32_t cfg_cpu2_C3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu2_C3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_cpu2_C3, *PTR_Elb_apm3_csr_cfg_cpu2_C3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_cpu3_C3                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 161 */
typedef struct {
   volatile uint32_t cfg_cpu3_C3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cpu3_C3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_cpu3_C3, *PTR_Elb_apm3_csr_cfg_cpu3_C3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_static_3                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 168 */
typedef struct {
   volatile uint32_t cfg_static_3_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_static_3_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_static_3_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_apm3_csr_cfg_static_3, *PTR_Elb_apm3_csr_cfg_static_3;

/* Typedef for Wide Register: elb_apm3_csr::sta_AT_3                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 208 */
typedef struct {
   volatile uint32_t sta_AT_3_0_6; /**< Offset 0x0 (R) */
   volatile uint32_t sta_AT_3_1_6; /**< Offset 0x4 (R) */
   volatile uint32_t sta_AT_3_2_6; /**< Offset 0x8 (R) */
   volatile uint32_t sta_AT_3_3_6; /**< Offset 0xc (R) */
   volatile uint32_t sta_AT_3_4_6; /**< Offset 0x10 (R) */
   volatile uint32_t sta_AT_3_5_6; /**< Offset 0x14 (R) */
   uint8_t _pad0[0x8];
} Elb_apm3_csr_sta_AT_3, *PTR_Elb_apm3_csr_sta_AT_3;

/* Typedef for Wide Register: elb_apm3_csr::sta_pmu_3                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 248 */
typedef struct {
   volatile uint32_t sta_pmu_3_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pmu_3_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pmu_3_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pmu_3_3_4; /**< Offset 0xc (R) */
} Elb_apm3_csr_sta_pmu_3, *PTR_Elb_apm3_csr_sta_pmu_3;

/* Typedef for Wide Register: elb_apm3_csr::sta_misc_3                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 303 */
typedef struct {
   volatile uint32_t sta_misc_3_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_misc_3_1_2; /**< Offset 0x4 (R) */
} Elb_apm3_csr_sta_misc_3, *PTR_Elb_apm3_csr_sta_misc_3;

/* Typedef for Wide Register: elb_apm3_csr::cfg_misc_dbg_3                 */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 330 */
typedef struct {
   volatile uint32_t cfg_misc_dbg_3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_misc_dbg_3_1_2; /**< Offset 0x4 (R/W) */
} Elb_apm3_csr_cfg_misc_dbg_3, *PTR_Elb_apm3_csr_cfg_misc_dbg_3;

/* Typedef for Addressmap: elb_apm3_csr                                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_apm3.gcsr, line: 434 */
typedef struct {
   volatile uint32_t sta_cpu3_pll; /**< Offset 0x0 (R) */
   uint8_t _pad0[0x4];
   volatile Elb_apm3_csr_cfg_cpu0_flash_C3 cfg_cpu0_flash_C3; /**< Offset 0x8 (R/W) */
   volatile Elb_apm3_csr_cfg_cpu0_C3 cfg_cpu0_C3; /**< Offset 0x10 (R/W) */
   volatile Elb_apm3_csr_cfg_cpu1_C3 cfg_cpu1_C3; /**< Offset 0x18 (R/W) */
   volatile Elb_apm3_csr_cfg_cpu2_C3 cfg_cpu2_C3; /**< Offset 0x20 (R/W) */
   volatile Elb_apm3_csr_cfg_cpu3_C3 cfg_cpu3_C3; /**< Offset 0x28 (R/W) */
   volatile Elb_apm3_csr_cfg_static_3 cfg_static_3; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_cpu_3; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_irq_3; /**< Offset 0x44 (R/W) */
   uint8_t _pad1[0x18];
   volatile Elb_apm3_csr_sta_AT_3 sta_AT_3; /**< Offset 0x60 (R) */
   volatile uint32_t sta_timer_3; /**< Offset 0x80 (R) */
   uint8_t _pad2[0xc];
   volatile Elb_apm3_csr_sta_pmu_3 sta_pmu_3; /**< Offset 0x90 (R) */
   volatile uint32_t cfg_pmu_3; /**< Offset 0xa0 (R/W) */
   volatile uint32_t cfg_CTI_3; /**< Offset 0xa4 (R/W) */
   volatile uint32_t sta_CTI_3; /**< Offset 0xa8 (R) */
   volatile uint32_t sta_misc_dbg_3; /**< Offset 0xac (R) */
   volatile uint32_t sta_IRQ_3; /**< Offset 0xb0 (R) */
   uint8_t _pad3[0x4];
   volatile Elb_apm3_csr_sta_misc_3 sta_misc_3; /**< Offset 0xb8 (R) */
   volatile uint32_t cfg_VSIG_3; /**< Offset 0xc0 (R/W) */
   volatile uint32_t sta_VSIG_3; /**< Offset 0xc4 (R) */
   volatile Elb_apm3_csr_cfg_misc_dbg_3 cfg_misc_dbg_3; /**< Offset 0xc8 (R/W) */
   volatile uint32_t sta_dstream_3; /**< Offset 0xd0 (R) */
   volatile uint32_t sta_nts_3; /**< Offset 0xd4 (R) */
   volatile uint32_t cfg_nts_3; /**< Offset 0xd8 (R/W) */
   volatile uint32_t cfg_ACP_3; /**< Offset 0xdc (R/W) */
   volatile uint32_t cfg_EV_3; /**< Offset 0xe0 (R/W) */
   volatile uint32_t sta_EV_3; /**< Offset 0xe4 (R) */
   volatile uint32_t cfg_L2_3; /**< Offset 0xe8 (R/W) */
   volatile uint32_t sta_L2_3; /**< Offset 0xec (R) */
   volatile uint32_t cfg_AUTH_3; /**< Offset 0xf0 (R/W) */
   volatile uint32_t cfg_arm_3; /**< Offset 0xf4 (R/W) */
   uint8_t _pad4[0x8];
} Elb_apm3_csr, *PTR_Elb_apm3_csr;

/* Typedef for Memory: elb_ap_csr::dhs_atb_0                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 245 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_0, *PTR_Elb_ap_csr_dhs_atb_0;

/* Typedef for Memory: elb_ap_csr::dhs_atb_1                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 258 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_1, *PTR_Elb_ap_csr_dhs_atb_1;

/* Typedef for Memory: elb_ap_csr::dhs_atb_2                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 271 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_2, *PTR_Elb_ap_csr_dhs_atb_2;

/* Typedef for Memory: elb_ap_csr::dhs_atb_3                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 284 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_3, *PTR_Elb_ap_csr_dhs_atb_3;

/* Typedef for Memory: elb_ap_csr::dhs_atb_a                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 297 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_a, *PTR_Elb_ap_csr_dhs_atb_a;

/* Typedef for Memory: elb_ap_csr::dhs_atb_f                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 310 */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_dhs_atb_f, *PTR_Elb_ap_csr_dhs_atb_f;

/* Typedef for Memory: elb_ap_csr::filter_addr_lo                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_lo, *PTR_Elb_ap_csr_filter_addr_lo;

/* Typedef for Memory: elb_ap_csr::filter_addr_hi                          */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 16 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_hi, *PTR_Elb_ap_csr_filter_addr_hi;

/* Typedef for Memory: elb_ap_csr::filter_addr_host                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 31 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_host, *PTR_Elb_ap_csr_filter_addr_host;

/* Typedef for Memory: elb_ap_csr::filter_addr_pic                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 51 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_pic, *PTR_Elb_ap_csr_filter_addr_pic;

/* Typedef for Memory: elb_ap_csr::filter_addr_lif                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 71 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_lif, *PTR_Elb_ap_csr_filter_addr_lif;

/* Typedef for Memory: elb_ap_csr::filter_src                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 91 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_src, *PTR_Elb_ap_csr_filter_src;

/* Typedef for Memory: elb_ap_csr::filter_axi_prot                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 111 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_axi_prot, *PTR_Elb_ap_csr_filter_axi_prot;

/* Typedef for Memory: elb_ap_csr::filter_axi_cache                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 144 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_axi_cache, *PTR_Elb_ap_csr_filter_axi_cache;

/* Typedef for Memory: elb_ap_csr::filter_acp                              */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 177 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_acp, *PTR_Elb_ap_csr_filter_acp;

/* Typedef for Memory: elb_ap_csr::filter_addr_ctl                         */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 197 */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_addr_ctl, *PTR_Elb_ap_csr_filter_addr_ctl;

/* Typedef for Memory: elb_ap_csr::filter_hit_count                        */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 240 */
typedef struct {
   volatile uint32_t value[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ap_csr_filter_hit_count, *PTR_Elb_ap_csr_filter_hit_count;

/* Typedef for Wide Register: elb_ap_csr::STA_freeze                       */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 325 */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_STA_freeze, *PTR_Elb_ap_csr_STA_freeze;

/* Typedef for Wide Register: elb_ap_csr::STA_interrupt                    */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 335 */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_STA_interrupt, *PTR_Elb_ap_csr_STA_interrupt;

/* Typedef for Wide Register: elb_ap_csr::filter_trace                     */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 344 */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_filter_trace, *PTR_Elb_ap_csr_filter_trace;

/* Typedef for Group: elb_ap_csr::int_filter                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/apc_inval_filter.gcsr, line: 392 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ap_csr_int_filter, *PTR_Elb_ap_csr_int_filter;

/* Typedef for Group: elb_ap_csr::int_groups                               */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 383 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ap_csr_int_groups, *PTR_Elb_ap_csr_int_groups;

/* Typedef for Group: elb_ap_csr::int_ap                                   */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 386 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ap_csr_int_ap, *PTR_Elb_ap_csr_int_ap;

/* Typedef for Addressmap: elb_ap_csr                                      */
/* Source filename: /home/kalyan/elb_src6/elba/verif/common/csr_gen/elb_ap.gcsr, line: 392 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xffffc];
   Elb_apb_csr apb; /**< Offset 0x100000 (R/W) */
   volatile Elb_ap_csr_dummy dummy; /**< Offset 0x200000 (R) */
   volatile uint32_t cfg_apar; /**< Offset 0x200008 (R/W) */
   volatile uint32_t ap_cfg; /**< Offset 0x20000c (R/W) */
   volatile Elb_ap_csr_cfg_gic_mbist cfg_gic_mbist; /**< Offset 0x200010 (R/W) */
   volatile uint32_t cfg_gic; /**< Offset 0x200020 (R/W) */
   uint8_t _pad1[0xc];
   volatile Elb_ap_csr_sta_gic_mbist sta_gic_mbist; /**< Offset 0x200030 (R) */
   volatile uint32_t sta_apms; /**< Offset 0x200040 (R) */
   uint8_t _pad2[0xbc];
   Elb_apm0_csr apm0; /**< Offset 0x200100 (R/W) */
   Elb_apm1_csr apm1; /**< Offset 0x200200 (R/W) */
   Elb_apm2_csr apm2; /**< Offset 0x200300 (R/W) */
   Elb_apm3_csr apm3; /**< Offset 0x200400 (R/W) */
   volatile uint32_t dummyctm; /**< Offset 0x200500 (R/W) */
   volatile uint32_t atb; /**< Offset 0x200504 (R/W) */
   uint8_t _pad3[0x3faf8];
   Elb_ap_csr_dhs_atb_0 dhs_atb_0; /**< Offset 0x240000 (R/W) */
   Elb_ap_csr_dhs_atb_1 dhs_atb_1; /**< Offset 0x280000 (R/W) */
   Elb_ap_csr_dhs_atb_2 dhs_atb_2; /**< Offset 0x2c0000 (R/W) */
   Elb_ap_csr_dhs_atb_3 dhs_atb_3; /**< Offset 0x300000 (R/W) */
   Elb_ap_csr_dhs_atb_a dhs_atb_a; /**< Offset 0x340000 (R/W) */
   Elb_ap_csr_dhs_atb_f dhs_atb_f; /**< Offset 0x380000 (R/W) */
   volatile uint32_t atb_ctl; /**< Offset 0x3c0000 (R/W) */
   volatile uint32_t atb_bridge_0; /**< Offset 0x3c0004 (R/W) */
   volatile uint32_t atb_bridge_1; /**< Offset 0x3c0008 (R/W) */
   volatile uint32_t atb_bridge_2; /**< Offset 0x3c000c (R/W) */
   volatile uint32_t atb_bridge_3; /**< Offset 0x3c0010 (R/W) */
   volatile uint32_t cfg_socket; /**< Offset 0x3c0014 (R/W) */
   uint8_t _pad4[0x68];
   Elb_ap_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x3c0080 (R/W) */
   Elb_ap_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x3c0100 (R/W) */
   Elb_ap_csr_filter_addr_host filter_addr_host; /**< Offset 0x3c0180 (R/W) */
   Elb_ap_csr_filter_addr_pic filter_addr_pic; /**< Offset 0x3c0200 (R/W) */
   Elb_ap_csr_filter_addr_lif filter_addr_lif; /**< Offset 0x3c0280 (R/W) */
   Elb_ap_csr_filter_src filter_src; /**< Offset 0x3c0300 (R/W) */
   Elb_ap_csr_filter_axi_prot filter_axi_prot; /**< Offset 0x3c0380 (R/W) */
   Elb_ap_csr_filter_axi_cache filter_axi_cache; /**< Offset 0x3c0400 (R/W) */
   Elb_ap_csr_filter_acp filter_acp; /**< Offset 0x3c0480 (R/W) */
   Elb_ap_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x3c0500 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0x3c0580 (R/W) */
   uint8_t _pad5[0x7c];
   Elb_ap_csr_filter_hit_count filter_hit_count; /**< Offset 0x3c0600 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0x3c0680 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0x3c0684 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0x3c0688 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0x3c068c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0x3c0690 (R) */
   volatile uint32_t STA_reads; /**< Offset 0x3c0694 (R) */
   volatile uint32_t STA_writes; /**< Offset 0x3c0698 (R) */
   uint8_t _pad6[0x4];
   volatile Elb_ap_csr_STA_freeze STA_freeze; /**< Offset 0x3c06a0 (R) */
   volatile Elb_ap_csr_STA_interrupt STA_interrupt; /**< Offset 0x3c06b0 (R) */
   volatile Elb_ap_csr_filter_trace filter_trace; /**< Offset 0x3c06c0 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0x3c06d0 (R/W) */
   uint8_t _pad7[0xc];
   Elb_ap_csr_int_filter int_filter; /**< Offset 0x3c06e0 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x3c06f0 (R/W) */
   uint8_t _pad8[0xc];
   Elb_ap_csr_int_groups int_groups; /**< Offset 0x3c0700 (R/W) */
   Elb_ap_csr_int_ap int_ap; /**< Offset 0x3c0710 (R/W) */
   uint8_t _pad9[0x3f8e0];
} Elb_ap_csr, *PTR_Elb_ap_csr;
#endif

#endif
