
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.35 source latency gen_sync.enable_sync_reg[1]$_DFF_P_/CLK ^
  -0.34 target latency enable_latch$_DLATCH_N_/E v
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gen_sync.enable_sync_reg[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_sync.enable_sync_reg[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.03    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.08    0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_in_regs (net)
                  0.08    0.00    0.24 ^ clkbuf_1_0__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.01    0.04    0.11    0.35 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk_in_regs (net)
                  0.04    0.00    0.35 ^ gen_sync.enable_sync_reg[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     1    0.00    0.05    0.36    0.71 v gen_sync.enable_sync_reg[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_sync.enable_sync_reg[0] (net)
                  0.05    0.00    0.71 v gen_sync.enable_sync_reg[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.03    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.08    0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_in_regs (net)
                  0.08    0.00    0.24 ^ clkbuf_1_0__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.01    0.04    0.11    0.35 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk_in_regs (net)
                  0.04    0.00    0.35 ^ gen_sync.enable_sync_reg[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.35   clock reconvergence pessimism
                          0.08    0.43   library hold time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: test_mode (input port clocked by core_clock)
Endpoint: enable_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_mode (in)
                                         test_mode (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.71    0.91 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.18    0.00    0.91 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.11 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.11 v enable_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.11   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.03    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.08    0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_in_regs (net)
                  0.08    0.00    0.24 ^ clkbuf_1_1__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.02    0.05    0.11    0.35 ^ clkbuf_1_1__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk_in_regs (net)
                  0.05    0.00    0.35 ^ enable_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.76    1.11   time borrowed from endpoint
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          5.00
clock latency difference               -0.01
library setup time                     -0.21
--------------------------------------------
max time borrow                         4.78
actual time borrow                      0.76
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: test_mode (input port clocked by core_clock)
Endpoint: enable_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_mode (in)
                                         test_mode (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.71    0.91 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.18    0.00    0.91 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.11 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.11 v enable_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.11   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.03    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.08    0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_in_regs (net)
                  0.08    0.00    0.24 ^ clkbuf_1_1__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.02    0.05    0.11    0.35 ^ clkbuf_1_1__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk_in_regs (net)
                  0.05    0.00    0.35 ^ enable_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.76    1.11   time borrowed from endpoint
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          5.00
clock latency difference               -0.01
library setup time                     -0.21
--------------------------------------------
max time borrow                         4.78
actual time borrow                      0.76
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.618133068084717

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9350

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.36915987730026245

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9802

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: gen_sync.enable_sync_reg[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: enable_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.35 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.35 ^ gen_sync.enable_sync_reg[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.71 v gen_sync.enable_sync_reg[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.17    0.89 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    0.89 v enable_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.35 ^ clkbuf_1_1__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.35 ^ enable_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
   0.00    0.35   clock reconvergence pessimism
   0.54    0.89   time borrowed from endpoint
           0.89   data required time
---------------------------------------------------------
           0.89   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          5.00
clock latency difference               -0.01
library setup time                     -0.21
--------------------------------------------
max time borrow                         4.78
actual time borrow                      0.54
--------------------------------------------



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gen_sync.enable_sync_reg[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_sync.enable_sync_reg[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.35 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.35 ^ gen_sync.enable_sync_reg[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.71 v gen_sync.enable_sync_reg[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.71 v gen_sync.enable_sync_reg[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.71   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.13    0.24 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.35 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.35 ^ gen_sync.enable_sync_reg[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.35   clock reconvergence pessimism
   0.08    0.43   library hold time
           0.43   data required time
---------------------------------------------------------
           0.43   data required time
          -0.71   data arrival time
---------------------------------------------------------
           0.28   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3508

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3488

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.1077

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.17e-04   3.01e-06   1.50e-09   2.20e-04   8.1%
Combinational          2.90e-05   3.27e-06   6.07e-10   3.23e-05   1.2%
Clock                  1.98e-03   4.96e-04   1.13e-08   2.48e-03  90.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.23e-03   5.02e-04   1.34e-08   2.73e-03 100.0%
                          81.6%      18.4%       0.0%
