// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _bitonic_1_8_HH_
#define _bitonic_1_8_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bitonic_1_16.h"

namespace ap_rtl {

struct bitonic_1_8 : public sc_module {
    // Port declarations 53
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > Cluster_1_Deposits_0;
    sc_in< sc_lv<16> > Cluster_1_Deposits_1;
    sc_in< sc_lv<16> > Cluster_1_Deposits_2;
    sc_in< sc_lv<16> > Cluster_1_Deposits_3;
    sc_in< sc_lv<16> > Cluster_1_Deposits_4;
    sc_in< sc_lv<16> > Cluster_1_Deposits_5;
    sc_in< sc_lv<16> > Cluster_1_Deposits_6;
    sc_in< sc_lv<16> > Cluster_1_Deposits_7;
    sc_in< sc_lv<16> > Cluster_1_Deposits_8;
    sc_in< sc_lv<16> > Cluster_1_Deposits_9;
    sc_in< sc_lv<16> > Cluster_1_Deposits_1_3;
    sc_in< sc_lv<16> > Cluster_1_Deposits_1_4;
    sc_in< sc_lv<2> > Cluster_1_Eta_0_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_1_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_2_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_3_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_4_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_5_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_6_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_7_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_8_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_9_rea;
    sc_in< sc_lv<2> > Cluster_1_Eta_10_re;
    sc_in< sc_lv<2> > Cluster_1_Eta_11_re;
    sc_in< sc_lv<1> > Cluster_1_Phi_0_rea;
    sc_in< sc_lv<1> > Cluster_1_Phi_1_rea;
    sc_in< sc_lv<1> > Cluster_1_Phi_2_rea;
    sc_in< sc_lv<1> > Cluster_1_Phi_3_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_4_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_5_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_6_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_7_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_8_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_9_rea;
    sc_in< sc_lv<2> > Cluster_1_Phi_10_re;
    sc_in< sc_lv<2> > Cluster_1_Phi_11_re;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    bitonic_1_8(sc_module_name name);
    SC_HAS_PROCESS(bitonic_1_8);

    ~bitonic_1_8();

    sc_trace_file* mVcdFile;

    bitonic_1_16* call_ret_bitonic_1_16_fu_300;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > Cluster_1_Deposits12_2_fu_990_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits12_2_reg_1308;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_8_fu_998_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_8_reg_1313;
    sc_signal< sc_lv<2> > Cluster_1_Eta16_1_Cl_fu_1006_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta16_1_Cl_reg_1318;
    sc_signal< sc_lv<2> > Cluster_1_Eta_1_Clus_fu_1014_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_1_Clus_reg_1323;
    sc_signal< sc_lv<2> > Cluster_1_Phi31_1_Cl_fu_1022_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi31_1_Cl_reg_1328;
    sc_signal< sc_lv<2> > Cluster_1_Phi_1_Clus_fu_1030_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi_1_Clus_reg_1333;
    sc_signal< sc_lv<16> > Cluster_1_Deposits3_1_fu_1044_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits3_1_reg_1338;
    sc_signal< sc_lv<16> > Cluster_1_Deposits2_1_fu_1052_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits2_1_reg_1343;
    sc_signal< sc_lv<2> > Cluster_1_Eta18_1_Cl_fu_1060_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta18_1_Cl_reg_1348;
    sc_signal< sc_lv<2> > Cluster_1_Eta17_1_Cl_fu_1068_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta17_1_Cl_reg_1353;
    sc_signal< sc_lv<2> > Cluster_1_Phi33_1_Cl_fu_1076_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi33_1_Cl_reg_1358;
    sc_signal< sc_lv<2> > Cluster_1_Phi32_1_Cl_fu_1084_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi32_1_Cl_reg_1363;
    sc_signal< sc_lv<16> > Cluster_1_Deposits5_1_fu_1098_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits5_1_reg_1368;
    sc_signal< sc_lv<16> > Cluster_1_Deposits4_1_fu_1106_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits4_1_reg_1373;
    sc_signal< sc_lv<2> > Cluster_1_Eta2025_1_s_fu_1114_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta2025_1_s_reg_1378;
    sc_signal< sc_lv<2> > Cluster_1_Eta19_1_Cl_fu_1122_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta19_1_Cl_reg_1383;
    sc_signal< sc_lv<2> > Cluster_1_Phi35_1_Cl_fu_1130_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi35_1_Cl_reg_1388;
    sc_signal< sc_lv<2> > Cluster_1_Phi34_1_Cl_fu_1138_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi34_1_Cl_reg_1393;
    sc_signal< sc_lv<16> > Cluster_1_Deposits7_1_fu_1152_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits7_1_reg_1398;
    sc_signal< sc_lv<16> > Cluster_1_Deposits6_1_fu_1160_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits6_1_reg_1403;
    sc_signal< sc_lv<2> > Cluster_1_Eta22_1_Cl_fu_1168_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta22_1_Cl_reg_1408;
    sc_signal< sc_lv<2> > Cluster_1_Eta21_1_Cl_fu_1176_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta21_1_Cl_reg_1413;
    sc_signal< sc_lv<2> > Cluster_1_Phi3744_1_s_fu_1184_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi3744_1_s_reg_1418;
    sc_signal< sc_lv<2> > Cluster_1_Phi36_1_Cl_fu_1192_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi36_1_Cl_reg_1423;
    sc_signal< sc_lv<16> > Cluster_1_Deposits13_1_fu_1206_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits13_1_reg_1428;
    sc_signal< sc_lv<16> > Cluster_1_Deposits12_3_fu_1214_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits12_3_reg_1433;
    sc_signal< sc_lv<2> > Cluster_1_Eta28_1_Cl_fu_1222_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta28_1_Cl_reg_1438;
    sc_signal< sc_lv<2> > Cluster_1_Eta27_1_Cl_fu_1230_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta27_1_Cl_reg_1443;
    sc_signal< sc_lv<2> > Cluster_1_Phi43_1_Cl_fu_1238_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi43_1_Cl_reg_1448;
    sc_signal< sc_lv<2> > Cluster_1_Phi42_1_Cl_fu_1246_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi42_1_Cl_reg_1453;
    sc_signal< sc_lv<16> > Cluster_1_Deposits15_1_fu_1260_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits15_1_reg_1458;
    sc_signal< sc_lv<16> > Cluster_1_Deposits14_1_fu_1268_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits14_1_reg_1463;
    sc_signal< sc_lv<2> > Cluster_1_Eta30_1_Cl_fu_1276_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta30_1_Cl_reg_1468;
    sc_signal< sc_lv<2> > Cluster_1_Eta29_1_Cl_fu_1284_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta29_1_Cl_reg_1473;
    sc_signal< sc_lv<2> > Cluster_1_Phi45_1_Cl_fu_1292_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi45_1_Cl_reg_1478;
    sc_signal< sc_lv<2> > Cluster_1_Phi44_1_Cl_fu_1300_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi44_1_Cl_reg_1483;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_8;
    sc_signal< sc_lv<16> > call_ret_bitonic_1_16_fu_300_ap_return_9;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_s_fu_340_p2;
    sc_signal< sc_lv<2> > Cluster_1_Phi_0_rea_1_fu_378_p1;
    sc_signal< sc_lv<1> > tmp_19_1_fu_398_p2;
    sc_signal< sc_lv<2> > Cluster_1_Phi_1_rea_1_fu_436_p1;
    sc_signal< sc_lv<1> > tmp_19_2_fu_456_p2;
    sc_signal< sc_lv<2> > Cluster_1_Phi_2_rea_1_fu_494_p1;
    sc_signal< sc_lv<1> > tmp_19_3_fu_514_p2;
    sc_signal< sc_lv<2> > Cluster_1_Phi_3_rea_1_fu_552_p1;
    sc_signal< sc_lv<1> > tmp_2_fu_572_p2;
    sc_signal< sc_lv<1> > tmp_23_1_fu_594_p2;
    sc_signal< sc_lv<1> > tmp_23_2_fu_616_p2;
    sc_signal< sc_lv<1> > tmp_23_3_fu_638_p2;
    sc_signal< sc_lv<16> > p_read4_read_fu_346_p3;
    sc_signal< sc_lv<16> > p_read6_read2_fu_462_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_660_p2;
    sc_signal< sc_lv<2> > p_read22_read_fu_478_p3;
    sc_signal< sc_lv<2> > p_read20_read_fu_362_p3;
    sc_signal< sc_lv<2> > p_read38_read_fu_498_p3;
    sc_signal< sc_lv<2> > p_read36_read_fu_382_p3;
    sc_signal< sc_lv<16> > p_read5_read1_fu_404_p3;
    sc_signal< sc_lv<16> > p_read7_read3_fu_520_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_714_p2;
    sc_signal< sc_lv<2> > p_read23_read_fu_536_p3;
    sc_signal< sc_lv<2> > p_read21_read_fu_420_p3;
    sc_signal< sc_lv<2> > p_read39_read_fu_556_p3;
    sc_signal< sc_lv<2> > p_read37_read_fu_440_p3;
    sc_signal< sc_lv<16> > p_read_read4_fu_354_p3;
    sc_signal< sc_lv<16> > p_read2_read6_fu_470_p3;
    sc_signal< sc_lv<1> > tmp_28_1_fu_768_p2;
    sc_signal< sc_lv<2> > p_read18_read_fu_486_p3;
    sc_signal< sc_lv<2> > p_read16_read_fu_370_p3;
    sc_signal< sc_lv<2> > p_read34_read_fu_506_p3;
    sc_signal< sc_lv<2> > p_read32_read_fu_390_p3;
    sc_signal< sc_lv<16> > p_read1_read5_fu_412_p3;
    sc_signal< sc_lv<16> > p_read3_read7_fu_528_p3;
    sc_signal< sc_lv<1> > tmp_33_1_fu_822_p2;
    sc_signal< sc_lv<2> > p_read19_read_fu_544_p3;
    sc_signal< sc_lv<2> > p_read17_read_fu_428_p3;
    sc_signal< sc_lv<2> > p_read35_read_fu_564_p3;
    sc_signal< sc_lv<2> > p_read33_read_fu_448_p3;
    sc_signal< sc_lv<1> > tmp_38_1_fu_876_p2;
    sc_signal< sc_lv<2> > p_read4_fu_622_p3;
    sc_signal< sc_lv<2> > p_read_fu_578_p3;
    sc_signal< sc_lv<2> > p_read5_fu_630_p3;
    sc_signal< sc_lv<2> > p_read1_fu_586_p3;
    sc_signal< sc_lv<1> > tmp_43_1_fu_930_p2;
    sc_signal< sc_lv<2> > p_read6_fu_644_p3;
    sc_signal< sc_lv<2> > p_read2_fu_600_p3;
    sc_signal< sc_lv<2> > p_read7_fu_652_p3;
    sc_signal< sc_lv<2> > p_read3_fu_608_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits2_s_fu_666_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits3_s_fu_720_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_984_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta18_0_Cl_fu_736_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta17_0_Cl_fu_682_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi33_0_Cl_fu_752_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi32_0_Cl_fu_698_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_fu_674_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits1_fu_728_p3;
    sc_signal< sc_lv<1> > tmp_48_1_fu_1038_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta16_0_Cl_fu_744_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_0_Clus_fu_690_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi31_0_Cl_fu_760_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi_0_Clus_fu_706_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits6_s_fu_774_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits7_s_fu_828_p3;
    sc_signal< sc_lv<1> > tmp_48_2_fu_1092_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta22_0_Cl_fu_844_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta21_0_Cl_fu_790_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi3744_0_s_fu_860_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi36_0_Cl_fu_806_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits4_s_fu_782_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits5_s_fu_836_p3;
    sc_signal< sc_lv<1> > tmp_48_3_fu_1146_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta2025_0_s_fu_852_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta19_0_Cl_fu_798_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi35_0_Cl_fu_868_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi34_0_Cl_fu_814_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits2_fu_882_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits3_fu_936_p3;
    sc_signal< sc_lv<1> > tmp_53_2_fu_1200_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta30_0_Cl_fu_952_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta29_0_Cl_fu_898_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi45_0_Cl_fu_968_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi44_0_Cl_fu_914_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits12_1_fu_890_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits4_fu_944_p3;
    sc_signal< sc_lv<1> > tmp_53_3_fu_1254_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta28_0_Cl_fu_960_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta27_0_Cl_fu_906_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi43_0_Cl_fu_976_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi42_0_Cl_fu_922_p3;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Cluster_1_Deposits12_1_fu_890_p3();
    void thread_Cluster_1_Deposits12_2_fu_990_p3();
    void thread_Cluster_1_Deposits12_3_fu_1214_p3();
    void thread_Cluster_1_Deposits13_1_fu_1206_p3();
    void thread_Cluster_1_Deposits14_1_fu_1268_p3();
    void thread_Cluster_1_Deposits15_1_fu_1260_p3();
    void thread_Cluster_1_Deposits1_fu_728_p3();
    void thread_Cluster_1_Deposits2_1_fu_1052_p3();
    void thread_Cluster_1_Deposits2_fu_882_p3();
    void thread_Cluster_1_Deposits2_s_fu_666_p3();
    void thread_Cluster_1_Deposits3_1_fu_1044_p3();
    void thread_Cluster_1_Deposits3_fu_936_p3();
    void thread_Cluster_1_Deposits3_s_fu_720_p3();
    void thread_Cluster_1_Deposits4_1_fu_1106_p3();
    void thread_Cluster_1_Deposits4_fu_944_p3();
    void thread_Cluster_1_Deposits4_s_fu_782_p3();
    void thread_Cluster_1_Deposits5_1_fu_1098_p3();
    void thread_Cluster_1_Deposits5_s_fu_836_p3();
    void thread_Cluster_1_Deposits6_1_fu_1160_p3();
    void thread_Cluster_1_Deposits6_s_fu_774_p3();
    void thread_Cluster_1_Deposits7_1_fu_1152_p3();
    void thread_Cluster_1_Deposits7_s_fu_828_p3();
    void thread_Cluster_1_Deposits_1_8_fu_998_p3();
    void thread_Cluster_1_Deposits_fu_674_p3();
    void thread_Cluster_1_Eta16_0_Cl_fu_744_p3();
    void thread_Cluster_1_Eta16_1_Cl_fu_1006_p3();
    void thread_Cluster_1_Eta17_0_Cl_fu_682_p3();
    void thread_Cluster_1_Eta17_1_Cl_fu_1068_p3();
    void thread_Cluster_1_Eta18_0_Cl_fu_736_p3();
    void thread_Cluster_1_Eta18_1_Cl_fu_1060_p3();
    void thread_Cluster_1_Eta19_0_Cl_fu_798_p3();
    void thread_Cluster_1_Eta19_1_Cl_fu_1122_p3();
    void thread_Cluster_1_Eta2025_0_s_fu_852_p3();
    void thread_Cluster_1_Eta2025_1_s_fu_1114_p3();
    void thread_Cluster_1_Eta21_0_Cl_fu_790_p3();
    void thread_Cluster_1_Eta21_1_Cl_fu_1176_p3();
    void thread_Cluster_1_Eta22_0_Cl_fu_844_p3();
    void thread_Cluster_1_Eta22_1_Cl_fu_1168_p3();
    void thread_Cluster_1_Eta27_0_Cl_fu_906_p3();
    void thread_Cluster_1_Eta27_1_Cl_fu_1230_p3();
    void thread_Cluster_1_Eta28_0_Cl_fu_960_p3();
    void thread_Cluster_1_Eta28_1_Cl_fu_1222_p3();
    void thread_Cluster_1_Eta29_0_Cl_fu_898_p3();
    void thread_Cluster_1_Eta29_1_Cl_fu_1284_p3();
    void thread_Cluster_1_Eta30_0_Cl_fu_952_p3();
    void thread_Cluster_1_Eta30_1_Cl_fu_1276_p3();
    void thread_Cluster_1_Eta_0_Clus_fu_690_p3();
    void thread_Cluster_1_Eta_1_Clus_fu_1014_p3();
    void thread_Cluster_1_Phi31_0_Cl_fu_760_p3();
    void thread_Cluster_1_Phi31_1_Cl_fu_1022_p3();
    void thread_Cluster_1_Phi32_0_Cl_fu_698_p3();
    void thread_Cluster_1_Phi32_1_Cl_fu_1084_p3();
    void thread_Cluster_1_Phi33_0_Cl_fu_752_p3();
    void thread_Cluster_1_Phi33_1_Cl_fu_1076_p3();
    void thread_Cluster_1_Phi34_0_Cl_fu_814_p3();
    void thread_Cluster_1_Phi34_1_Cl_fu_1138_p3();
    void thread_Cluster_1_Phi35_0_Cl_fu_868_p3();
    void thread_Cluster_1_Phi35_1_Cl_fu_1130_p3();
    void thread_Cluster_1_Phi36_0_Cl_fu_806_p3();
    void thread_Cluster_1_Phi36_1_Cl_fu_1192_p3();
    void thread_Cluster_1_Phi3744_0_s_fu_860_p3();
    void thread_Cluster_1_Phi3744_1_s_fu_1184_p3();
    void thread_Cluster_1_Phi42_0_Cl_fu_922_p3();
    void thread_Cluster_1_Phi42_1_Cl_fu_1246_p3();
    void thread_Cluster_1_Phi43_0_Cl_fu_976_p3();
    void thread_Cluster_1_Phi43_1_Cl_fu_1238_p3();
    void thread_Cluster_1_Phi44_0_Cl_fu_914_p3();
    void thread_Cluster_1_Phi44_1_Cl_fu_1300_p3();
    void thread_Cluster_1_Phi45_0_Cl_fu_968_p3();
    void thread_Cluster_1_Phi45_1_Cl_fu_1292_p3();
    void thread_Cluster_1_Phi_0_Clus_fu_706_p3();
    void thread_Cluster_1_Phi_0_rea_1_fu_378_p1();
    void thread_Cluster_1_Phi_1_Clus_fu_1030_p3();
    void thread_Cluster_1_Phi_1_rea_1_fu_436_p1();
    void thread_Cluster_1_Phi_2_rea_1_fu_494_p1();
    void thread_Cluster_1_Phi_3_rea_1_fu_552_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_p_read16_read_fu_370_p3();
    void thread_p_read17_read_fu_428_p3();
    void thread_p_read18_read_fu_486_p3();
    void thread_p_read19_read_fu_544_p3();
    void thread_p_read1_fu_586_p3();
    void thread_p_read1_read5_fu_412_p3();
    void thread_p_read20_read_fu_362_p3();
    void thread_p_read21_read_fu_420_p3();
    void thread_p_read22_read_fu_478_p3();
    void thread_p_read23_read_fu_536_p3();
    void thread_p_read2_fu_600_p3();
    void thread_p_read2_read6_fu_470_p3();
    void thread_p_read32_read_fu_390_p3();
    void thread_p_read33_read_fu_448_p3();
    void thread_p_read34_read_fu_506_p3();
    void thread_p_read35_read_fu_564_p3();
    void thread_p_read36_read_fu_382_p3();
    void thread_p_read37_read_fu_440_p3();
    void thread_p_read38_read_fu_498_p3();
    void thread_p_read39_read_fu_556_p3();
    void thread_p_read3_fu_608_p3();
    void thread_p_read3_read7_fu_528_p3();
    void thread_p_read4_fu_622_p3();
    void thread_p_read4_read_fu_346_p3();
    void thread_p_read5_fu_630_p3();
    void thread_p_read5_read1_fu_404_p3();
    void thread_p_read6_fu_644_p3();
    void thread_p_read6_read2_fu_462_p3();
    void thread_p_read7_fu_652_p3();
    void thread_p_read7_read3_fu_520_p3();
    void thread_p_read_fu_578_p3();
    void thread_p_read_read4_fu_354_p3();
    void thread_tmp_19_1_fu_398_p2();
    void thread_tmp_19_2_fu_456_p2();
    void thread_tmp_19_3_fu_514_p2();
    void thread_tmp_23_1_fu_594_p2();
    void thread_tmp_23_2_fu_616_p2();
    void thread_tmp_23_3_fu_638_p2();
    void thread_tmp_28_1_fu_768_p2();
    void thread_tmp_2_fu_572_p2();
    void thread_tmp_33_1_fu_822_p2();
    void thread_tmp_38_1_fu_876_p2();
    void thread_tmp_3_fu_660_p2();
    void thread_tmp_43_1_fu_930_p2();
    void thread_tmp_48_1_fu_1038_p2();
    void thread_tmp_48_2_fu_1092_p2();
    void thread_tmp_48_3_fu_1146_p2();
    void thread_tmp_4_fu_714_p2();
    void thread_tmp_53_2_fu_1200_p2();
    void thread_tmp_53_3_fu_1254_p2();
    void thread_tmp_5_fu_984_p2();
    void thread_tmp_s_fu_340_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
