Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 13 23:06:08 2024
| Host         : RichardChen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   346 |
| Minimum Number of register sites lost to control set restrictions |  1285 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             581 |          202 |
| No           | No                    | Yes                    |             148 |           93 |
| No           | Yes                   | No                     |            1488 |          454 |
| Yes          | No                    | No                     |            2154 |          593 |
| Yes          | No                    | Yes                    |              99 |           64 |
| Yes          | Yes                   | No                     |             877 |          286 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                             Clock Signal                                            |                                                                                        Enable Signal                                                                                       |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[14]_LDC_i_1_n_0   |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[14]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[0]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[0]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[6]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[6]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[7]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[7]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[1]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[1]_LDC_i_2_n_0                                                   |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[10]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[11]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[12]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[15]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[13]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[14]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[16]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[17]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[18]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[19]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[1]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[20]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[21]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[22]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[23]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[24]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[25]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[26]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[27]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[28]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[29]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[2]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[30]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_1_n_0                                                                                                | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[3]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[4]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[5]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[6]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[7]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[8]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[9]_i_1_n_0                                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[2]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[2]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[3]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[3]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[0]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[0]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[10]_LDC_i_1_n_0   |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[10]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[11]_LDC_i_1_n_0   |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[11]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[12]_LDC_i_1_n_0   |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[12]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[13]_LDC_i_1_n_0   |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[13]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[12]_LDC_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[1]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[1]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[2]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[2]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[3]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[3]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[4]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[4]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[5]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[5]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[7]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[7]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[8]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[8]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[9]_LDC_i_1_n_0    |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[9]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[4]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[4]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[5]_LDC_i_1_n_0 |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[5]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg_reg[0]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg_reg[1]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg_reg[2]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[0]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[10]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[11]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[12]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[13]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[14]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[15]_LDC_i_2_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[1]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[2]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[3]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[4]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[5]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[6]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[7]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[8]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[9]_LDC_i_2_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[0]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[1]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[2]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[3]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[4]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[5]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[6]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[7]_LDC_i_2_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[0]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[10]_LDC_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[11]_LDC_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[13]_LDC_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[14]_LDC_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[1]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[2]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[3]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[4]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[5]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[7]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[8]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_addr_reg_reg[9]_LDC_i_1_n_0                                                      |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[0]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[1]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[2]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[3]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[4]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[5]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[6]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/SLAVE_ADDR_reg[6]_P_i_1_n_0                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_data_wr_reg_reg[7]_LDC_i_1_n_0                                                   |                1 |              1 |
|  design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/SCL_buf                              | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/DC_i_1_n_0                                                                                                                   | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/DC_i_3_n_0                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                              |                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                              |                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                              |                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                              |                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                              |                                                                                                                                                      |                1 |              2 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    |                                                                                                                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/rstb_i_2_n_0                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/ps_cnt_i_2_n_0                                                             |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                3 |              4 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/web[3]_i_1_n_0                                                                                                   | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/u/data_bit_cnt[3]_i_2_n_0                                                                                                                      | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/u/data_bit_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
| ~design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                  |                                                                                                                                                                                            |                                                                                                                                                      |                4 |              4 |
|  cam_pclk_IBUF_BUFG                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_ps_cnt[3]_i_1_n_0                                                                                           | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/ps_cnt_i_2_n_0                                                             |                1 |              4 |
|  design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/SCL_buf                              | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/FSM_sequential_main_state[3]_i_1_n_0                                                                                         | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/DC_i_3_n_0                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/reset                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/reset                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                         |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                            |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1_n_0                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0                 |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/pwm_s1_i_2_n_0                                                                                                            | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/pwm_s1_i_1_n_0                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/FSM_sequential_state[3]_i_1_n_0                                                                                           | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/pwm_s1_i_1_n_0                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                1 |              4 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            |                                                                                                                                                      |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/Lpf_reset                                                                                        |                2 |              5 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/count[4]_i_1_n_0                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1_n_0     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[6]_i_1_n_0                                                       |                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[6]_i_1_n_0                                                       |                                                                                                                                                      |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1_n_0      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/p_0_in                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[18]_i_1_n_0                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Sng_BRAM_Addr_Rst                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0              |                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/u/tx_data_buffer[7]_i_1_n_0                                                                                                                    | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/u/data_bit_cnt[3]_i_1_n_0                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0               |                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                         |                                                                                                                                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                 |                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                3 |              8 |
| ~design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/OLED_test/SCL_buf                              |                                                                                                                                                                                            |                                                                                                                                                      |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Sng_BRAM_Addr_Rst                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I_i_1_n_0                                                               |                                                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int[11]_i_2_n_0                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                      |                4 |             13 |
|  cam_pclk_IBUF_BUFG                                                                                 |                                                                                                                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/ps_cnt_i_2_n_0                                                             |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                            |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                            |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                            |                                                                                                                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                            |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                            |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                            |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                            |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                            |                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                |                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                            |                                                                                                                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                            |                                                                                                                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_26_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[59]_i_1_n_0  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_62_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_17_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_44_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_53_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_70_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[59]_i_1_n_0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_35_out                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |                3 |             15 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/frame_reg[15]_i_2_n_0                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/frame_reg[15]_i_1_n_0                                                      |               11 |             16 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/cfg/sccb_en                                                                                                                    | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/cfg/sccb_en_i_2_n_0                                                                      |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                                                 | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_data_t[15]_i_1_n_0                                                                                          | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/ps_cnt_i_2_n_0                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/cnt_2ms0                                                                                                                 | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/clear                                                                              |                5 |             17 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sio_c_i_2_n_0                                                                         |               11 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/ov5640_pwdn                                                                                                              | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/clear                                                                              |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/p_0_in                                            |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/p_0_in                                            |                9 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                           |                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                           |                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                           |                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                           |                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                           |                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                  |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/cnt_21ms0                                                                                                                | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/power/clear                                                                              |                6 |             21 |
|  design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sccb_clk                            |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/cfg/sccb_en_i_2_n_0                                                                      |               19 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/wr/sio_c_i_2_n_0                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                           |                                                                                                                                                      |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                           |                                                                                                                                                      |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                           |                                                                                                                                                      |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                           |                                                                                                                                                      |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                           |                                                                                                                                                      |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                           |                                                                                                                                                      |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                           |                                                                                                                                                      |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                           |                                                                                                                                                      |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                           |                                                                                                                                                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[64]_i_1_n_0                                           |                                                                                                                                                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                           |                                                                                                                                                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                           | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                   | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                      |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                           | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                   | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/cnt_cycle[0]_i_1_n_0                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                       |                                                                                                                                                      |               27 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/cnt_delay[31]_i_1_n_0                                                                                                     | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/u1/pwm_s1_i_1_n_0                                                                      |               12 |             32 |
| ~design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/cmos_frame_valid_BUFG    |                                                                                                                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/dbram/addrb[31]_i_3_n_0                                                          |               20 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                            |                                                                                                                                                      |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                            |                                                                                                                                                      |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                            |                                                                                                                                                      |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                            |                                                                                                                                                      |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                            |                                                                                                                                                      |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |               16 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |               16 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                            |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                            |                                                                                                                                                      |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                            |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                            |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                            |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                            |                                                                                                                                                      |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                            |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                            |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                            |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                            |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                |                                                                                                                                                      |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/S_READY                                                                |                                                                                                                                                      |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/u/baud_cnt[100]_i_1_n_0                                                                                  |               39 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/ov5640_dvp_bram_0/inst/ov5640_dvp_bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |               28 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset                                                                    |               53 |            127 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/ov5640_sccb_0/inst/ov5640_sccb_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |               22 |            135 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/tts_0/inst/tts_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                      |               45 |            135 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/Robotarm_car_0/inst/Robotarm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               25 |            135 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            | design_1_i/OLED_IP_0/inst/OLED_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |               70 |            234 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                            |                                                                                                                                                      |              189 |            563 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


