GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v'
WARN  (EX2830) : Data object 'Recv_64Byte' is already declared("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":80)
Previous declaration of 'Recv_64Byte' is from here("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":72)
WARN  (EX3671) : Second declaration of 'Recv_64Byte' ignored("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":80)
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\MeasureFreq.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\TestTop_DigitalTube.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_Band.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_rx.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_tx.v'
Analyzing Verilog file 'D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\gowin_pllvr\gowin_pllvr.v'
Compiling module 'TestTop_DigitalTube'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\TestTop_DigitalTube.v":23)
Compiling module 'Gowin_PLLVR'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module 'Digital_Tube'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":23)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":61)
WARN  (EX3779) : 'I_disp_data' should be on the sensitivity list("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":102)
WARN  (EX3779) : 'I_disp_data' should be on the sensitivity list("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":103)
WARN  (EX3779) : 'I_disp_data' should be on the sensitivity list("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":104)
WARN  (EX3779) : 'I_disp_data' should be on the sensitivity list("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Digital_Tube.v":105)
Compiling module 'Control_TOP'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":23)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":213)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":325)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":336)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\Control_TOP.v":470)
Compiling module 'USART_Band(BandRate=9600)'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_Band.v":21)
Compiling module 'USART_tx'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_tx.v":21)
Compiling module 'USART_rx'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\USART_rx.v":21)
Compiling module 'MeasureFreq'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\MeasureFreq.v":23)
Compiling module 'DigitalTube_Mea'("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v":115)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v":126)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v":136)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\DigitalTube_Mea.v":146)
WARN  (EX1947) : Input port 'I_clk_fx' remains unconnected for this instance("D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\TestTop_DigitalTube.v":114)
NOTE  (EX0101) : Current top module is "TestTop_DigitalTube"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\gwsynthesis\GOWIN_DIGITALTUBE.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "clkb_Z" and "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk" and "clkb_Z"
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_div_4" and "pll_inst0/pllvr_inst/CLKOUT.default_gen_clk"
[100%] Generate report file "D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\gwsynthesis\GOWIN_DIGITALTUBE_syn.rpt.html" completed
GowinSynthesis finish
