// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Thu Mar  3 12:00:56 2022
// Host        : DESKTOP-7O8NHLB running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top bd_0837_hsc_0 -prefix
//               bd_0837_hsc_0_ bd_0837_hsc_0_sim_netlist.v
// Design      : bd_0837_hsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0837_hsc_0,bd_0837_hsc_0_v_hscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_0837_hsc_0_v_hscaler,Vivado 2020.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0837_hsc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [15:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [15:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 74250000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR({1'b0,s_axi_CTRL_ARADDR[14:0]}),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({1'b0,s_axi_CTRL_AWADDR[14:0]}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    internal_full_n_reg,
    Q,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    \ap_CS_fsm_reg[4]_0 ,
    S,
    \i_reg_182_reg[9]_0 ,
    \j_reg_231_reg[10]_0 ,
    shiftReg_ce,
    in,
    SS,
    ap_clk,
    CO,
    ap_rst_n,
    ap_enable_reg_pp1_iter0_reg_0,
    s_axis_video_TVALID,
    stream_in_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    ColorMode_c17_empty_n,
    \ap_CS_fsm_reg[4]_i_2 ,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    D,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output internal_full_n_reg;
  output [1:0]Q;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output \ap_CS_fsm_reg[4]_0 ;
  output [1:0]S;
  output [3:0]\i_reg_182_reg[9]_0 ;
  output [10:0]\j_reg_231_reg[10]_0 ;
  output shiftReg_ce;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp1_iter0_reg_0;
  input s_axis_video_TVALID;
  input stream_in_full_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input ColorMode_c17_empty_n;
  input [5:0]\ap_CS_fsm_reg[4]_i_2 ;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [7:0]D;
  input [23:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire ColorMode_c17_empty_n;
  wire [7:0]ColorMode_read_reg_447;
  wire [7:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire [5:0]\ap_CS_fsm_reg[4]_i_2 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_rst_n;
  wire [23:0]axi_data_V_2_reg_220;
  wire \axi_data_V_2_reg_220[0]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[10]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[11]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[12]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[13]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[14]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[15]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[16]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[17]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[18]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[19]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[1]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[20]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[21]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[22]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[23]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[2]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[3]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[4]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[5]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[6]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[7]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[8]_i_1_n_4 ;
  wire \axi_data_V_2_reg_220[9]_i_1_n_4 ;
  wire [23:0]axi_data_V_3_reg_275;
  wire \axi_data_V_3_reg_275[0]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[10]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[11]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[12]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[13]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[14]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[15]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[16]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[17]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[18]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[19]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[1]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[20]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[21]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[22]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[23]_i_2_n_4 ;
  wire \axi_data_V_3_reg_275[2]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[3]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[4]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[5]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[6]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[7]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[8]_i_1_n_4 ;
  wire \axi_data_V_3_reg_275[9]_i_1_n_4 ;
  wire [23:0]axi_data_V_4_reg_311;
  wire [23:0]axi_data_V_8_reg_286;
  wire [23:0]axi_data_V_reg_147;
  wire \axi_last_V_2_reg_207[0]_i_1_n_4 ;
  wire \axi_last_V_2_reg_207_reg_n_4_[0] ;
  wire axi_last_V_3_reg_265;
  wire \axi_last_V_3_reg_265[0]_i_1_n_4 ;
  wire \axi_last_V_8_reg_298[0]_i_2_n_4 ;
  wire \axi_last_V_8_reg_298_reg_n_4_[0] ;
  wire axi_last_V_9_reg_323;
  wire axi_last_V_reg_159;
  wire eol_reg_242;
  wire [9:0]i_3_fu_366_p2;
  wire [9:0]i_3_reg_479;
  wire \i_3_reg_479[9]_i_2_n_4 ;
  wire [8:0]i_reg_182;
  wire [3:0]\i_reg_182_reg[9]_0 ;
  wire \icmp_ln1219_reg_493_reg_n_4_[0] ;
  wire \icmp_ln1244_reg_472[0]_i_1_n_4 ;
  wire \icmp_ln1244_reg_472[0]_i_2_n_4 ;
  wire \icmp_ln1244_reg_472_reg_n_4_[0] ;
  wire [23:0]in;
  wire internal_full_n_reg;
  wire [10:0]j_2_fu_377_p2;
  wire j_reg_2310;
  wire \j_reg_231[10]_i_4_n_4 ;
  wire \j_reg_231[2]_i_1_n_4 ;
  wire \j_reg_231[5]_i_1_n_4 ;
  wire \j_reg_231[8]_i_1_n_4 ;
  wire \j_reg_231[9]_i_2_n_4 ;
  wire [10:0]\j_reg_231_reg[10]_0 ;
  wire p_0_in7_in;
  wire p_18_in;
  wire [23:0]p_1_in;
  wire [7:0]pix_val_V_0_2_fu_408_p3;
  wire [7:0]pix_val_V_1_2_fu_425_p3;
  wire [7:0]pix_val_V_2_4_fu_432_p3;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_114;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_115;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_116;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_117;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_118;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_120;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_64;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_65;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_66;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_67;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_68;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_69;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_70;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_71;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_72;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_73;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_74;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_75;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_76;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_77;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_78;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_79;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_80;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_89;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_7;
  wire [23:0]s_axis_video_TDATA;
  wire [23:0]s_axis_video_TDATA_int_regslice;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_reg_193;
  wire sof_5_reg_254;
  wire sof_reg_171;
  wire stream_in_full_n;

  FDRE \ColorMode_read_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(ColorMode_read_reg_447[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(ColorMode_read_reg_447[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(ColorMode_read_reg_447[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(ColorMode_read_reg_447[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(ColorMode_read_reg_447[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(ColorMode_read_reg_447[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(ColorMode_read_reg_447[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(ColorMode_read_reg_447[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_reg_0),
        .I1(Q[1]),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c17_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(sof_reg_171),
        .I1(ap_CS_fsm_state2),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c17_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(sof_reg_171),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(i_reg_182[6]),
        .I1(\ap_CS_fsm_reg[4]_i_2 [3]),
        .I2(i_reg_182[7]),
        .I3(\ap_CS_fsm_reg[4]_i_2 [4]),
        .I4(\ap_CS_fsm_reg[4]_i_2 [5]),
        .I5(i_reg_182[8]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(i_reg_182[2]),
        .I1(\ap_CS_fsm_reg[4]_i_2 [2]),
        .I2(i_reg_182[0]),
        .I3(\ap_CS_fsm_reg[4]_i_2 [0]),
        .I4(\ap_CS_fsm_reg[4]_i_2 [1]),
        .I5(i_reg_182[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(axi_last_V_9_reg_323),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(axi_last_V_9_reg_323),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[0]_i_1 
       (.I0(axi_data_V_reg_147[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[0]),
        .O(\axi_data_V_2_reg_220[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[10]_i_1 
       (.I0(axi_data_V_reg_147[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[10]),
        .O(\axi_data_V_2_reg_220[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[11]_i_1 
       (.I0(axi_data_V_reg_147[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[11]),
        .O(\axi_data_V_2_reg_220[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[12]_i_1 
       (.I0(axi_data_V_reg_147[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[12]),
        .O(\axi_data_V_2_reg_220[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[13]_i_1 
       (.I0(axi_data_V_reg_147[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[13]),
        .O(\axi_data_V_2_reg_220[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[14]_i_1 
       (.I0(axi_data_V_reg_147[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[14]),
        .O(\axi_data_V_2_reg_220[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[15]_i_1 
       (.I0(axi_data_V_reg_147[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[15]),
        .O(\axi_data_V_2_reg_220[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[16]_i_1 
       (.I0(axi_data_V_reg_147[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[16]),
        .O(\axi_data_V_2_reg_220[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[17]_i_1 
       (.I0(axi_data_V_reg_147[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[17]),
        .O(\axi_data_V_2_reg_220[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[18]_i_1 
       (.I0(axi_data_V_reg_147[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[18]),
        .O(\axi_data_V_2_reg_220[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[19]_i_1 
       (.I0(axi_data_V_reg_147[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[19]),
        .O(\axi_data_V_2_reg_220[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[1]_i_1 
       (.I0(axi_data_V_reg_147[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[1]),
        .O(\axi_data_V_2_reg_220[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[20]_i_1 
       (.I0(axi_data_V_reg_147[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[20]),
        .O(\axi_data_V_2_reg_220[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[21]_i_1 
       (.I0(axi_data_V_reg_147[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[21]),
        .O(\axi_data_V_2_reg_220[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[22]_i_1 
       (.I0(axi_data_V_reg_147[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[22]),
        .O(\axi_data_V_2_reg_220[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[23]_i_1 
       (.I0(axi_data_V_reg_147[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[23]),
        .O(\axi_data_V_2_reg_220[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[2]_i_1 
       (.I0(axi_data_V_reg_147[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[2]),
        .O(\axi_data_V_2_reg_220[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[3]_i_1 
       (.I0(axi_data_V_reg_147[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[3]),
        .O(\axi_data_V_2_reg_220[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[4]_i_1 
       (.I0(axi_data_V_reg_147[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[4]),
        .O(\axi_data_V_2_reg_220[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[5]_i_1 
       (.I0(axi_data_V_reg_147[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[5]),
        .O(\axi_data_V_2_reg_220[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[6]_i_1 
       (.I0(axi_data_V_reg_147[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[6]),
        .O(\axi_data_V_2_reg_220[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[7]_i_1 
       (.I0(axi_data_V_reg_147[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[7]),
        .O(\axi_data_V_2_reg_220[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[8]_i_1 
       (.I0(axi_data_V_reg_147[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[8]),
        .O(\axi_data_V_2_reg_220[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_220[9]_i_1 
       (.I0(axi_data_V_reg_147[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_4_reg_311[9]),
        .O(\axi_data_V_2_reg_220[9]_i_1_n_4 ));
  FDRE \axi_data_V_2_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[0]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[10]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[11]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[12]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[13]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[14]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[15]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[16]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[17]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[18]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[19]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[1]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[20]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[21]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[22]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[23]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[2]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[3]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[4]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[5]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[6]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[7]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[8]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_220[9]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_220[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[0]_i_1 
       (.I0(axi_data_V_2_reg_220[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[0]),
        .O(\axi_data_V_3_reg_275[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[10]_i_1 
       (.I0(axi_data_V_2_reg_220[10]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[10]),
        .O(\axi_data_V_3_reg_275[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[11]_i_1 
       (.I0(axi_data_V_2_reg_220[11]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[11]),
        .O(\axi_data_V_3_reg_275[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[12]_i_1 
       (.I0(axi_data_V_2_reg_220[12]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[12]),
        .O(\axi_data_V_3_reg_275[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[13]_i_1 
       (.I0(axi_data_V_2_reg_220[13]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[13]),
        .O(\axi_data_V_3_reg_275[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[14]_i_1 
       (.I0(axi_data_V_2_reg_220[14]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[14]),
        .O(\axi_data_V_3_reg_275[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[15]_i_1 
       (.I0(axi_data_V_2_reg_220[15]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[15]),
        .O(\axi_data_V_3_reg_275[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[16]_i_1 
       (.I0(axi_data_V_2_reg_220[16]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[16]),
        .O(\axi_data_V_3_reg_275[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[17]_i_1 
       (.I0(axi_data_V_2_reg_220[17]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[17]),
        .O(\axi_data_V_3_reg_275[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[18]_i_1 
       (.I0(axi_data_V_2_reg_220[18]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[18]),
        .O(\axi_data_V_3_reg_275[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[19]_i_1 
       (.I0(axi_data_V_2_reg_220[19]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[19]),
        .O(\axi_data_V_3_reg_275[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[1]_i_1 
       (.I0(axi_data_V_2_reg_220[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[1]),
        .O(\axi_data_V_3_reg_275[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[20]_i_1 
       (.I0(axi_data_V_2_reg_220[20]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[20]),
        .O(\axi_data_V_3_reg_275[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[21]_i_1 
       (.I0(axi_data_V_2_reg_220[21]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[21]),
        .O(\axi_data_V_3_reg_275[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[22]_i_1 
       (.I0(axi_data_V_2_reg_220[22]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[22]),
        .O(\axi_data_V_3_reg_275[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[23]_i_2 
       (.I0(axi_data_V_2_reg_220[23]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[23]),
        .O(\axi_data_V_3_reg_275[23]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[2]_i_1 
       (.I0(axi_data_V_2_reg_220[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[2]),
        .O(\axi_data_V_3_reg_275[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[3]_i_1 
       (.I0(axi_data_V_2_reg_220[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[3]),
        .O(\axi_data_V_3_reg_275[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[4]_i_1 
       (.I0(axi_data_V_2_reg_220[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[4]),
        .O(\axi_data_V_3_reg_275[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[5]_i_1 
       (.I0(axi_data_V_2_reg_220[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[5]),
        .O(\axi_data_V_3_reg_275[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[6]_i_1 
       (.I0(axi_data_V_2_reg_220[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[6]),
        .O(\axi_data_V_3_reg_275[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[7]_i_1 
       (.I0(axi_data_V_2_reg_220[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[7]),
        .O(\axi_data_V_3_reg_275[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[8]_i_1 
       (.I0(axi_data_V_2_reg_220[8]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[8]),
        .O(\axi_data_V_3_reg_275[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_3_reg_275[9]_i_1 
       (.I0(axi_data_V_2_reg_220[9]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(axi_data_V_8_reg_286[9]),
        .O(\axi_data_V_3_reg_275[9]_i_1_n_4 ));
  FDRE \axi_data_V_3_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[0]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[10]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[11]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[12]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[13]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[14]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[15]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[16]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[17]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[18]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[19]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[1]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[20]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[21]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[22]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[23]_i_2_n_4 ),
        .Q(axi_data_V_3_reg_275[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[2]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[3]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[4]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[5]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[6]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[7]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[8]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_data_V_3_reg_275[9]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_275[9]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[0]),
        .Q(axi_data_V_4_reg_311[0]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[10]),
        .Q(axi_data_V_4_reg_311[10]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[11]),
        .Q(axi_data_V_4_reg_311[11]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[12]),
        .Q(axi_data_V_4_reg_311[12]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[13]),
        .Q(axi_data_V_4_reg_311[13]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[14]),
        .Q(axi_data_V_4_reg_311[14]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[15]),
        .Q(axi_data_V_4_reg_311[15]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[16]),
        .Q(axi_data_V_4_reg_311[16]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[17]),
        .Q(axi_data_V_4_reg_311[17]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[18]),
        .Q(axi_data_V_4_reg_311[18]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[19]),
        .Q(axi_data_V_4_reg_311[19]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[1]),
        .Q(axi_data_V_4_reg_311[1]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[20]),
        .Q(axi_data_V_4_reg_311[20]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[21]),
        .Q(axi_data_V_4_reg_311[21]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[22]),
        .Q(axi_data_V_4_reg_311[22]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[23]),
        .Q(axi_data_V_4_reg_311[23]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[2]),
        .Q(axi_data_V_4_reg_311[2]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[3]),
        .Q(axi_data_V_4_reg_311[3]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[4]),
        .Q(axi_data_V_4_reg_311[4]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[5]),
        .Q(axi_data_V_4_reg_311[5]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[6]),
        .Q(axi_data_V_4_reg_311[6]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[7]),
        .Q(axi_data_V_4_reg_311[7]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[8]),
        .Q(axi_data_V_4_reg_311[8]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_311_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(p_1_in[9]),
        .Q(axi_data_V_4_reg_311[9]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .Q(axi_data_V_8_reg_286[0]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[10] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_70),
        .Q(axi_data_V_8_reg_286[10]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[11] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_69),
        .Q(axi_data_V_8_reg_286[11]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[12] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_68),
        .Q(axi_data_V_8_reg_286[12]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[13] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_67),
        .Q(axi_data_V_8_reg_286[13]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[14] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_66),
        .Q(axi_data_V_8_reg_286[14]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[15] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_65),
        .Q(axi_data_V_8_reg_286[15]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[16] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_64),
        .Q(axi_data_V_8_reg_286[16]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[17] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(axi_data_V_8_reg_286[17]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[18] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(axi_data_V_8_reg_286[18]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[19] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(axi_data_V_8_reg_286[19]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_79),
        .Q(axi_data_V_8_reg_286[1]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[20] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(axi_data_V_8_reg_286[20]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[21] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(axi_data_V_8_reg_286[21]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[22] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(axi_data_V_8_reg_286[22]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[23] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(axi_data_V_8_reg_286[23]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_78),
        .Q(axi_data_V_8_reg_286[2]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_77),
        .Q(axi_data_V_8_reg_286[3]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_76),
        .Q(axi_data_V_8_reg_286[4]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_75),
        .Q(axi_data_V_8_reg_286[5]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_74),
        .Q(axi_data_V_8_reg_286[6]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_73),
        .Q(axi_data_V_8_reg_286[7]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_72),
        .Q(axi_data_V_8_reg_286[8]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_286_reg[9] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_71),
        .Q(axi_data_V_8_reg_286[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_147[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_147[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_147[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_147[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_147[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_147[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_147[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_147[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_147[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_147[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_147[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_147[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_147[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_147[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_147[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_147[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_147[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_147[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_147[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_147[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_147[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_147[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_147[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_147[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \axi_last_V_2_reg_207[0]_i_1 
       (.I0(\axi_last_V_2_reg_207_reg_n_4_[0] ),
        .I1(axi_last_V_reg_159),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state9),
        .O(\axi_last_V_2_reg_207[0]_i_1_n_4 ));
  FDRE \axi_last_V_2_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_2_reg_207[0]_i_1_n_4 ),
        .Q(\axi_last_V_2_reg_207_reg_n_4_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_last_V_3_reg_265[0]_i_1 
       (.I0(\axi_last_V_2_reg_207_reg_n_4_[0] ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(\axi_last_V_8_reg_298_reg_n_4_[0] ),
        .O(\axi_last_V_3_reg_265[0]_i_1_n_4 ));
  FDRE \axi_last_V_3_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .D(\axi_last_V_3_reg_265[0]_i_1_n_4 ),
        .Q(axi_last_V_3_reg_265),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FE0E)) 
    \axi_last_V_8_reg_298[0]_i_2 
       (.I0(sof_5_reg_254),
        .I1(eol_reg_242),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\axi_last_V_8_reg_298_reg_n_4_[0] ),
        .I4(CO),
        .O(\axi_last_V_8_reg_298[0]_i_2_n_4 ));
  FDRE \axi_last_V_8_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_11),
        .Q(\axi_last_V_8_reg_298_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_9_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .Q(axi_last_V_9_reg_323),
        .R(1'b0));
  FDRE \axi_last_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(axi_last_V_reg_159),
        .R(1'b0));
  FDRE \eol_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .Q(eol_reg_242),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_479[0]_i_1 
       (.I0(i_reg_182[0]),
        .O(i_3_fu_366_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_479[1]_i_1 
       (.I0(i_reg_182[0]),
        .I1(i_reg_182[1]),
        .O(i_3_fu_366_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_479[2]_i_1 
       (.I0(i_reg_182[2]),
        .I1(i_reg_182[1]),
        .I2(i_reg_182[0]),
        .O(i_3_fu_366_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_479[3]_i_1 
       (.I0(\i_reg_182_reg[9]_0 [0]),
        .I1(i_reg_182[0]),
        .I2(i_reg_182[1]),
        .I3(i_reg_182[2]),
        .O(i_3_fu_366_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_479[4]_i_1 
       (.I0(\i_reg_182_reg[9]_0 [1]),
        .I1(i_reg_182[2]),
        .I2(i_reg_182[1]),
        .I3(i_reg_182[0]),
        .I4(\i_reg_182_reg[9]_0 [0]),
        .O(i_3_fu_366_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_479[5]_i_1 
       (.I0(\i_reg_182_reg[9]_0 [2]),
        .I1(\i_reg_182_reg[9]_0 [0]),
        .I2(i_reg_182[0]),
        .I3(i_reg_182[1]),
        .I4(i_reg_182[2]),
        .I5(\i_reg_182_reg[9]_0 [1]),
        .O(i_3_fu_366_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_479[6]_i_1 
       (.I0(i_reg_182[6]),
        .I1(\i_3_reg_479[9]_i_2_n_4 ),
        .O(i_3_fu_366_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_479[7]_i_1 
       (.I0(i_reg_182[7]),
        .I1(\i_3_reg_479[9]_i_2_n_4 ),
        .I2(i_reg_182[6]),
        .O(i_3_fu_366_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_479[8]_i_1 
       (.I0(i_reg_182[8]),
        .I1(i_reg_182[6]),
        .I2(\i_3_reg_479[9]_i_2_n_4 ),
        .I3(i_reg_182[7]),
        .O(i_3_fu_366_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_479[9]_i_1 
       (.I0(\i_reg_182_reg[9]_0 [3]),
        .I1(i_reg_182[7]),
        .I2(\i_3_reg_479[9]_i_2_n_4 ),
        .I3(i_reg_182[6]),
        .I4(i_reg_182[8]),
        .O(i_3_fu_366_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_3_reg_479[9]_i_2 
       (.I0(\i_reg_182_reg[9]_0 [0]),
        .I1(i_reg_182[0]),
        .I2(i_reg_182[1]),
        .I3(i_reg_182[2]),
        .I4(\i_reg_182_reg[9]_0 [1]),
        .I5(\i_reg_182_reg[9]_0 [2]),
        .O(\i_3_reg_479[9]_i_2_n_4 ));
  FDRE \i_3_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[0]),
        .Q(i_3_reg_479[0]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[1]),
        .Q(i_3_reg_479[1]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[2]),
        .Q(i_3_reg_479[2]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[3]),
        .Q(i_3_reg_479[3]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[4]),
        .Q(i_3_reg_479[4]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[5]),
        .Q(i_3_reg_479[5]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[6]),
        .Q(i_3_reg_479[6]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[7]),
        .Q(i_3_reg_479[7]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[8]),
        .Q(i_3_reg_479[8]),
        .R(1'b0));
  FDRE \i_3_reg_479_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_366_p2[9]),
        .Q(i_3_reg_479[9]),
        .R(1'b0));
  FDRE \i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[0]),
        .Q(i_reg_182[0]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[1]),
        .Q(i_reg_182[1]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[2]),
        .Q(i_reg_182[2]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[3]),
        .Q(\i_reg_182_reg[9]_0 [0]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[4]),
        .Q(\i_reg_182_reg[9]_0 [1]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[5]),
        .Q(\i_reg_182_reg[9]_0 [2]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[6]),
        .Q(i_reg_182[6]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[7]),
        .Q(i_reg_182[7]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[8]),
        .Q(i_reg_182[8]),
        .R(ap_CS_fsm_state3));
  FDRE \i_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_479[9]),
        .Q(\i_reg_182_reg[9]_0 [3]),
        .R(ap_CS_fsm_state3));
  FDRE \icmp_ln1219_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .Q(\icmp_ln1219_reg_493_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \icmp_ln1244_reg_472[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1244_reg_472_reg_n_4_[0] ),
        .I2(\icmp_ln1244_reg_472[0]_i_2_n_4 ),
        .I3(ColorMode_read_reg_447[3]),
        .I4(ColorMode_read_reg_447[2]),
        .I5(ColorMode_read_reg_447[4]),
        .O(\icmp_ln1244_reg_472[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln1244_reg_472[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ColorMode_read_reg_447[1]),
        .I2(ColorMode_read_reg_447[0]),
        .I3(ColorMode_read_reg_447[5]),
        .I4(ColorMode_read_reg_447[7]),
        .I5(ColorMode_read_reg_447[6]),
        .O(\icmp_ln1244_reg_472[0]_i_2_n_4 ));
  FDRE \icmp_ln1244_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1244_reg_472[0]_i_1_n_4 ),
        .Q(\icmp_ln1244_reg_472_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_231[0]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [0]),
        .O(j_2_fu_377_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_231[10]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .O(p_0_in7_in));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_reg_231[10]_i_3 
       (.I0(\j_reg_231_reg[10]_0 [10]),
        .I1(\j_reg_231[10]_i_4_n_4 ),
        .I2(\j_reg_231_reg[10]_0 [8]),
        .I3(\j_reg_231_reg[10]_0 [9]),
        .O(j_2_fu_377_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \j_reg_231[10]_i_4 
       (.I0(\j_reg_231_reg[10]_0 [6]),
        .I1(\j_reg_231[9]_i_2_n_4 ),
        .I2(\j_reg_231_reg[10]_0 [5]),
        .I3(\j_reg_231_reg[10]_0 [7]),
        .O(\j_reg_231[10]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_231[1]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [0]),
        .I1(\j_reg_231_reg[10]_0 [1]),
        .O(j_2_fu_377_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_231[2]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [2]),
        .I1(\j_reg_231_reg[10]_0 [1]),
        .I2(\j_reg_231_reg[10]_0 [0]),
        .O(\j_reg_231[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_231[3]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [3]),
        .I1(\j_reg_231_reg[10]_0 [1]),
        .I2(\j_reg_231_reg[10]_0 [0]),
        .I3(\j_reg_231_reg[10]_0 [2]),
        .O(j_2_fu_377_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_231[4]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [4]),
        .I1(\j_reg_231_reg[10]_0 [2]),
        .I2(\j_reg_231_reg[10]_0 [0]),
        .I3(\j_reg_231_reg[10]_0 [1]),
        .I4(\j_reg_231_reg[10]_0 [3]),
        .O(j_2_fu_377_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_231[5]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [5]),
        .I1(\j_reg_231_reg[10]_0 [4]),
        .I2(\j_reg_231_reg[10]_0 [2]),
        .I3(\j_reg_231_reg[10]_0 [0]),
        .I4(\j_reg_231_reg[10]_0 [1]),
        .I5(\j_reg_231_reg[10]_0 [3]),
        .O(\j_reg_231[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_231[6]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [6]),
        .I1(\j_reg_231[9]_i_2_n_4 ),
        .I2(\j_reg_231_reg[10]_0 [5]),
        .O(j_2_fu_377_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_231[7]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [7]),
        .I1(\j_reg_231_reg[10]_0 [5]),
        .I2(\j_reg_231[9]_i_2_n_4 ),
        .I3(\j_reg_231_reg[10]_0 [6]),
        .O(j_2_fu_377_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_reg_231[8]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [8]),
        .I1(\j_reg_231_reg[10]_0 [7]),
        .I2(\j_reg_231_reg[10]_0 [5]),
        .I3(\j_reg_231[9]_i_2_n_4 ),
        .I4(\j_reg_231_reg[10]_0 [6]),
        .O(\j_reg_231[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_reg_231[9]_i_1 
       (.I0(\j_reg_231_reg[10]_0 [7]),
        .I1(\j_reg_231_reg[10]_0 [5]),
        .I2(\j_reg_231[9]_i_2_n_4 ),
        .I3(\j_reg_231_reg[10]_0 [6]),
        .I4(\j_reg_231_reg[10]_0 [8]),
        .I5(\j_reg_231_reg[10]_0 [9]),
        .O(j_2_fu_377_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j_reg_231[9]_i_2 
       (.I0(\j_reg_231_reg[10]_0 [3]),
        .I1(\j_reg_231_reg[10]_0 [1]),
        .I2(\j_reg_231_reg[10]_0 [0]),
        .I3(\j_reg_231_reg[10]_0 [2]),
        .I4(\j_reg_231_reg[10]_0 [4]),
        .O(\j_reg_231[9]_i_2_n_4 ));
  FDRE \j_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[0]),
        .Q(\j_reg_231_reg[10]_0 [0]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[10]),
        .Q(\j_reg_231_reg[10]_0 [10]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[1]),
        .Q(\j_reg_231_reg[10]_0 [1]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(\j_reg_231[2]_i_1_n_4 ),
        .Q(\j_reg_231_reg[10]_0 [2]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[3]),
        .Q(\j_reg_231_reg[10]_0 [3]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[4]),
        .Q(\j_reg_231_reg[10]_0 [4]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(\j_reg_231[5]_i_1_n_4 ),
        .Q(\j_reg_231_reg[10]_0 [5]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[6]),
        .Q(\j_reg_231_reg[10]_0 [6]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[7]),
        .Q(\j_reg_231_reg[10]_0 [7]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(\j_reg_231[8]_i_1_n_4 ),
        .Q(\j_reg_231_reg[10]_0 [8]),
        .R(p_0_in7_in));
  FDRE \j_reg_231_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2310),
        .D(j_2_fu_377_p2[9]),
        .Q(\j_reg_231_reg[10]_0 [9]),
        .R(p_0_in7_in));
  FDRE \pix_val_V_0_2_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_408_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_506_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_425_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_511_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_432_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both_49 regslice_both_AXI_video_strm_V_data_V_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .\B_V_data_1_payload_B_reg[23]_0 (s_axis_video_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_0(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_user_V_U_n_5),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .CO(CO),
        .D(ap_NS_fsm[5:4]),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,Q[1],ap_CS_fsm_state2}),
        .SR(p_0_in7_in),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .\ap_CS_fsm_reg[4]_0 (j_reg_2310),
        .\ap_CS_fsm_reg[5] (regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .\ap_CS_fsm_reg[6] (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\axi_data_V_3_reg_275_reg[23] (p_1_in),
        .\axi_data_V_8_reg_286_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63,regslice_both_AXI_video_strm_V_data_V_U_n_64,regslice_both_AXI_video_strm_V_data_V_U_n_65,regslice_both_AXI_video_strm_V_data_V_U_n_66,regslice_both_AXI_video_strm_V_data_V_U_n_67,regslice_both_AXI_video_strm_V_data_V_U_n_68,regslice_both_AXI_video_strm_V_data_V_U_n_69,regslice_both_AXI_video_strm_V_data_V_U_n_70,regslice_both_AXI_video_strm_V_data_V_U_n_71,regslice_both_AXI_video_strm_V_data_V_U_n_72,regslice_both_AXI_video_strm_V_data_V_U_n_73,regslice_both_AXI_video_strm_V_data_V_U_n_74,regslice_both_AXI_video_strm_V_data_V_U_n_75,regslice_both_AXI_video_strm_V_data_V_U_n_76,regslice_both_AXI_video_strm_V_data_V_U_n_77,regslice_both_AXI_video_strm_V_data_V_U_n_78,regslice_both_AXI_video_strm_V_data_V_U_n_79,regslice_both_AXI_video_strm_V_data_V_U_n_80}),
        .\axi_data_V_8_reg_286_reg[23]_0 (axi_data_V_8_reg_286),
        .\axi_data_V_8_reg_286_reg[23]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\axi_data_V_8_reg_286_reg[23]_2 (axi_data_V_3_reg_275),
        .axi_last_V_9_reg_323(axi_last_V_9_reg_323),
        .eol_reg_242(eol_reg_242),
        .\eol_reg_242_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .\eol_reg_242_reg[0]_0 (\axi_last_V_8_reg_298_reg_n_4_[0] ),
        .\icmp_ln1219_reg_493_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .\icmp_ln1219_reg_493_reg[0]_0 (\icmp_ln1219_reg_493_reg_n_4_[0] ),
        .\icmp_ln1244_reg_472_reg[0] (pix_val_V_1_2_fu_425_p3),
        .\icmp_ln1244_reg_472_reg[0]_0 (pix_val_V_0_2_fu_408_p3),
        .\icmp_ln1244_reg_472_reg[0]_1 (pix_val_V_2_4_fu_432_p3),
        .internal_full_n_reg(internal_full_n_reg),
        .p_18_in(p_18_in),
        .\pix_val_V_1_2_reg_506_reg[0] (\icmp_ln1244_reg_472_reg_n_4_[0] ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .sof_4_reg_193(sof_4_reg_193),
        .sof_5_reg_254(sof_5_reg_254),
        .\sof_5_reg_254_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .sof_reg_171(sof_reg_171),
        .\sof_reg_171_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .stream_in_full_n(stream_in_full_n));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_50 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .CO(CO),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0}),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .axi_last_V_3_reg_265(axi_last_V_3_reg_265),
        .\axi_last_V_3_reg_265_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_11),
        .\axi_last_V_8_reg_298_reg[0] (ap_enable_reg_pp1_iter1_reg_n_4),
        .\axi_last_V_8_reg_298_reg[0]_0 (\icmp_ln1219_reg_493_reg_n_4_[0] ),
        .\axi_last_V_8_reg_298_reg[0]_1 (\axi_last_V_8_reg_298[0]_i_2_n_4 ),
        .\axi_last_V_8_reg_298_reg[0]_2 (\axi_last_V_8_reg_298_reg_n_4_[0] ),
        .eol_reg_242(eol_reg_242),
        .\eol_reg_242_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .p_18_in(p_18_in),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_5_reg_254(sof_5_reg_254),
        .\sof_5_reg_254_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_7));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_51 regslice_both_AXI_video_strm_V_user_V_U
       (.AXIvideo2MultiPixStream_U0_ColorMode_read(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_5),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .\B_V_data_1_state_reg[1]_2 (p_18_in),
        .\B_V_data_1_state_reg[1]_3 (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .SS(SS),
        .ap_clk(ap_clk),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_reg_171(sof_reg_171),
        .\sof_reg_171_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_7));
  FDSE \sof_4_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(1'b0),
        .Q(sof_4_reg_193),
        .S(ap_CS_fsm_state3));
  FDRE \sof_5_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(sof_5_reg_254),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sof_reg_171[0]_i_2 
       (.I0(Q[0]),
        .I1(ColorMode_c17_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .O(AXIvideo2MultiPixStream_U0_ColorMode_read));
  FDRE \sof_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_7),
        .Q(sof_reg_171),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_Block_split12_proc
   (start_once_reg_reg_0,
    SS,
    ap_clk,
    start_for_v_vcresampler_core_U0_full_n,
    start_for_v_hcresampler_core_U0_full_n,
    ap_start,
    bPassThruHcr2_c_full_n,
    bPassThruVcr_c_full_n,
    ap_sync_reg_Block_split12_proc_U0_ap_ready);
  output start_once_reg_reg_0;
  input [0:0]SS;
  input ap_clk;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_for_v_hcresampler_core_U0_full_n;
  input ap_start;
  input bPassThruHcr2_c_full_n;
  input bPassThruVcr_c_full_n;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg_i_1__2_n_4;
  wire start_once_reg_i_2_n_4;
  wire start_once_reg_reg_0;

  LUT5 #(
    .INIT(32'hFF7F0070)) 
    start_once_reg_i_1__2
       (.I0(bPassThruHcr2_c_full_n),
        .I1(bPassThruVcr_c_full_n),
        .I2(start_once_reg_i_2_n_4),
        .I3(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I4(start_once_reg_reg_0),
        .O(start_once_reg_i_1__2_n_4));
  LUT4 #(
    .INIT(16'hEA00)) 
    start_once_reg_i_2
       (.I0(start_once_reg_reg_0),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(start_for_v_hcresampler_core_U0_full_n),
        .I3(ap_start),
        .O(start_once_reg_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_4),
        .Q(start_once_reg_reg_0),
        .R(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_Block_split1_proc
   (ap_return_preg,
    ap_done_reg,
    SS,
    Block_split1_proc_U0_ap_return,
    ap_clk,
    ap_done_reg_reg_0);
  output ap_return_preg;
  output ap_done_reg;
  input [0:0]SS;
  input Block_split1_proc_U0_ap_return;
  input ap_clk;
  input ap_done_reg_reg_0;

  wire Block_split1_proc_U0_ap_return;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_return_preg;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_split1_proc_U0_ap_return),
        .Q(ap_return_preg),
        .R(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg ,
    \gen_write[1].mem_reg_0 ,
    SS,
    \int_hfltCoeff_shift_reg[0]_0 ,
    s_axi_CTRL_WVALID_0,
    int_phasesH_write_reg_0,
    Q,
    \int_WidthIn_reg[15]_0 ,
    \int_Height_reg[9]_0 ,
    CO,
    D,
    \x_reg_178_reg[14] ,
    \int_Height_reg[15]_0 ,
    ap_NS_fsm112_out,
    ap_start,
    \ap_CS_fsm_reg[3] ,
    \int_Height_reg[9]_1 ,
    \int_WidthOut_reg[15]_0 ,
    DI,
    \int_WidthIn_reg[0]_0 ,
    \x_reg_457_pp1_iter1_reg_reg[3] ,
    \x_reg_457_pp1_iter1_reg_reg[7] ,
    \x_reg_457_pp1_iter1_reg_reg[10] ,
    \int_WidthOut_reg[15]_1 ,
    \x_reg_198_reg[14] ,
    \int_Height_reg[15]_1 ,
    \int_Height_reg[15]_2 ,
    \int_Height_reg[15]_3 ,
    \int_WidthOut_reg[5]_0 ,
    \int_WidthOut_reg[9]_0 ,
    \int_Height_reg[9]_2 ,
    \int_WidthOut_reg[9]_1 ,
    ap_sync_reg_Block_split12_proc_U0_ap_ready_reg,
    int_ap_start_reg_0,
    ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_0,
    mOutPtr110_out,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg,
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg,
    ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_1,
    \int_ColorModeOut_reg[2]_0 ,
    \int_ColorMode_reg[7]_0 ,
    s_axi_CTRL_RDATA,
    hfltCoeff_q0,
    \gen_write[1].mem_reg_1 ,
    s_axi_CTRL_WREADY,
    interrupt,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RVALID,
    \int_ColorModeOut_reg[0]_0 ,
    Block_split12_proc_U0_bPassThruVcr_out_din,
    ap_clk,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    hscale_core_polyphase_U0_phasesH_address0,
    E,
    ap_idle,
    \int_hfltCoeff_shift_reg[0]_1 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_ARVALID,
    \rdata[0]_i_2 ,
    \rdata[0]_i_2_0 ,
    \rdata[1]_i_3 ,
    \rdata[2]_i_2 ,
    \rdata[3]_i_2 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata[7]_i_2 ,
    \rdata[8]_i_3 ,
    \rdata[9]_i_3 ,
    \rdata[10]_i_3 ,
    \rdata[11]_i_3 ,
    \rdata[12]_i_3 ,
    \rdata[13]_i_3 ,
    \rdata[14]_i_3 ,
    \rdata[15]_i_4 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_AWADDR,
    \ap_CS_fsm_reg[4]_i_2_0 ,
    \ap_CS_fsm_reg[5]_i_3_0 ,
    S,
    out,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    \loopWidth_reg_745_reg[3] ,
    \ap_CS_fsm_reg[2]_i_2_1 ,
    ap_enable_reg_pp0_iter2_reg,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0,
    \icmp_ln636_reg_1568_reg[0] ,
    \icmp_ln636_reg_1568[0]_i_2_0 ,
    \icmp_ln636_reg_1568[0]_i_2_1 ,
    \icmp_ln636_reg_1568[0]_i_2_2 ,
    \icmp_ln636_reg_1568[0]_i_5_0 ,
    \icmp_ln636_reg_1568_reg[0]_0 ,
    \icmp_ln636_reg_1568_reg[0]_1 ,
    \icmp_ln636_reg_1568_reg[0]_2 ,
    \icmp_ln636_reg_1568_reg[0]_3 ,
    \icmp_ln636_reg_1568_reg[0]_4 ,
    \ap_CS_fsm_reg[4]_i_2__0_0 ,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_1,
    \and_ln736_reg_1621_reg[0]_i_2 ,
    \icmp_ln1458_reg_801_reg[0]_i_2_0 ,
    \ap_CS_fsm_reg[2]_i_2__0_0 ,
    \ap_CS_fsm_reg[2]_i_2__0_1 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \cmp24_i_reg_525_reg[0] ,
    \cmp24_i_reg_525_reg[0]_0 ,
    \cmp24_i_reg_525_reg[0]_1 ,
    \axi_last_V_reg_535_reg[0]_i_2_0 ,
    \j_reg_227_reg[10]_i_5_0 ,
    \j_reg_227_reg[10]_i_4_0 ,
    \axi_last_V_reg_535_reg[0] ,
    \j_reg_227_reg[10] ,
    \icmp_ln1351_reg_531_reg[0] ,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    bPassThruHcr2_c_full_n,
    bPassThruVcr_c_full_n,
    internal_full_n_reg,
    v_hcresampler_core_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg,
    AXIvideo2MultiPixStream_U0_ap_start,
    internal_empty_n_reg_0,
    v_hcresampler_core26_U0_ap_start,
    ap_sync_v_hscaler_entry4_U0_ap_ready,
    int_ap_ready_reg_0,
    ap_rst_n,
    start_for_v_hcresampler_core_U0_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    int_ap_ready_reg_1,
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0,
    ColorMode_c1_full_n,
    start_once_reg,
    start_for_v_hscaler_entry32_U0_full_n,
    s_axi_CTRL_ARADDR,
    v_hcresampler_core_U0_bPassThru_dout,
    bPassThruVcr_c_dout,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24,
    p_reg_reg_25,
    p_reg_reg_26,
    p_reg_reg_27,
    p_reg_reg_28,
    p_reg_reg_29,
    p_reg_reg_30,
    p_reg_reg_31,
    \d_read_reg_22_reg[0] ,
    \d_read_reg_22_reg[0]_0 ,
    \d_read_reg_22_reg[0]_1 ,
    \d_read_reg_22_reg[1] ,
    \d_read_reg_22_reg[1]_0 ,
    \d_read_reg_22_reg[2] ,
    \d_read_reg_22_reg[2]_0 ,
    \d_read_reg_22_reg[3] ,
    \d_read_reg_22_reg[3]_0 ,
    \d_read_reg_22_reg[4] ,
    \d_read_reg_22_reg[4]_0 ,
    \d_read_reg_22_reg[5] ,
    \d_read_reg_22_reg[5]_0 ,
    \d_read_reg_22_reg[6] ,
    \d_read_reg_22_reg[6]_0 ,
    \d_read_reg_22_reg[7] ,
    \d_read_reg_22_reg[7]_0 ,
    \d_read_reg_22_reg[8] ,
    \d_read_reg_22_reg[8]_0 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    \q0_reg[0] ,
    \q0_reg[0]_0 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]\gen_write[1].mem_reg ;
  output [17:0]\gen_write[1].mem_reg_0 ;
  output [0:0]SS;
  output \int_hfltCoeff_shift_reg[0]_0 ;
  output s_axi_CTRL_WVALID_0;
  output int_phasesH_write_reg_0;
  output [13:0]Q;
  output [15:0]\int_WidthIn_reg[15]_0 ;
  output [0:0]\int_Height_reg[9]_0 ;
  output [0:0]CO;
  output [15:0]D;
  output [0:0]\x_reg_178_reg[14] ;
  output [0:0]\int_Height_reg[15]_0 ;
  output ap_NS_fsm112_out;
  output ap_start;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\int_Height_reg[9]_1 ;
  output [15:0]\int_WidthOut_reg[15]_0 ;
  output [0:0]DI;
  output [0:0]\int_WidthIn_reg[0]_0 ;
  output [3:0]\x_reg_457_pp1_iter1_reg_reg[3] ;
  output [3:0]\x_reg_457_pp1_iter1_reg_reg[7] ;
  output [2:0]\x_reg_457_pp1_iter1_reg_reg[10] ;
  output [15:0]\int_WidthOut_reg[15]_1 ;
  output [0:0]\x_reg_198_reg[14] ;
  output [0:0]\int_Height_reg[15]_1 ;
  output [0:0]\int_Height_reg[15]_2 ;
  output [15:0]\int_Height_reg[15]_3 ;
  output \int_WidthOut_reg[5]_0 ;
  output [0:0]\int_WidthOut_reg[9]_0 ;
  output [0:0]\int_Height_reg[9]_2 ;
  output [0:0]\int_WidthOut_reg[9]_1 ;
  output ap_sync_reg_Block_split12_proc_U0_ap_ready_reg;
  output int_ap_start_reg_0;
  output ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_0;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  output ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg;
  output ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_1;
  output \int_ColorModeOut_reg[2]_0 ;
  output [7:0]\int_ColorMode_reg[7]_0 ;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]hfltCoeff_q0;
  output [8:0]\gen_write[1].mem_reg_1 ;
  output s_axi_CTRL_WREADY;
  output interrupt;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output s_axi_CTRL_BVALID;
  output s_axi_CTRL_RVALID;
  output [1:0]\int_ColorModeOut_reg[0]_0 ;
  output Block_split12_proc_U0_bPassThruVcr_out_din;
  input ap_clk;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input [10:0]hscale_core_polyphase_U0_phasesH_address0;
  input [0:0]E;
  input ap_idle;
  input \int_hfltCoeff_shift_reg[0]_1 ;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_ARVALID;
  input \rdata[0]_i_2 ;
  input \rdata[0]_i_2_0 ;
  input \rdata[1]_i_3 ;
  input \rdata[2]_i_2 ;
  input \rdata[3]_i_2 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata[7]_i_2 ;
  input \rdata[8]_i_3 ;
  input \rdata[9]_i_3 ;
  input \rdata[10]_i_3 ;
  input \rdata[11]_i_3 ;
  input \rdata[12]_i_3 ;
  input \rdata[13]_i_3 ;
  input \rdata[14]_i_3 ;
  input \rdata[15]_i_4 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input [14:0]s_axi_CTRL_AWADDR;
  input [3:0]\ap_CS_fsm_reg[4]_i_2_0 ;
  input [10:0]\ap_CS_fsm_reg[5]_i_3_0 ;
  input [1:0]S;
  input [14:0]out;
  input [14:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input [1:0]\loopWidth_reg_745_reg[3] ;
  input [2:0]\ap_CS_fsm_reg[2]_i_2_1 ;
  input [2:0]ap_enable_reg_pp0_iter2_reg;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  input [1:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  input [0:0]\icmp_ln636_reg_1568_reg[0] ;
  input [3:0]\icmp_ln636_reg_1568[0]_i_2_0 ;
  input \icmp_ln636_reg_1568[0]_i_2_1 ;
  input [3:0]\icmp_ln636_reg_1568[0]_i_2_2 ;
  input \icmp_ln636_reg_1568[0]_i_5_0 ;
  input \icmp_ln636_reg_1568_reg[0]_0 ;
  input \icmp_ln636_reg_1568_reg[0]_1 ;
  input \icmp_ln636_reg_1568_reg[0]_2 ;
  input \icmp_ln636_reg_1568_reg[0]_3 ;
  input \icmp_ln636_reg_1568_reg[0]_4 ;
  input [6:0]\ap_CS_fsm_reg[4]_i_2__0_0 ;
  input [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_1;
  input [10:0]\and_ln736_reg_1621_reg[0]_i_2 ;
  input [14:0]\icmp_ln1458_reg_801_reg[0]_i_2_0 ;
  input [14:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  input [2:0]\ap_CS_fsm_reg[2]_i_2__0_1 ;
  input [2:0]ap_enable_reg_pp0_iter2_reg_0;
  input [14:0]\cmp24_i_reg_525_reg[0] ;
  input [3:0]\cmp24_i_reg_525_reg[0]_0 ;
  input [2:0]\cmp24_i_reg_525_reg[0]_1 ;
  input \axi_last_V_reg_535_reg[0]_i_2_0 ;
  input [7:0]\j_reg_227_reg[10]_i_5_0 ;
  input [6:0]\j_reg_227_reg[10]_i_4_0 ;
  input [1:0]\axi_last_V_reg_535_reg[0] ;
  input [0:0]\j_reg_227_reg[10] ;
  input [0:0]\icmp_ln1351_reg_531_reg[0] ;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input bPassThruHcr2_c_full_n;
  input bPassThruVcr_c_full_n;
  input [0:0]internal_full_n_reg;
  input v_hcresampler_core_U0_ap_start;
  input internal_full_n_reg_0;
  input [0:0]internal_empty_n_reg;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input [0:0]internal_empty_n_reg_0;
  input v_hcresampler_core26_U0_ap_start;
  input ap_sync_v_hscaler_entry4_U0_ap_ready;
  input int_ap_ready_reg_0;
  input ap_rst_n;
  input start_for_v_hcresampler_core_U0_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input int_ap_ready_reg_1;
  input ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0;
  input ColorMode_c1_full_n;
  input start_once_reg;
  input start_for_v_hscaler_entry32_U0_full_n;
  input [14:0]s_axi_CTRL_ARADDR;
  input v_hcresampler_core_U0_bPassThru_dout;
  input bPassThruVcr_c_dout;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input p_reg_reg_24;
  input p_reg_reg_25;
  input p_reg_reg_26;
  input p_reg_reg_27;
  input p_reg_reg_28;
  input p_reg_reg_29;
  input p_reg_reg_30;
  input p_reg_reg_31;
  input \d_read_reg_22_reg[0] ;
  input \d_read_reg_22_reg[0]_0 ;
  input \d_read_reg_22_reg[0]_1 ;
  input \d_read_reg_22_reg[1] ;
  input \d_read_reg_22_reg[1]_0 ;
  input \d_read_reg_22_reg[2] ;
  input \d_read_reg_22_reg[2]_0 ;
  input \d_read_reg_22_reg[3] ;
  input \d_read_reg_22_reg[3]_0 ;
  input \d_read_reg_22_reg[4] ;
  input \d_read_reg_22_reg[4]_0 ;
  input \d_read_reg_22_reg[5] ;
  input \d_read_reg_22_reg[5]_0 ;
  input \d_read_reg_22_reg[6] ;
  input \d_read_reg_22_reg[6]_0 ;
  input \d_read_reg_22_reg[7] ;
  input \d_read_reg_22_reg[7]_0 ;
  input \d_read_reg_22_reg[8] ;
  input \d_read_reg_22_reg[8]_0 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire Block_split12_proc_U0_bPassThruVcr_out_din;
  wire [0:0]CO;
  wire [7:0]ColorModeOut;
  wire ColorMode_c1_full_n;
  wire [15:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [15:14]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [13:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][0]_srl6_i_6_n_4 ;
  wire [0:0]SS;
  wire \and_ln736_reg_1621[0]_i_12_n_4 ;
  wire \and_ln736_reg_1621[0]_i_13_n_4 ;
  wire \and_ln736_reg_1621[0]_i_15_n_4 ;
  wire \and_ln736_reg_1621[0]_i_20_n_4 ;
  wire \and_ln736_reg_1621[0]_i_21_n_4 ;
  wire \and_ln736_reg_1621[0]_i_22_n_4 ;
  wire \and_ln736_reg_1621[0]_i_23_n_4 ;
  wire \and_ln736_reg_1621[0]_i_24_n_4 ;
  wire \and_ln736_reg_1621[0]_i_25_n_4 ;
  wire \and_ln736_reg_1621[0]_i_26_n_4 ;
  wire \and_ln736_reg_1621[0]_i_27_n_4 ;
  wire \and_ln736_reg_1621[0]_i_28_n_4 ;
  wire \and_ln736_reg_1621[0]_i_30_n_4 ;
  wire \and_ln736_reg_1621[0]_i_31_n_4 ;
  wire \and_ln736_reg_1621[0]_i_32_n_4 ;
  wire \and_ln736_reg_1621[0]_i_33_n_4 ;
  wire \and_ln736_reg_1621[0]_i_34_n_4 ;
  wire \and_ln736_reg_1621[0]_i_35_n_4 ;
  wire \and_ln736_reg_1621[0]_i_36_n_4 ;
  wire \and_ln736_reg_1621[0]_i_37_n_4 ;
  wire \and_ln736_reg_1621[0]_i_38_n_4 ;
  wire \and_ln736_reg_1621[0]_i_39_n_4 ;
  wire \and_ln736_reg_1621[0]_i_40_n_4 ;
  wire \and_ln736_reg_1621[0]_i_41_n_4 ;
  wire \and_ln736_reg_1621[0]_i_42_n_4 ;
  wire \and_ln736_reg_1621[0]_i_43_n_4 ;
  wire \and_ln736_reg_1621[0]_i_44_n_4 ;
  wire \and_ln736_reg_1621[0]_i_45_n_4 ;
  wire \and_ln736_reg_1621_reg[0]_i_14_n_4 ;
  wire \and_ln736_reg_1621_reg[0]_i_14_n_5 ;
  wire \and_ln736_reg_1621_reg[0]_i_14_n_6 ;
  wire \and_ln736_reg_1621_reg[0]_i_14_n_7 ;
  wire [10:0]\and_ln736_reg_1621_reg[0]_i_2 ;
  wire \and_ln736_reg_1621_reg[0]_i_29_n_4 ;
  wire \and_ln736_reg_1621_reg[0]_i_29_n_5 ;
  wire \and_ln736_reg_1621_reg[0]_i_29_n_6 ;
  wire \and_ln736_reg_1621_reg[0]_i_29_n_7 ;
  wire \ap_CS_fsm[2]_i_12__0_n_4 ;
  wire \ap_CS_fsm[2]_i_13__0_n_4 ;
  wire \ap_CS_fsm[2]_i_14__0_n_4 ;
  wire \ap_CS_fsm[2]_i_15__0_n_4 ;
  wire \ap_CS_fsm[2]_i_15_n_4 ;
  wire \ap_CS_fsm[2]_i_16_n_4 ;
  wire \ap_CS_fsm[2]_i_17_n_4 ;
  wire \ap_CS_fsm[2]_i_18_n_4 ;
  wire \ap_CS_fsm[2]_i_19__0_n_4 ;
  wire \ap_CS_fsm[2]_i_22_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire \ap_CS_fsm[2]_i_5__0_n_4 ;
  wire \ap_CS_fsm[2]_i_5_n_4 ;
  wire \ap_CS_fsm[2]_i_6__0_n_4 ;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire \ap_CS_fsm[2]_i_7__0_n_4 ;
  wire \ap_CS_fsm[2]_i_7_n_4 ;
  wire \ap_CS_fsm[2]_i_8__0_n_4 ;
  wire \ap_CS_fsm[2]_i_8_n_4 ;
  wire \ap_CS_fsm[2]_i_9_n_4 ;
  wire \ap_CS_fsm[4]_i_3__0_n_4 ;
  wire \ap_CS_fsm[4]_i_3_n_4 ;
  wire \ap_CS_fsm[4]_i_5__0_n_4 ;
  wire \ap_CS_fsm[4]_i_5_n_4 ;
  wire \ap_CS_fsm[4]_i_6__0_n_4 ;
  wire \ap_CS_fsm[5]_i_5_n_4 ;
  wire \ap_CS_fsm[5]_i_6_n_4 ;
  wire \ap_CS_fsm[5]_i_7_n_4 ;
  wire \ap_CS_fsm[5]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [14:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire [2:0]\ap_CS_fsm_reg[2]_i_2_1 ;
  wire [14:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  wire [2:0]\ap_CS_fsm_reg[2]_i_2__0_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_7 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[4]_i_2_0 ;
  wire [6:0]\ap_CS_fsm_reg[4]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[4]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[4]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_7 ;
  wire [10:0]\ap_CS_fsm_reg[5]_i_3_0 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_7 ;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire [2:0]ap_enable_reg_pp0_iter2_reg;
  wire [2:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready_reg;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_1;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  wire [1:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  wire [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_1;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0;
  wire ap_sync_v_hscaler_entry4_U0_ap_ready;
  wire ar_hs;
  wire aw_hs;
  wire \axi_last_V_reg_535[0]_i_11_n_4 ;
  wire \axi_last_V_reg_535[0]_i_3_n_4 ;
  wire \axi_last_V_reg_535[0]_i_5_n_4 ;
  wire \axi_last_V_reg_535[0]_i_7_n_4 ;
  wire [1:0]\axi_last_V_reg_535_reg[0] ;
  wire \axi_last_V_reg_535_reg[0]_i_2_0 ;
  wire \axi_last_V_reg_535_reg[0]_i_2_n_5 ;
  wire \axi_last_V_reg_535_reg[0]_i_2_n_6 ;
  wire \axi_last_V_reg_535_reg[0]_i_2_n_7 ;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_full_n;
  wire \cmp24_i_reg_525[0]_i_11_n_4 ;
  wire \cmp24_i_reg_525[0]_i_12_n_4 ;
  wire \cmp24_i_reg_525[0]_i_13_n_4 ;
  wire \cmp24_i_reg_525[0]_i_14_n_4 ;
  wire \cmp24_i_reg_525[0]_i_3_n_4 ;
  wire \cmp24_i_reg_525[0]_i_4_n_4 ;
  wire \cmp24_i_reg_525[0]_i_5_n_4 ;
  wire \cmp24_i_reg_525[0]_i_6_n_4 ;
  wire \cmp24_i_reg_525[0]_i_7_n_4 ;
  wire [14:0]\cmp24_i_reg_525_reg[0] ;
  wire [3:0]\cmp24_i_reg_525_reg[0]_0 ;
  wire [2:0]\cmp24_i_reg_525_reg[0]_1 ;
  wire \cmp24_i_reg_525_reg[0]_i_1_n_5 ;
  wire \cmp24_i_reg_525_reg[0]_i_1_n_6 ;
  wire \cmp24_i_reg_525_reg[0]_i_1_n_7 ;
  wire \cmp24_i_reg_525_reg[0]_i_2_n_4 ;
  wire \cmp24_i_reg_525_reg[0]_i_2_n_5 ;
  wire \cmp24_i_reg_525_reg[0]_i_2_n_6 ;
  wire \cmp24_i_reg_525_reg[0]_i_2_n_7 ;
  wire \d_read_reg_22_reg[0] ;
  wire \d_read_reg_22_reg[0]_0 ;
  wire \d_read_reg_22_reg[0]_1 ;
  wire \d_read_reg_22_reg[1] ;
  wire \d_read_reg_22_reg[1]_0 ;
  wire \d_read_reg_22_reg[2] ;
  wire \d_read_reg_22_reg[2]_0 ;
  wire \d_read_reg_22_reg[3] ;
  wire \d_read_reg_22_reg[3]_0 ;
  wire \d_read_reg_22_reg[4] ;
  wire \d_read_reg_22_reg[4]_0 ;
  wire \d_read_reg_22_reg[5] ;
  wire \d_read_reg_22_reg[5]_0 ;
  wire \d_read_reg_22_reg[6] ;
  wire \d_read_reg_22_reg[6]_0 ;
  wire \d_read_reg_22_reg[7] ;
  wire \d_read_reg_22_reg[7]_0 ;
  wire \d_read_reg_22_reg[8] ;
  wire \d_read_reg_22_reg[8]_0 ;
  wire [7:1]data0;
  wire [31:0]\gen_write[1].mem_reg ;
  wire [17:0]\gen_write[1].mem_reg_0 ;
  wire [8:0]\gen_write[1].mem_reg_1 ;
  wire [15:0]hfltCoeff_q0;
  wire [10:0]hscale_core_polyphase_U0_phasesH_address0;
  wire [0:0]\icmp_ln1351_reg_531_reg[0] ;
  wire \icmp_ln1458_reg_786[0]_i_10_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_11_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_12_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_13_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_14_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_15_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_16_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_17_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_18_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_19_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_4_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_5_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_6_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_7_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_8_n_4 ;
  wire \icmp_ln1458_reg_786[0]_i_9_n_4 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_2_n_5 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_2_n_6 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_2_n_7 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_3_n_4 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_3_n_5 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_3_n_6 ;
  wire \icmp_ln1458_reg_786_reg[0]_i_3_n_7 ;
  wire \icmp_ln1458_reg_801[0]_i_10_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_11_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_12_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_13_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_14_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_15_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_16_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_17_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_18_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_19_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_4_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_5_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_6_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_7_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_8_n_4 ;
  wire \icmp_ln1458_reg_801[0]_i_9_n_4 ;
  wire [14:0]\icmp_ln1458_reg_801_reg[0]_i_2_0 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_2_n_5 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_2_n_6 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_2_n_7 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_3_n_4 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_3_n_5 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_3_n_6 ;
  wire \icmp_ln1458_reg_801_reg[0]_i_3_n_7 ;
  wire \icmp_ln636_reg_1568[0]_i_10_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_11_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_12_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_13_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_14_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_16_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_17_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_18_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_19_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_20_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_22_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_23_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_24_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_25_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_27_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_28_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_29_n_4 ;
  wire [3:0]\icmp_ln636_reg_1568[0]_i_2_0 ;
  wire \icmp_ln636_reg_1568[0]_i_2_1 ;
  wire [3:0]\icmp_ln636_reg_1568[0]_i_2_2 ;
  wire \icmp_ln636_reg_1568[0]_i_2_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_30_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_31_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_32_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_33_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_34_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_35_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_36_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_37_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_38_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_39_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_3_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_40_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_41_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_42_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_4_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_5_0 ;
  wire \icmp_ln636_reg_1568[0]_i_5_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_6_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_7_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_8_n_4 ;
  wire \icmp_ln636_reg_1568[0]_i_9_n_4 ;
  wire [0:0]\icmp_ln636_reg_1568_reg[0] ;
  wire \icmp_ln636_reg_1568_reg[0]_0 ;
  wire \icmp_ln636_reg_1568_reg[0]_1 ;
  wire \icmp_ln636_reg_1568_reg[0]_2 ;
  wire \icmp_ln636_reg_1568_reg[0]_3 ;
  wire \icmp_ln636_reg_1568_reg[0]_4 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_1_n_5 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_1_n_6 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_1_n_7 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_21_n_4 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_21_n_5 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_21_n_6 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_21_n_7 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_26_n_4 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_26_n_5 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_26_n_6 ;
  wire \icmp_ln636_reg_1568_reg[0]_i_26_n_7 ;
  wire [7:0]int_ColorMode0;
  wire [7:0]int_ColorModeOut0;
  wire \int_ColorModeOut[7]_i_1_n_4 ;
  wire [1:0]\int_ColorModeOut_reg[0]_0 ;
  wire \int_ColorModeOut_reg[2]_0 ;
  wire \int_ColorMode[7]_i_1_n_4 ;
  wire [7:0]\int_ColorMode_reg[7]_0 ;
  wire [15:0]int_Height0;
  wire \int_Height[15]_i_1_n_4 ;
  wire \int_Height[15]_i_3_n_4 ;
  wire \int_Height[15]_i_4_n_4 ;
  wire \int_Height[15]_i_5_n_4 ;
  wire [0:0]\int_Height_reg[15]_0 ;
  wire [0:0]\int_Height_reg[15]_1 ;
  wire [0:0]\int_Height_reg[15]_2 ;
  wire [15:0]\int_Height_reg[15]_3 ;
  wire [0:0]\int_Height_reg[9]_0 ;
  wire [0:0]\int_Height_reg[9]_1 ;
  wire [0:0]\int_Height_reg[9]_2 ;
  wire \int_PixelRate[0]_i_1_n_4 ;
  wire \int_PixelRate[10]_i_1_n_4 ;
  wire \int_PixelRate[11]_i_1_n_4 ;
  wire \int_PixelRate[12]_i_1_n_4 ;
  wire \int_PixelRate[13]_i_1_n_4 ;
  wire \int_PixelRate[14]_i_1_n_4 ;
  wire \int_PixelRate[15]_i_1_n_4 ;
  wire \int_PixelRate[16]_i_1_n_4 ;
  wire \int_PixelRate[17]_i_1_n_4 ;
  wire \int_PixelRate[18]_i_1_n_4 ;
  wire \int_PixelRate[19]_i_1_n_4 ;
  wire \int_PixelRate[1]_i_1_n_4 ;
  wire \int_PixelRate[20]_i_1_n_4 ;
  wire \int_PixelRate[21]_i_1_n_4 ;
  wire \int_PixelRate[22]_i_1_n_4 ;
  wire \int_PixelRate[23]_i_1_n_4 ;
  wire \int_PixelRate[24]_i_1_n_4 ;
  wire \int_PixelRate[25]_i_1_n_4 ;
  wire \int_PixelRate[26]_i_1_n_4 ;
  wire \int_PixelRate[27]_i_1_n_4 ;
  wire \int_PixelRate[28]_i_1_n_4 ;
  wire \int_PixelRate[29]_i_1_n_4 ;
  wire \int_PixelRate[2]_i_1_n_4 ;
  wire \int_PixelRate[30]_i_1_n_4 ;
  wire \int_PixelRate[31]_i_1_n_4 ;
  wire \int_PixelRate[31]_i_2_n_4 ;
  wire \int_PixelRate[3]_i_1_n_4 ;
  wire \int_PixelRate[4]_i_1_n_4 ;
  wire \int_PixelRate[5]_i_1_n_4 ;
  wire \int_PixelRate[6]_i_1_n_4 ;
  wire \int_PixelRate[7]_i_1_n_4 ;
  wire \int_PixelRate[8]_i_1_n_4 ;
  wire \int_PixelRate[9]_i_1_n_4 ;
  wire \int_PixelRate_reg_n_4_[0] ;
  wire \int_PixelRate_reg_n_4_[10] ;
  wire \int_PixelRate_reg_n_4_[11] ;
  wire \int_PixelRate_reg_n_4_[12] ;
  wire \int_PixelRate_reg_n_4_[13] ;
  wire \int_PixelRate_reg_n_4_[14] ;
  wire \int_PixelRate_reg_n_4_[15] ;
  wire \int_PixelRate_reg_n_4_[16] ;
  wire \int_PixelRate_reg_n_4_[17] ;
  wire \int_PixelRate_reg_n_4_[18] ;
  wire \int_PixelRate_reg_n_4_[19] ;
  wire \int_PixelRate_reg_n_4_[1] ;
  wire \int_PixelRate_reg_n_4_[20] ;
  wire \int_PixelRate_reg_n_4_[21] ;
  wire \int_PixelRate_reg_n_4_[22] ;
  wire \int_PixelRate_reg_n_4_[23] ;
  wire \int_PixelRate_reg_n_4_[24] ;
  wire \int_PixelRate_reg_n_4_[25] ;
  wire \int_PixelRate_reg_n_4_[26] ;
  wire \int_PixelRate_reg_n_4_[27] ;
  wire \int_PixelRate_reg_n_4_[28] ;
  wire \int_PixelRate_reg_n_4_[29] ;
  wire \int_PixelRate_reg_n_4_[2] ;
  wire \int_PixelRate_reg_n_4_[30] ;
  wire \int_PixelRate_reg_n_4_[31] ;
  wire \int_PixelRate_reg_n_4_[3] ;
  wire \int_PixelRate_reg_n_4_[4] ;
  wire \int_PixelRate_reg_n_4_[5] ;
  wire \int_PixelRate_reg_n_4_[6] ;
  wire \int_PixelRate_reg_n_4_[7] ;
  wire \int_PixelRate_reg_n_4_[8] ;
  wire \int_PixelRate_reg_n_4_[9] ;
  wire [15:0]int_WidthIn0;
  wire \int_WidthIn[15]_i_1_n_4 ;
  wire [0:0]\int_WidthIn_reg[0]_0 ;
  wire [15:0]\int_WidthIn_reg[15]_0 ;
  wire [15:0]int_WidthOut0;
  wire \int_WidthOut[15]_i_1_n_4 ;
  wire [15:0]\int_WidthOut_reg[15]_0 ;
  wire [15:0]\int_WidthOut_reg[15]_1 ;
  wire \int_WidthOut_reg[5]_0 ;
  wire [0:0]\int_WidthOut_reg[9]_0 ;
  wire [0:0]\int_WidthOut_reg[9]_1 ;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire int_ap_done_i_3_n_4;
  wire int_ap_done_i_4_n_4;
  wire int_ap_done_i_5_n_4;
  wire int_ap_done_i_6_n_4;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_4;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_i_2_n_4;
  wire int_gie_reg_n_4;
  wire int_hfltCoeff_n_68;
  wire int_hfltCoeff_n_69;
  wire int_hfltCoeff_n_70;
  wire int_hfltCoeff_n_71;
  wire int_hfltCoeff_n_72;
  wire int_hfltCoeff_n_73;
  wire int_hfltCoeff_n_74;
  wire int_hfltCoeff_n_75;
  wire int_hfltCoeff_n_76;
  wire int_hfltCoeff_n_77;
  wire int_hfltCoeff_n_78;
  wire int_hfltCoeff_n_79;
  wire int_hfltCoeff_n_80;
  wire int_hfltCoeff_n_81;
  wire int_hfltCoeff_n_82;
  wire int_hfltCoeff_n_83;
  wire int_hfltCoeff_n_84;
  wire int_hfltCoeff_n_85;
  wire int_hfltCoeff_n_86;
  wire int_hfltCoeff_n_87;
  wire int_hfltCoeff_n_88;
  wire int_hfltCoeff_n_89;
  wire int_hfltCoeff_n_90;
  wire int_hfltCoeff_n_91;
  wire int_hfltCoeff_n_92;
  wire int_hfltCoeff_n_93;
  wire int_hfltCoeff_n_94;
  wire int_hfltCoeff_n_95;
  wire int_hfltCoeff_n_96;
  wire int_hfltCoeff_n_97;
  wire int_hfltCoeff_n_98;
  wire int_hfltCoeff_n_99;
  wire int_hfltCoeff_read;
  wire int_hfltCoeff_read0;
  wire \int_hfltCoeff_shift_reg[0]_0 ;
  wire \int_hfltCoeff_shift_reg[0]_1 ;
  wire int_hfltCoeff_write0;
  wire int_hfltCoeff_write_i_1_n_4;
  wire int_hfltCoeff_write_reg_n_4;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire \int_ier_reg_n_4_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[0]_i_4_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[1] ;
  wire [7:0]int_phasesH_address1;
  wire int_phasesH_n_62;
  wire int_phasesH_n_63;
  wire int_phasesH_n_64;
  wire int_phasesH_n_65;
  wire int_phasesH_n_66;
  wire int_phasesH_n_67;
  wire int_phasesH_n_68;
  wire int_phasesH_n_69;
  wire int_phasesH_n_70;
  wire int_phasesH_n_71;
  wire int_phasesH_n_72;
  wire int_phasesH_n_73;
  wire int_phasesH_n_74;
  wire int_phasesH_n_75;
  wire int_phasesH_n_76;
  wire int_phasesH_n_77;
  wire int_phasesH_n_78;
  wire int_phasesH_n_79;
  wire int_phasesH_n_80;
  wire int_phasesH_n_81;
  wire int_phasesH_n_82;
  wire int_phasesH_n_83;
  wire int_phasesH_n_84;
  wire int_phasesH_n_85;
  wire int_phasesH_n_86;
  wire int_phasesH_n_87;
  wire int_phasesH_n_88;
  wire int_phasesH_n_89;
  wire int_phasesH_n_90;
  wire int_phasesH_n_91;
  wire int_phasesH_n_92;
  wire int_phasesH_n_93;
  wire int_phasesH_read;
  wire int_phasesH_read0;
  wire \int_phasesH_shift_reg_n_4_[0] ;
  wire int_phasesH_write_i_1_n_4;
  wire int_phasesH_write_reg_0;
  wire int_phasesH_write_reg_n_4;
  wire [0:0]internal_empty_n_reg;
  wire [0:0]internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire interrupt;
  wire \j_reg_227[10]_i_10_n_4 ;
  wire \j_reg_227[10]_i_11_n_4 ;
  wire \j_reg_227[10]_i_12_n_4 ;
  wire \j_reg_227[10]_i_13_n_4 ;
  wire \j_reg_227[10]_i_7_n_4 ;
  wire \j_reg_227[10]_i_9_n_4 ;
  wire [0:0]\j_reg_227_reg[10] ;
  wire [6:0]\j_reg_227_reg[10]_i_4_0 ;
  wire \j_reg_227_reg[10]_i_4_n_5 ;
  wire \j_reg_227_reg[10]_i_4_n_6 ;
  wire \j_reg_227_reg[10]_i_4_n_7 ;
  wire [7:0]\j_reg_227_reg[10]_i_5_0 ;
  wire \j_reg_227_reg[10]_i_5_n_5 ;
  wire \j_reg_227_reg[10]_i_5_n_6 ;
  wire \j_reg_227_reg[10]_i_5_n_7 ;
  wire \loopHeight_reg_506[3]_i_2_n_4 ;
  wire \loopHeight_reg_506_reg[11]_i_1_n_4 ;
  wire \loopHeight_reg_506_reg[11]_i_1_n_5 ;
  wire \loopHeight_reg_506_reg[11]_i_1_n_6 ;
  wire \loopHeight_reg_506_reg[11]_i_1_n_7 ;
  wire \loopHeight_reg_506_reg[15]_i_1_n_5 ;
  wire \loopHeight_reg_506_reg[15]_i_1_n_6 ;
  wire \loopHeight_reg_506_reg[15]_i_1_n_7 ;
  wire \loopHeight_reg_506_reg[3]_i_1_n_4 ;
  wire \loopHeight_reg_506_reg[3]_i_1_n_5 ;
  wire \loopHeight_reg_506_reg[3]_i_1_n_6 ;
  wire \loopHeight_reg_506_reg[3]_i_1_n_7 ;
  wire \loopHeight_reg_506_reg[7]_i_1_n_4 ;
  wire \loopHeight_reg_506_reg[7]_i_1_n_5 ;
  wire \loopHeight_reg_506_reg[7]_i_1_n_6 ;
  wire \loopHeight_reg_506_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_745_reg[11]_i_1_n_4 ;
  wire \loopWidth_reg_745_reg[11]_i_1_n_5 ;
  wire \loopWidth_reg_745_reg[11]_i_1_n_6 ;
  wire \loopWidth_reg_745_reg[11]_i_1_n_7 ;
  wire \loopWidth_reg_745_reg[15]_i_1_n_5 ;
  wire \loopWidth_reg_745_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_745_reg[15]_i_1_n_7 ;
  wire [1:0]\loopWidth_reg_745_reg[3] ;
  wire \loopWidth_reg_745_reg[3]_i_1_n_4 ;
  wire \loopWidth_reg_745_reg[3]_i_1_n_5 ;
  wire \loopWidth_reg_745_reg[3]_i_1_n_6 ;
  wire \loopWidth_reg_745_reg[3]_i_1_n_7 ;
  wire \loopWidth_reg_745_reg[7]_i_1_n_4 ;
  wire \loopWidth_reg_745_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_745_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_745_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_772[3]_i_2_n_4 ;
  wire \loopWidth_reg_772_reg[11]_i_1_n_4 ;
  wire \loopWidth_reg_772_reg[11]_i_1_n_5 ;
  wire \loopWidth_reg_772_reg[11]_i_1_n_6 ;
  wire \loopWidth_reg_772_reg[11]_i_1_n_7 ;
  wire \loopWidth_reg_772_reg[15]_i_1_n_5 ;
  wire \loopWidth_reg_772_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_772_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_772_reg[3]_i_1_n_4 ;
  wire \loopWidth_reg_772_reg[3]_i_1_n_5 ;
  wire \loopWidth_reg_772_reg[3]_i_1_n_6 ;
  wire \loopWidth_reg_772_reg[3]_i_1_n_7 ;
  wire \loopWidth_reg_772_reg[7]_i_1_n_4 ;
  wire \loopWidth_reg_772_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_772_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_772_reg[7]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire [14:0]out;
  wire p_21_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_24;
  wire p_reg_reg_25;
  wire p_reg_reg_26;
  wire p_reg_reg_27;
  wire p_reg_reg_28;
  wire p_reg_reg_29;
  wire p_reg_reg_3;
  wire p_reg_reg_30;
  wire p_reg_reg_31;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \rdata[0]_i_10_n_4 ;
  wire \rdata[0]_i_2 ;
  wire \rdata[0]_i_2_0 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_6_n_4 ;
  wire \rdata[0]_i_9_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[10]_i_3 ;
  wire \rdata[10]_i_4_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[11]_i_3 ;
  wire \rdata[11]_i_4_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[12]_i_3 ;
  wire \rdata[12]_i_4_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[13]_i_3 ;
  wire \rdata[13]_i_4_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[14]_i_3 ;
  wire \rdata[14]_i_4_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[15]_i_3_n_4 ;
  wire \rdata[15]_i_4 ;
  wire \rdata[15]_i_5_n_4 ;
  wire \rdata[15]_i_6_n_4 ;
  wire \rdata[15]_i_7_n_4 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[16]_i_3_n_4 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[17]_i_3_n_4 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[18]_i_3_n_4 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[19]_i_3_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3 ;
  wire \rdata[1]_i_7_n_4 ;
  wire \rdata[1]_i_8_n_4 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[20]_i_3_n_4 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[21]_i_3_n_4 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[22]_i_3_n_4 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[23]_i_3_n_4 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[24]_i_3_n_4 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[25]_i_3_n_4 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[26]_i_3_n_4 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[27]_i_3_n_4 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[28]_i_3_n_4 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[29]_i_3_n_4 ;
  wire \rdata[2]_i_2 ;
  wire \rdata[2]_i_3_n_4 ;
  wire \rdata[2]_i_8_n_4 ;
  wire \rdata[2]_i_9_n_4 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[30]_i_3_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[31]_i_9_n_4 ;
  wire \rdata[3]_i_2 ;
  wire \rdata[3]_i_3_n_4 ;
  wire \rdata[3]_i_8_n_4 ;
  wire \rdata[3]_i_9_n_4 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[4]_i_3_n_4 ;
  wire \rdata[4]_i_8_n_4 ;
  wire \rdata[4]_i_9_n_4 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[5]_i_3_n_4 ;
  wire \rdata[5]_i_8_n_4 ;
  wire \rdata[5]_i_9_n_4 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[6]_i_3_n_4 ;
  wire \rdata[6]_i_8_n_4 ;
  wire \rdata[6]_i_9_n_4 ;
  wire \rdata[7]_i_2 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[7]_i_8_n_4 ;
  wire \rdata[7]_i_9_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[8]_i_3 ;
  wire \rdata[8]_i_4_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata[9]_i_3 ;
  wire \rdata[9]_i_4_n_4 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_i_7_n_4 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_i_4_n_4 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_i_6_n_4 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_i_6_n_4 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_i_6_n_4 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_i_6_n_4 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_i_6_n_4 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_i_6_n_4 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_4 ;
  wire [14:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [14:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire s_axi_CTRL_WVALID_0;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_hcresampler_core26_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[10] ;
  wire \waddr_reg_n_4_[11] ;
  wire \waddr_reg_n_4_[12] ;
  wire \waddr_reg_n_4_[13] ;
  wire \waddr_reg_n_4_[14] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;
  wire \waddr_reg_n_4_[8] ;
  wire \waddr_reg_n_4_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_4 ;
  wire \wstate[1]_i_1_n_4 ;
  wire [0:0]\x_reg_178_reg[14] ;
  wire [0:0]\x_reg_198_reg[14] ;
  wire [2:0]\x_reg_457_pp1_iter1_reg_reg[10] ;
  wire [3:0]\x_reg_457_pp1_iter1_reg_reg[3] ;
  wire [3:0]\x_reg_457_pp1_iter1_reg_reg[7] ;
  wire [3:0]\NLW_and_ln736_reg_1621_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln736_reg_1621_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_535_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp24_i_reg_525_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp24_i_reg_525_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1458_reg_786_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1458_reg_786_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1458_reg_801_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1458_reg_801_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln636_reg_1568_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln636_reg_1568_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln636_reg_1568_reg[0]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_227_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_227_reg[10]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_loopHeight_reg_506_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loopWidth_reg_745_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loopWidth_reg_772_reg[15]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(ColorModeOut[2]),
        .I1(ColorModeOut[3]),
        .I2(ColorModeOut[1]),
        .I3(\SRL_SIG_reg[5][0]_srl6_i_6_n_4 ),
        .O(\int_ColorModeOut_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[5][0]_srl6_i_6 
       (.I0(ColorModeOut[7]),
        .I1(ColorModeOut[6]),
        .I2(ColorModeOut[4]),
        .I3(ColorModeOut[5]),
        .O(\SRL_SIG_reg[5][0]_srl6_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(ColorModeOut[2]),
        .I1(ColorModeOut[3]),
        .I2(ColorModeOut[0]),
        .I3(ColorModeOut[1]),
        .I4(\SRL_SIG_reg[5][0]_srl6_i_6_n_4 ),
        .O(Block_split12_proc_U0_bPassThruVcr_out_din));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_10 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [5]),
        .I1(\and_ln736_reg_1621[0]_i_22_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [5]),
        .O(\x_reg_457_pp1_iter1_reg_reg[7] [1]));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_11 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [4]),
        .I1(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [4]),
        .O(\x_reg_457_pp1_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \and_ln736_reg_1621[0]_i_12 
       (.I0(\and_ln736_reg_1621[0]_i_24_n_4 ),
        .I1(\and_ln736_reg_1621[0]_i_25_n_4 ),
        .I2(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I3(\and_ln736_reg_1621[0]_i_26_n_4 ),
        .I4(\and_ln736_reg_1621[0]_i_27_n_4 ),
        .I5(\and_ln736_reg_1621[0]_i_28_n_4 ),
        .O(\and_ln736_reg_1621[0]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \and_ln736_reg_1621[0]_i_13 
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(\and_ln736_reg_1621[0]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \and_ln736_reg_1621[0]_i_15 
       (.I0(\and_ln736_reg_1621[0]_i_27_n_4 ),
        .I1(\and_ln736_reg_1621[0]_i_26_n_4 ),
        .I2(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I3(\and_ln736_reg_1621[0]_i_25_n_4 ),
        .I4(\and_ln736_reg_1621[0]_i_24_n_4 ),
        .O(\and_ln736_reg_1621[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h695569AA69AA6955)) 
    \and_ln736_reg_1621[0]_i_16 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [3]),
        .I1(\int_WidthIn_reg[15]_0 [3]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [3]),
        .I5(\int_WidthOut_reg[15]_0 [2]),
        .O(\x_reg_457_pp1_iter1_reg_reg[3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \and_ln736_reg_1621[0]_i_17 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I3(\int_WidthIn_reg[15]_0 [2]),
        .O(\x_reg_457_pp1_iter1_reg_reg[3] [2]));
  LUT4 #(
    .INIT(16'hA959)) 
    \and_ln736_reg_1621[0]_i_18 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .O(\x_reg_457_pp1_iter1_reg_reg[3] [1]));
  LUT4 #(
    .INIT(16'hA959)) 
    \and_ln736_reg_1621[0]_i_19 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .O(\x_reg_457_pp1_iter1_reg_reg[3] [0]));
  LUT6 #(
    .INIT(64'hEEEFFFEFFFFFFFFF)) 
    \and_ln736_reg_1621[0]_i_20 
       (.I0(\and_ln736_reg_1621[0]_i_25_n_4 ),
        .I1(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [4]),
        .I5(\and_ln736_reg_1621[0]_i_27_n_4 ),
        .O(\and_ln736_reg_1621[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \and_ln736_reg_1621[0]_i_21 
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I5(\int_WidthIn_reg[15]_0 [5]),
        .O(\and_ln736_reg_1621[0]_i_21_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \and_ln736_reg_1621[0]_i_22 
       (.I0(\and_ln736_reg_1621[0]_i_23_n_4 ),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I3(\int_WidthIn_reg[15]_0 [4]),
        .O(\and_ln736_reg_1621[0]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h55FF3F3F)) 
    \and_ln736_reg_1621[0]_i_23 
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthIn_reg[15]_0 [3]),
        .I4(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .O(\and_ln736_reg_1621[0]_i_23_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \and_ln736_reg_1621[0]_i_24 
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(\and_ln736_reg_1621[0]_i_24_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \and_ln736_reg_1621[0]_i_25 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .O(\and_ln736_reg_1621[0]_i_25_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln736_reg_1621[0]_i_26 
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .O(\and_ln736_reg_1621[0]_i_26_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln736_reg_1621[0]_i_27 
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(\and_ln736_reg_1621[0]_i_27_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln736_reg_1621[0]_i_28 
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(\and_ln736_reg_1621[0]_i_28_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_30 
       (.I0(\int_WidthIn_reg[15]_0 [15]),
        .I1(\int_WidthOut_reg[15]_0 [15]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(\int_WidthIn_reg[15]_0 [14]),
        .O(\and_ln736_reg_1621[0]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_31 
       (.I0(\int_WidthIn_reg[15]_0 [13]),
        .I1(\int_WidthOut_reg[15]_0 [13]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(\int_WidthIn_reg[15]_0 [12]),
        .O(\and_ln736_reg_1621[0]_i_31_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_32 
       (.I0(\int_WidthIn_reg[15]_0 [11]),
        .I1(\int_WidthOut_reg[15]_0 [11]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .O(\and_ln736_reg_1621[0]_i_32_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_33 
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(\int_WidthOut_reg[15]_0 [9]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\int_WidthIn_reg[15]_0 [8]),
        .O(\and_ln736_reg_1621[0]_i_33_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_34 
       (.I0(\int_WidthIn_reg[15]_0 [15]),
        .I1(\int_WidthOut_reg[15]_0 [15]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(\int_WidthIn_reg[15]_0 [14]),
        .O(\and_ln736_reg_1621[0]_i_34_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_35 
       (.I0(\int_WidthIn_reg[15]_0 [13]),
        .I1(\int_WidthOut_reg[15]_0 [13]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(\int_WidthIn_reg[15]_0 [12]),
        .O(\and_ln736_reg_1621[0]_i_35_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_36 
       (.I0(\int_WidthIn_reg[15]_0 [11]),
        .I1(\int_WidthOut_reg[15]_0 [11]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .O(\and_ln736_reg_1621[0]_i_36_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_37 
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(\int_WidthOut_reg[15]_0 [9]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\int_WidthIn_reg[15]_0 [8]),
        .O(\and_ln736_reg_1621[0]_i_37_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_38 
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(\int_WidthOut_reg[15]_0 [7]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\int_WidthIn_reg[15]_0 [6]),
        .O(\and_ln736_reg_1621[0]_i_38_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_39 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [5]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\int_WidthIn_reg[15]_0 [4]),
        .O(\and_ln736_reg_1621[0]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'hA956A9A9A9565656)) 
    \and_ln736_reg_1621[0]_i_4 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [10]),
        .I1(\and_ln736_reg_1621[0]_i_12_n_4 ),
        .I2(\and_ln736_reg_1621[0]_i_13_n_4 ),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .I4(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I5(\int_WidthOut_reg[15]_0 [10]),
        .O(\x_reg_457_pp1_iter1_reg_reg[10] [2]));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_40 
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\int_WidthIn_reg[15]_0 [2]),
        .O(\and_ln736_reg_1621[0]_i_40_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln736_reg_1621[0]_i_41 
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .O(\and_ln736_reg_1621[0]_i_41_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_42 
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(\int_WidthOut_reg[15]_0 [7]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\int_WidthIn_reg[15]_0 [6]),
        .O(\and_ln736_reg_1621[0]_i_42_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_43 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [5]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\int_WidthIn_reg[15]_0 [4]),
        .O(\and_ln736_reg_1621[0]_i_43_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_44 
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\int_WidthIn_reg[15]_0 [2]),
        .O(\and_ln736_reg_1621[0]_i_44_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln736_reg_1621[0]_i_45 
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .O(\and_ln736_reg_1621[0]_i_45_n_4 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_5 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [9]),
        .I1(\and_ln736_reg_1621[0]_i_12_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [9]),
        .O(\x_reg_457_pp1_iter1_reg_reg[10] [1]));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_6 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [8]),
        .I1(\and_ln736_reg_1621[0]_i_15_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [8]),
        .O(\x_reg_457_pp1_iter1_reg_reg[10] [0]));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_8 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [7]),
        .I1(\and_ln736_reg_1621[0]_i_20_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [7]),
        .O(\x_reg_457_pp1_iter1_reg_reg[7] [3]));
  LUT5 #(
    .INIT(32'h99966696)) 
    \and_ln736_reg_1621[0]_i_9 
       (.I0(\and_ln736_reg_1621_reg[0]_i_2 [6]),
        .I1(\and_ln736_reg_1621[0]_i_21_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\and_ln736_reg_1621_reg[0]_i_14_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [6]),
        .O(\x_reg_457_pp1_iter1_reg_reg[7] [2]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln736_reg_1621_reg[0]_i_14 
       (.CI(\and_ln736_reg_1621_reg[0]_i_29_n_4 ),
        .CO({\and_ln736_reg_1621_reg[0]_i_14_n_4 ,\and_ln736_reg_1621_reg[0]_i_14_n_5 ,\and_ln736_reg_1621_reg[0]_i_14_n_6 ,\and_ln736_reg_1621_reg[0]_i_14_n_7 }),
        .CYINIT(1'b0),
        .DI({\and_ln736_reg_1621[0]_i_30_n_4 ,\and_ln736_reg_1621[0]_i_31_n_4 ,\and_ln736_reg_1621[0]_i_32_n_4 ,\and_ln736_reg_1621[0]_i_33_n_4 }),
        .O(\NLW_and_ln736_reg_1621_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\and_ln736_reg_1621[0]_i_34_n_4 ,\and_ln736_reg_1621[0]_i_35_n_4 ,\and_ln736_reg_1621[0]_i_36_n_4 ,\and_ln736_reg_1621[0]_i_37_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln736_reg_1621_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\and_ln736_reg_1621_reg[0]_i_29_n_4 ,\and_ln736_reg_1621_reg[0]_i_29_n_5 ,\and_ln736_reg_1621_reg[0]_i_29_n_6 ,\and_ln736_reg_1621_reg[0]_i_29_n_7 }),
        .CYINIT(1'b0),
        .DI({\and_ln736_reg_1621[0]_i_38_n_4 ,\and_ln736_reg_1621[0]_i_39_n_4 ,\and_ln736_reg_1621[0]_i_40_n_4 ,\and_ln736_reg_1621[0]_i_41_n_4 }),
        .O(\NLW_and_ln736_reg_1621_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\and_ln736_reg_1621[0]_i_42_n_4 ,\and_ln736_reg_1621[0]_i_43_n_4 ,\and_ln736_reg_1621[0]_i_44_n_4 ,\and_ln736_reg_1621[0]_i_45_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\int_Height_reg[9]_1 ),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0[1]),
        .I2(ap_start),
        .I3(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I4(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0[0]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [7]),
        .I2(Q[6]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [6]),
        .O(\ap_CS_fsm[2]_i_12__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [5]),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [4]),
        .O(\ap_CS_fsm[2]_i_13__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [3]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [2]),
        .O(\ap_CS_fsm[2]_i_14__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I2(Q[6]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .O(\ap_CS_fsm[2]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .O(\ap_CS_fsm[2]_i_15__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .O(\ap_CS_fsm[2]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .O(\ap_CS_fsm[2]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .O(\ap_CS_fsm[2]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I3(Q[1]),
        .O(\ap_CS_fsm[2]_i_19__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I3(Q[1]),
        .O(\ap_CS_fsm[2]_i_22_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [14]),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [14]),
        .O(\ap_CS_fsm[2]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(Q[13]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [13]),
        .I2(Q[12]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [12]),
        .O(\ap_CS_fsm[2]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(Q[13]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [13]),
        .I2(Q[12]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [12]),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(Q[11]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [11]),
        .I2(Q[10]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [10]),
        .O(\ap_CS_fsm[2]_i_6__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(Q[11]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [11]),
        .I2(Q[10]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [10]),
        .O(\ap_CS_fsm[2]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(Q[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [9]),
        .I2(Q[8]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [8]),
        .O(\ap_CS_fsm[2]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(Q[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [9]),
        .I2(Q[8]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [8]),
        .O(\ap_CS_fsm[2]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\ap_CS_fsm[2]_i_8__0_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\ap_CS_fsm[2]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(Q[9]),
        .I1(\ap_CS_fsm_reg[4]_i_2__0_0 [6]),
        .O(\ap_CS_fsm[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(Q[9]),
        .I1(\ap_CS_fsm_reg[4]_i_2_0 [3]),
        .O(\ap_CS_fsm[4]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[4]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[4]_i_2_0 [0]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[4]_i_2_0 [1]),
        .I5(Q[4]),
        .O(\ap_CS_fsm[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[4]_i_2__0_0 [3]),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg[4]_i_2__0_0 [4]),
        .I4(\ap_CS_fsm_reg[4]_i_2__0_0 [5]),
        .I5(Q[5]),
        .O(\ap_CS_fsm[4]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[4]_i_2__0_0 [0]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[4]_i_2__0_0 [1]),
        .I4(\ap_CS_fsm_reg[4]_i_2__0_0 [2]),
        .I5(Q[2]),
        .O(\ap_CS_fsm[4]_i_6__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\ap_CS_fsm_reg[5]_i_3_0 [10]),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .I3(\ap_CS_fsm_reg[5]_i_3_0 [9]),
        .O(\ap_CS_fsm[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\ap_CS_fsm_reg[5]_i_3_0 [8]),
        .I2(\ap_CS_fsm_reg[5]_i_3_0 [6]),
        .I3(\int_WidthIn_reg[15]_0 [6]),
        .I4(\ap_CS_fsm_reg[5]_i_3_0 [7]),
        .I5(\int_WidthIn_reg[15]_0 [7]),
        .O(\ap_CS_fsm[5]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\ap_CS_fsm_reg[5]_i_3_0 [5]),
        .I2(\ap_CS_fsm_reg[5]_i_3_0 [4]),
        .I3(\int_WidthIn_reg[15]_0 [4]),
        .I4(\ap_CS_fsm_reg[5]_i_3_0 [3]),
        .I5(\int_WidthIn_reg[15]_0 [3]),
        .O(\ap_CS_fsm[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\ap_CS_fsm_reg[5]_i_3_0 [2]),
        .I2(\ap_CS_fsm_reg[5]_i_3_0 [0]),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .I4(\ap_CS_fsm_reg[5]_i_3_0 [1]),
        .I5(\int_WidthIn_reg[15]_0 [1]),
        .O(\ap_CS_fsm[5]_i_8_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_4 ),
        .CO({\int_Height_reg[15]_0 ,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 ,\ap_CS_fsm_reg[2]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_4 ,\ap_CS_fsm[2]_i_6_n_4 ,\ap_CS_fsm[2]_i_7_n_4 ,\ap_CS_fsm[2]_i_8_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_4 ,ap_enable_reg_pp0_iter2_reg}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_4 ),
        .CO({\int_Height_reg[15]_1 ,\ap_CS_fsm_reg[2]_i_2__0_n_5 ,\ap_CS_fsm_reg[2]_i_2__0_n_6 ,\ap_CS_fsm_reg[2]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_4 ,\ap_CS_fsm[2]_i_5__0_n_4 ,\ap_CS_fsm[2]_i_6__0_n_4 ,\ap_CS_fsm[2]_i_7__0_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_4 ,ap_enable_reg_pp0_iter2_reg_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 ,\ap_CS_fsm_reg[2]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_12__0_n_4 ,\ap_CS_fsm[2]_i_13__0_n_4 ,\ap_CS_fsm[2]_i_14__0_n_4 ,\ap_CS_fsm[2]_i_15__0_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[2]_i_2__0_1 ,\ap_CS_fsm[2]_i_19__0_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_4 ,\ap_CS_fsm_reg[2]_i_4_n_5 ,\ap_CS_fsm_reg[2]_i_4_n_6 ,\ap_CS_fsm_reg[2]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_15_n_4 ,\ap_CS_fsm[2]_i_16_n_4 ,\ap_CS_fsm[2]_i_17_n_4 ,\ap_CS_fsm[2]_i_18_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[2]_i_2_1 ,\ap_CS_fsm[2]_i_22_n_4 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\int_Height_reg[9]_0 ,\ap_CS_fsm_reg[4]_i_2_n_5 ,\ap_CS_fsm_reg[4]_i_2_n_6 ,\ap_CS_fsm_reg[4]_i_2_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_3__0_n_4 ,S[1],\ap_CS_fsm[4]_i_5_n_4 ,S[0]}));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\int_Height_reg[9]_1 ,\ap_CS_fsm_reg[4]_i_2__0_n_5 ,\ap_CS_fsm_reg[4]_i_2__0_n_6 ,\ap_CS_fsm_reg[4]_i_2__0_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_3_n_4 ,ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_1,\ap_CS_fsm[4]_i_5__0_n_4 ,\ap_CS_fsm[4]_i_6__0_n_4 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_3_n_5 ,\ap_CS_fsm_reg[5]_i_3_n_6 ,\ap_CS_fsm_reg[5]_i_3_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_5_n_4 ,\ap_CS_fsm[5]_i_6_n_4 ,\ap_CS_fsm[5]_i_7_n_4 ,\ap_CS_fsm[5]_i_8_n_4 }));
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0[0]),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ap_sync_reg_Block_split12_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I1(int_ap_start_reg_0),
        .I2(ap_sync_reg_v_hscaler_entry4_U0_ap_ready),
        .O(ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_1));
  LUT4 #(
    .INIT(16'h00EA)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_1
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0[1]),
        .I2(\int_Height_reg[9]_1 ),
        .I3(ap_sync_reg_v_hscaler_entry4_U0_ap_ready),
        .O(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hF8000000FFFFFFFF)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_2
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I2(int_ap_start_reg_0),
        .I3(int_ap_ready_reg_0),
        .I4(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .I5(ap_rst_n),
        .O(ap_sync_reg_v_hscaler_entry4_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00000000EAEAEAAA)) 
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_i_1
       (.I0(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0),
        .I1(ColorMode_c1_full_n),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_v_hscaler_entry32_U0_full_n),
        .I5(ap_sync_reg_v_hscaler_entry4_U0_ap_ready),
        .O(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_last_V_reg_535[0]_i_11 
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .O(\axi_last_V_reg_535[0]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h24429009)) 
    \axi_last_V_reg_535[0]_i_3 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(\j_reg_227_reg[10]_i_5_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\j_reg_227_reg[10]_i_5_0 [7]),
        .I4(\axi_last_V_reg_535[0]_i_7_n_4 ),
        .O(\axi_last_V_reg_535[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8400008400841800)) 
    \axi_last_V_reg_535[0]_i_5 
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\axi_last_V_reg_535_reg[0]_i_2_0 ),
        .I2(\j_reg_227_reg[10]_i_5_0 [1]),
        .I3(\j_reg_227_reg[10]_i_5_0 [0]),
        .I4(\int_WidthOut_reg[15]_0 [3]),
        .I5(\axi_last_V_reg_535[0]_i_11_n_4 ),
        .O(\axi_last_V_reg_535[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \axi_last_V_reg_535[0]_i_7 
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[5]_0 ),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .O(\axi_last_V_reg_535[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_last_V_reg_535[0]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(\int_WidthOut_reg[15]_0 [1]),
        .I4(\int_WidthOut_reg[15]_0 [2]),
        .I5(\int_WidthOut_reg[15]_0 [4]),
        .O(\int_WidthOut_reg[5]_0 ));
  CARRY4 \axi_last_V_reg_535_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\int_WidthOut_reg[9]_0 ,\axi_last_V_reg_535_reg[0]_i_2_n_5 ,\axi_last_V_reg_535_reg[0]_i_2_n_6 ,\axi_last_V_reg_535_reg[0]_i_2_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_535_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_535[0]_i_3_n_4 ,\axi_last_V_reg_535_reg[0] [1],\axi_last_V_reg_535[0]_i_5_n_4 ,\axi_last_V_reg_535_reg[0] [0]}));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_11 
       (.I0(Q[7]),
        .I1(\cmp24_i_reg_525_reg[0] [7]),
        .I2(Q[6]),
        .I3(\cmp24_i_reg_525_reg[0] [6]),
        .O(\cmp24_i_reg_525[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_12 
       (.I0(Q[5]),
        .I1(\cmp24_i_reg_525_reg[0] [5]),
        .I2(Q[4]),
        .I3(\cmp24_i_reg_525_reg[0] [4]),
        .O(\cmp24_i_reg_525[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_13 
       (.I0(Q[3]),
        .I1(\cmp24_i_reg_525_reg[0] [3]),
        .I2(Q[2]),
        .I3(\cmp24_i_reg_525_reg[0] [2]),
        .O(\cmp24_i_reg_525[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_14 
       (.I0(Q[1]),
        .I1(\cmp24_i_reg_525_reg[0] [1]),
        .I2(Q[0]),
        .I3(\cmp24_i_reg_525_reg[0] [0]),
        .O(\cmp24_i_reg_525[0]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \cmp24_i_reg_525[0]_i_3 
       (.I0(Height[15]),
        .I1(\cmp24_i_reg_525_reg[0] [14]),
        .I2(Height[14]),
        .O(\cmp24_i_reg_525[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_4 
       (.I0(Q[13]),
        .I1(\cmp24_i_reg_525_reg[0] [13]),
        .I2(Q[12]),
        .I3(\cmp24_i_reg_525_reg[0] [12]),
        .O(\cmp24_i_reg_525[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_5 
       (.I0(Q[11]),
        .I1(\cmp24_i_reg_525_reg[0] [11]),
        .I2(Q[10]),
        .I3(\cmp24_i_reg_525_reg[0] [10]),
        .O(\cmp24_i_reg_525[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp24_i_reg_525[0]_i_6 
       (.I0(Q[9]),
        .I1(\cmp24_i_reg_525_reg[0] [9]),
        .I2(Q[8]),
        .I3(\cmp24_i_reg_525_reg[0] [8]),
        .O(\cmp24_i_reg_525[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h41)) 
    \cmp24_i_reg_525[0]_i_7 
       (.I0(Height[15]),
        .I1(\cmp24_i_reg_525_reg[0] [14]),
        .I2(Height[14]),
        .O(\cmp24_i_reg_525[0]_i_7_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp24_i_reg_525_reg[0]_i_1 
       (.CI(\cmp24_i_reg_525_reg[0]_i_2_n_4 ),
        .CO({\int_Height_reg[15]_2 ,\cmp24_i_reg_525_reg[0]_i_1_n_5 ,\cmp24_i_reg_525_reg[0]_i_1_n_6 ,\cmp24_i_reg_525_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp24_i_reg_525[0]_i_3_n_4 ,\cmp24_i_reg_525[0]_i_4_n_4 ,\cmp24_i_reg_525[0]_i_5_n_4 ,\cmp24_i_reg_525[0]_i_6_n_4 }),
        .O(\NLW_cmp24_i_reg_525_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp24_i_reg_525[0]_i_7_n_4 ,\cmp24_i_reg_525_reg[0]_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp24_i_reg_525_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp24_i_reg_525_reg[0]_i_2_n_4 ,\cmp24_i_reg_525_reg[0]_i_2_n_5 ,\cmp24_i_reg_525_reg[0]_i_2_n_6 ,\cmp24_i_reg_525_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp24_i_reg_525[0]_i_11_n_4 ,\cmp24_i_reg_525[0]_i_12_n_4 ,\cmp24_i_reg_525[0]_i_13_n_4 ,\cmp24_i_reg_525[0]_i_14_n_4 }),
        .O(\NLW_cmp24_i_reg_525_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\cmp24_i_reg_525_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [9]),
        .I1(\d_read_reg_22_reg[0] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [0]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[0]_1 ),
        .O(\gen_write[1].mem_reg_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [10]),
        .I1(\d_read_reg_22_reg[1] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [1]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[1]_0 ),
        .O(\gen_write[1].mem_reg_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [11]),
        .I1(\d_read_reg_22_reg[2] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [2]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[2]_0 ),
        .O(\gen_write[1].mem_reg_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [12]),
        .I1(\d_read_reg_22_reg[3] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [3]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[3]_0 ),
        .O(\gen_write[1].mem_reg_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [13]),
        .I1(\d_read_reg_22_reg[4] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [4]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[4]_0 ),
        .O(\gen_write[1].mem_reg_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [14]),
        .I1(\d_read_reg_22_reg[5] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [5]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[5]_0 ),
        .O(\gen_write[1].mem_reg_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [15]),
        .I1(\d_read_reg_22_reg[6] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [6]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[6]_0 ),
        .O(\gen_write[1].mem_reg_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\d_read_reg_22_reg[7] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [7]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[7]_0 ),
        .O(\gen_write[1].mem_reg_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\d_read_reg_22_reg[8] ),
        .I2(\int_phasesH_shift_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0 [8]),
        .I4(\d_read_reg_22_reg[0]_0 ),
        .I5(\d_read_reg_22_reg[8]_0 ),
        .O(\gen_write[1].mem_reg_1 [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_10 
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(out[10]),
        .I2(\int_WidthIn_reg[15]_0 [11]),
        .I3(out[11]),
        .O(\icmp_ln1458_reg_786[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_11 
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(out[8]),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .I3(out[9]),
        .O(\icmp_ln1458_reg_786[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_12 
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(out[7]),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .I3(out[6]),
        .O(\icmp_ln1458_reg_786[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_13 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(out[5]),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .I3(out[4]),
        .O(\icmp_ln1458_reg_786[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_14 
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(out[3]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .I3(out[2]),
        .O(\icmp_ln1458_reg_786[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_15 
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(out[1]),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .I3(out[0]),
        .O(\icmp_ln1458_reg_786[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_16 
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(out[6]),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .I3(out[7]),
        .O(\icmp_ln1458_reg_786[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_17 
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(out[4]),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .I3(out[5]),
        .O(\icmp_ln1458_reg_786[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_18 
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(out[3]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .I3(out[2]),
        .O(\icmp_ln1458_reg_786[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_19 
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(out[0]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .I3(out[1]),
        .O(\icmp_ln1458_reg_786[0]_i_19_n_4 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln1458_reg_786[0]_i_4 
       (.I0(out[14]),
        .I1(\int_WidthIn_reg[15]_0 [14]),
        .I2(\int_WidthIn_reg[15]_0 [15]),
        .O(\icmp_ln1458_reg_786[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_5 
       (.I0(\int_WidthIn_reg[15]_0 [13]),
        .I1(out[13]),
        .I2(\int_WidthIn_reg[15]_0 [12]),
        .I3(out[12]),
        .O(\icmp_ln1458_reg_786[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_6 
       (.I0(\int_WidthIn_reg[15]_0 [11]),
        .I1(out[11]),
        .I2(\int_WidthIn_reg[15]_0 [10]),
        .I3(out[10]),
        .O(\icmp_ln1458_reg_786[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_786[0]_i_7 
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(out[9]),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .I3(out[8]),
        .O(\icmp_ln1458_reg_786[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h21)) 
    \icmp_ln1458_reg_786[0]_i_8 
       (.I0(\int_WidthIn_reg[15]_0 [14]),
        .I1(\int_WidthIn_reg[15]_0 [15]),
        .I2(out[14]),
        .O(\icmp_ln1458_reg_786[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_786[0]_i_9 
       (.I0(\int_WidthIn_reg[15]_0 [12]),
        .I1(out[12]),
        .I2(\int_WidthIn_reg[15]_0 [13]),
        .I3(out[13]),
        .O(\icmp_ln1458_reg_786[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1458_reg_786_reg[0]_i_2 
       (.CI(\icmp_ln1458_reg_786_reg[0]_i_3_n_4 ),
        .CO({\x_reg_178_reg[14] ,\icmp_ln1458_reg_786_reg[0]_i_2_n_5 ,\icmp_ln1458_reg_786_reg[0]_i_2_n_6 ,\icmp_ln1458_reg_786_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1458_reg_786[0]_i_4_n_4 ,\icmp_ln1458_reg_786[0]_i_5_n_4 ,\icmp_ln1458_reg_786[0]_i_6_n_4 ,\icmp_ln1458_reg_786[0]_i_7_n_4 }),
        .O(\NLW_icmp_ln1458_reg_786_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1458_reg_786[0]_i_8_n_4 ,\icmp_ln1458_reg_786[0]_i_9_n_4 ,\icmp_ln1458_reg_786[0]_i_10_n_4 ,\icmp_ln1458_reg_786[0]_i_11_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1458_reg_786_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1458_reg_786_reg[0]_i_3_n_4 ,\icmp_ln1458_reg_786_reg[0]_i_3_n_5 ,\icmp_ln1458_reg_786_reg[0]_i_3_n_6 ,\icmp_ln1458_reg_786_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1458_reg_786[0]_i_12_n_4 ,\icmp_ln1458_reg_786[0]_i_13_n_4 ,\icmp_ln1458_reg_786[0]_i_14_n_4 ,\icmp_ln1458_reg_786[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln1458_reg_786_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1458_reg_786[0]_i_16_n_4 ,\icmp_ln1458_reg_786[0]_i_17_n_4 ,\icmp_ln1458_reg_786[0]_i_18_n_4 ,\icmp_ln1458_reg_786[0]_i_19_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_10 
       (.I0(\int_WidthOut_reg[15]_0 [10]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [11]),
        .O(\icmp_ln1458_reg_801[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_11 
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [9]),
        .O(\icmp_ln1458_reg_801[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_12 
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [7]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [6]),
        .O(\icmp_ln1458_reg_801[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_13 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [5]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [4]),
        .O(\icmp_ln1458_reg_801[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_14 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [2]),
        .O(\icmp_ln1458_reg_801[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_15 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [0]),
        .O(\icmp_ln1458_reg_801[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_16 
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [7]),
        .O(\icmp_ln1458_reg_801[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_17 
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [5]),
        .O(\icmp_ln1458_reg_801[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_18 
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [3]),
        .O(\icmp_ln1458_reg_801[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_19 
       (.I0(\int_WidthOut_reg[15]_0 [0]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [1]),
        .O(\icmp_ln1458_reg_801[0]_i_19_n_4 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln1458_reg_801[0]_i_4 
       (.I0(\icmp_ln1458_reg_801_reg[0]_i_2_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [14]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .O(\icmp_ln1458_reg_801[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_5 
       (.I0(\int_WidthOut_reg[15]_0 [13]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [13]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [12]),
        .O(\icmp_ln1458_reg_801[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_6 
       (.I0(\int_WidthOut_reg[15]_0 [11]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [11]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [10]),
        .O(\icmp_ln1458_reg_801[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_801[0]_i_7 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [9]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [8]),
        .O(\icmp_ln1458_reg_801[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h21)) 
    \icmp_ln1458_reg_801[0]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [15]),
        .I2(\icmp_ln1458_reg_801_reg[0]_i_2_0 [14]),
        .O(\icmp_ln1458_reg_801[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_801[0]_i_9 
       (.I0(\int_WidthOut_reg[15]_0 [12]),
        .I1(\icmp_ln1458_reg_801_reg[0]_i_2_0 [12]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\icmp_ln1458_reg_801_reg[0]_i_2_0 [13]),
        .O(\icmp_ln1458_reg_801[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1458_reg_801_reg[0]_i_2 
       (.CI(\icmp_ln1458_reg_801_reg[0]_i_3_n_4 ),
        .CO({\x_reg_198_reg[14] ,\icmp_ln1458_reg_801_reg[0]_i_2_n_5 ,\icmp_ln1458_reg_801_reg[0]_i_2_n_6 ,\icmp_ln1458_reg_801_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1458_reg_801[0]_i_4_n_4 ,\icmp_ln1458_reg_801[0]_i_5_n_4 ,\icmp_ln1458_reg_801[0]_i_6_n_4 ,\icmp_ln1458_reg_801[0]_i_7_n_4 }),
        .O(\NLW_icmp_ln1458_reg_801_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1458_reg_801[0]_i_8_n_4 ,\icmp_ln1458_reg_801[0]_i_9_n_4 ,\icmp_ln1458_reg_801[0]_i_10_n_4 ,\icmp_ln1458_reg_801[0]_i_11_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1458_reg_801_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1458_reg_801_reg[0]_i_3_n_4 ,\icmp_ln1458_reg_801_reg[0]_i_3_n_5 ,\icmp_ln1458_reg_801_reg[0]_i_3_n_6 ,\icmp_ln1458_reg_801_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1458_reg_801[0]_i_12_n_4 ,\icmp_ln1458_reg_801[0]_i_13_n_4 ,\icmp_ln1458_reg_801[0]_i_14_n_4 ,\icmp_ln1458_reg_801[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln1458_reg_801_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1458_reg_801[0]_i_16_n_4 ,\icmp_ln1458_reg_801[0]_i_17_n_4 ,\icmp_ln1458_reg_801[0]_i_18_n_4 ,\icmp_ln1458_reg_801[0]_i_19_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_10 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .O(\icmp_ln636_reg_1568[0]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h2FFFFFFF)) 
    \icmp_ln636_reg_1568[0]_i_11 
       (.I0(\icmp_ln636_reg_1568[0]_i_24_n_4 ),
        .I1(\icmp_ln636_reg_1568[0]_i_23_n_4 ),
        .I2(\icmp_ln636_reg_1568[0]_i_17_n_4 ),
        .I3(\icmp_ln636_reg_1568[0]_i_14_n_4 ),
        .I4(\icmp_ln636_reg_1568[0]_i_22_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_12 
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .O(\icmp_ln636_reg_1568[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \icmp_ln636_reg_1568[0]_i_13 
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\icmp_ln636_reg_1568[0]_i_2_0 [2]),
        .I4(\icmp_ln636_reg_1568[0]_i_2_1 ),
        .I5(\icmp_ln636_reg_1568[0]_i_2_2 [2]),
        .O(\icmp_ln636_reg_1568[0]_i_13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_14 
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .O(\icmp_ln636_reg_1568[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hFCFFFCAACCAACCAA)) 
    \icmp_ln636_reg_1568[0]_i_16 
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [1]),
        .I5(\icmp_ln636_reg_1568[0]_i_25_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_17 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .O(\icmp_ln636_reg_1568[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \icmp_ln636_reg_1568[0]_i_18 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\icmp_ln636_reg_1568[0]_i_2_0 [1]),
        .I4(\icmp_ln636_reg_1568[0]_i_2_1 ),
        .I5(\icmp_ln636_reg_1568[0]_i_2_2 [1]),
        .O(\icmp_ln636_reg_1568[0]_i_18_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h69666999)) 
    \icmp_ln636_reg_1568[0]_i_19 
       (.I0(\icmp_ln636_reg_1568[0]_i_24_n_4 ),
        .I1(\icmp_ln636_reg_1568[0]_i_5_0 ),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I4(\int_WidthIn_reg[15]_0 [2]),
        .O(\icmp_ln636_reg_1568[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h4222222221111111)) 
    \icmp_ln636_reg_1568[0]_i_2 
       (.I0(\icmp_ln636_reg_1568_reg[0]_4 ),
        .I1(\icmp_ln636_reg_1568[0]_i_6_n_4 ),
        .I2(\icmp_ln636_reg_1568[0]_i_7_n_4 ),
        .I3(\icmp_ln636_reg_1568[0]_i_8_n_4 ),
        .I4(\icmp_ln636_reg_1568[0]_i_9_n_4 ),
        .I5(\icmp_ln636_reg_1568[0]_i_10_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \icmp_ln636_reg_1568[0]_i_20 
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\icmp_ln636_reg_1568[0]_i_2_0 [0]),
        .I4(\icmp_ln636_reg_1568[0]_i_2_1 ),
        .I5(\icmp_ln636_reg_1568[0]_i_2_2 [0]),
        .O(\icmp_ln636_reg_1568[0]_i_20_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_22 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .O(\icmp_ln636_reg_1568[0]_i_22_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_23 
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .O(\icmp_ln636_reg_1568[0]_i_23_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln636_reg_1568[0]_i_24 
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .I3(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [1]),
        .O(\icmp_ln636_reg_1568[0]_i_24_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_25 
       (.I0(\int_WidthOut_reg[15]_0 [0]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .O(\icmp_ln636_reg_1568[0]_i_25_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_27 
       (.I0(\int_WidthIn_reg[15]_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [14]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .O(\icmp_ln636_reg_1568[0]_i_27_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_28 
       (.I0(\int_WidthIn_reg[15]_0 [12]),
        .I1(\int_WidthOut_reg[15]_0 [12]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .O(\icmp_ln636_reg_1568[0]_i_28_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_29 
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\int_WidthOut_reg[15]_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .O(\icmp_ln636_reg_1568[0]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'h8210418200040000)) 
    \icmp_ln636_reg_1568[0]_i_3 
       (.I0(\icmp_ln636_reg_1568_reg[0]_2 ),
        .I1(\icmp_ln636_reg_1568[0]_i_8_n_4 ),
        .I2(\icmp_ln636_reg_1568_reg[0]_3 ),
        .I3(\icmp_ln636_reg_1568[0]_i_11_n_4 ),
        .I4(\icmp_ln636_reg_1568[0]_i_12_n_4 ),
        .I5(\icmp_ln636_reg_1568[0]_i_13_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_30 
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .O(\icmp_ln636_reg_1568[0]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_31 
       (.I0(\int_WidthIn_reg[15]_0 [15]),
        .I1(\int_WidthOut_reg[15]_0 [15]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(\int_WidthIn_reg[15]_0 [14]),
        .O(\icmp_ln636_reg_1568[0]_i_31_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_32 
       (.I0(\int_WidthIn_reg[15]_0 [13]),
        .I1(\int_WidthOut_reg[15]_0 [13]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(\int_WidthIn_reg[15]_0 [12]),
        .O(\icmp_ln636_reg_1568[0]_i_32_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_33 
       (.I0(\int_WidthIn_reg[15]_0 [11]),
        .I1(\int_WidthOut_reg[15]_0 [11]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .O(\icmp_ln636_reg_1568[0]_i_33_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_34 
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(\int_WidthOut_reg[15]_0 [9]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\int_WidthIn_reg[15]_0 [8]),
        .O(\icmp_ln636_reg_1568[0]_i_34_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_35 
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthIn_reg[15]_0 [7]),
        .O(\icmp_ln636_reg_1568[0]_i_35_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_36 
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\int_WidthIn_reg[15]_0 [5]),
        .O(\icmp_ln636_reg_1568[0]_i_36_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_37 
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthIn_reg[15]_0 [3]),
        .O(\icmp_ln636_reg_1568[0]_i_37_n_4 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln636_reg_1568[0]_i_38 
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .O(\icmp_ln636_reg_1568[0]_i_38_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_39 
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(\int_WidthOut_reg[15]_0 [7]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\int_WidthIn_reg[15]_0 [6]),
        .O(\icmp_ln636_reg_1568[0]_i_39_n_4 ));
  LUT6 #(
    .INIT(64'h0660100600008000)) 
    \icmp_ln636_reg_1568[0]_i_4 
       (.I0(\icmp_ln636_reg_1568[0]_i_14_n_4 ),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\icmp_ln636_reg_1568[0]_i_16_n_4 ),
        .I3(\icmp_ln636_reg_1568[0]_i_17_n_4 ),
        .I4(\icmp_ln636_reg_1568_reg[0]_1 ),
        .I5(\icmp_ln636_reg_1568[0]_i_18_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_40 
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [5]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\int_WidthIn_reg[15]_0 [4]),
        .O(\icmp_ln636_reg_1568[0]_i_40_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_41 
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\int_WidthIn_reg[15]_0 [2]),
        .O(\icmp_ln636_reg_1568[0]_i_41_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_1568[0]_i_42 
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .O(\icmp_ln636_reg_1568[0]_i_42_n_4 ));
  LUT6 #(
    .INIT(64'h2220002000088808)) 
    \icmp_ln636_reg_1568[0]_i_5 
       (.I0(\icmp_ln636_reg_1568[0]_i_19_n_4 ),
        .I1(\icmp_ln636_reg_1568[0]_i_20_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .I3(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [0]),
        .I5(\icmp_ln636_reg_1568_reg[0] ),
        .O(\icmp_ln636_reg_1568[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \icmp_ln636_reg_1568[0]_i_6 
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\icmp_ln636_reg_1568[0]_i_2_0 [3]),
        .I4(\icmp_ln636_reg_1568[0]_i_2_1 ),
        .I5(\icmp_ln636_reg_1568[0]_i_2_2 [3]),
        .O(\icmp_ln636_reg_1568[0]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_7 
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .O(\icmp_ln636_reg_1568[0]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_1568[0]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .O(\icmp_ln636_reg_1568[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \icmp_ln636_reg_1568[0]_i_9 
       (.I0(\icmp_ln636_reg_1568[0]_i_12_n_4 ),
        .I1(\icmp_ln636_reg_1568[0]_i_22_n_4 ),
        .I2(\icmp_ln636_reg_1568[0]_i_14_n_4 ),
        .I3(\icmp_ln636_reg_1568[0]_i_17_n_4 ),
        .I4(\icmp_ln636_reg_1568[0]_i_23_n_4 ),
        .I5(\icmp_ln636_reg_1568[0]_i_24_n_4 ),
        .O(\icmp_ln636_reg_1568[0]_i_9_n_4 ));
  CARRY4 \icmp_ln636_reg_1568_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\int_WidthIn_reg[0]_0 ,\icmp_ln636_reg_1568_reg[0]_i_1_n_5 ,\icmp_ln636_reg_1568_reg[0]_i_1_n_6 ,\icmp_ln636_reg_1568_reg[0]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln636_reg_1568_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln636_reg_1568[0]_i_2_n_4 ,\icmp_ln636_reg_1568[0]_i_3_n_4 ,\icmp_ln636_reg_1568[0]_i_4_n_4 ,\icmp_ln636_reg_1568[0]_i_5_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln636_reg_1568_reg[0]_i_21 
       (.CI(\icmp_ln636_reg_1568_reg[0]_i_26_n_4 ),
        .CO({\icmp_ln636_reg_1568_reg[0]_i_21_n_4 ,\icmp_ln636_reg_1568_reg[0]_i_21_n_5 ,\icmp_ln636_reg_1568_reg[0]_i_21_n_6 ,\icmp_ln636_reg_1568_reg[0]_i_21_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln636_reg_1568[0]_i_27_n_4 ,\icmp_ln636_reg_1568[0]_i_28_n_4 ,\icmp_ln636_reg_1568[0]_i_29_n_4 ,\icmp_ln636_reg_1568[0]_i_30_n_4 }),
        .O(\NLW_icmp_ln636_reg_1568_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln636_reg_1568[0]_i_31_n_4 ,\icmp_ln636_reg_1568[0]_i_32_n_4 ,\icmp_ln636_reg_1568[0]_i_33_n_4 ,\icmp_ln636_reg_1568[0]_i_34_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln636_reg_1568_reg[0]_i_26 
       (.CI(1'b0),
        .CO({\icmp_ln636_reg_1568_reg[0]_i_26_n_4 ,\icmp_ln636_reg_1568_reg[0]_i_26_n_5 ,\icmp_ln636_reg_1568_reg[0]_i_26_n_6 ,\icmp_ln636_reg_1568_reg[0]_i_26_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln636_reg_1568[0]_i_35_n_4 ,\icmp_ln636_reg_1568[0]_i_36_n_4 ,\icmp_ln636_reg_1568[0]_i_37_n_4 ,\icmp_ln636_reg_1568[0]_i_38_n_4 }),
        .O(\NLW_icmp_ln636_reg_1568_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\icmp_ln636_reg_1568[0]_i_39_n_4 ,\icmp_ln636_reg_1568[0]_i_40_n_4 ,\icmp_ln636_reg_1568[0]_i_41_n_4 ,\icmp_ln636_reg_1568[0]_i_42_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln659_reg_1607[0]_i_41 
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[0]),
        .O(int_ColorModeOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[1]),
        .O(int_ColorModeOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[2]),
        .O(int_ColorModeOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[3]),
        .O(int_ColorModeOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[4]),
        .O(int_ColorModeOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[5]),
        .O(int_ColorModeOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[6]),
        .O(int_ColorModeOut0[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_ColorModeOut[7]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_ColorModeOut[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[7]),
        .O(int_ColorModeOut0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[0]),
        .Q(ColorModeOut[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[1]),
        .Q(ColorModeOut[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[2]),
        .Q(ColorModeOut[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[3]),
        .Q(ColorModeOut[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[4]),
        .Q(ColorModeOut[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[5]),
        .Q(ColorModeOut[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[6]),
        .Q(ColorModeOut[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[7]),
        .Q(ColorModeOut[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [0]),
        .O(int_ColorMode0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [1]),
        .O(int_ColorMode0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [2]),
        .O(int_ColorMode0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [3]),
        .O(int_ColorMode0[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [4]),
        .O(int_ColorMode0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [5]),
        .O(int_ColorMode0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [6]),
        .O(int_ColorMode0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_ColorMode[7]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_ColorMode[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [7]),
        .O(int_ColorMode0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[0]),
        .Q(\int_ColorMode_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[1]),
        .Q(\int_ColorMode_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[2]),
        .Q(\int_ColorMode_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[3]),
        .Q(\int_ColorMode_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[4]),
        .Q(\int_ColorMode_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[5]),
        .Q(\int_ColorMode_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[6]),
        .Q(\int_ColorMode_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[7]),
        .Q(\int_ColorMode_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_Height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(int_Height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(int_Height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(int_Height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(int_Height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[14]),
        .O(int_Height0[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_Height[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_Height[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[15]),
        .O(int_Height0[15]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_Height[15]_i_3 
       (.I0(\int_Height[15]_i_4_n_4 ),
        .I1(\waddr_reg_n_4_[8] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[7] ),
        .I4(\int_Height[15]_i_5_n_4 ),
        .I5(\waddr_reg_n_4_[2] ),
        .O(\int_Height[15]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_Height[15]_i_4 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\int_Height[15]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_Height[15]_i_5 
       (.I0(\waddr_reg_n_4_[14] ),
        .I1(\waddr_reg_n_4_[12] ),
        .I2(\waddr_reg_n_4_[13] ),
        .I3(\waddr_reg_n_4_[9] ),
        .I4(\waddr_reg_n_4_[10] ),
        .I5(\waddr_reg_n_4_[11] ),
        .O(\int_Height[15]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_Height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_Height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_Height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_Height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_Height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_Height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_Height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(int_Height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(int_Height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[0] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[10] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[11] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[12] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[13] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[14] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[14]),
        .Q(Height[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[15] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[15]),
        .Q(Height[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[1] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[2] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[3] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[4] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[5] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[6] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[7] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[8] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[9] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[0] ),
        .O(\int_PixelRate[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[10] ),
        .O(\int_PixelRate[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[11] ),
        .O(\int_PixelRate[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[12] ),
        .O(\int_PixelRate[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[13] ),
        .O(\int_PixelRate[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[14] ),
        .O(\int_PixelRate[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[15] ),
        .O(\int_PixelRate[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[16] ),
        .O(\int_PixelRate[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[17] ),
        .O(\int_PixelRate[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[18] ),
        .O(\int_PixelRate[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[19] ),
        .O(\int_PixelRate[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[1] ),
        .O(\int_PixelRate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[20] ),
        .O(\int_PixelRate[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[21] ),
        .O(\int_PixelRate[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[22] ),
        .O(\int_PixelRate[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[23] ),
        .O(\int_PixelRate[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[24] ),
        .O(\int_PixelRate[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[25] ),
        .O(\int_PixelRate[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[26] ),
        .O(\int_PixelRate[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[27] ),
        .O(\int_PixelRate[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[28] ),
        .O(\int_PixelRate[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[29] ),
        .O(\int_PixelRate[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[2] ),
        .O(\int_PixelRate[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[30] ),
        .O(\int_PixelRate[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_PixelRate[31]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_PixelRate[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[31] ),
        .O(\int_PixelRate[31]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[3] ),
        .O(\int_PixelRate[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[4] ),
        .O(\int_PixelRate[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[5] ),
        .O(\int_PixelRate[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[6] ),
        .O(\int_PixelRate[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[7] ),
        .O(\int_PixelRate[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[8] ),
        .O(\int_PixelRate[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[9] ),
        .O(\int_PixelRate[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[0]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[10]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[11]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[12]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[13]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[14]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[15]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[16]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[17]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[18]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[19]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[1]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[20]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[21]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[22]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[23]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[24]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[25]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[26]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[27]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[28]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[29]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[2]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[30]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[31]_i_2_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[3]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[4]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[5]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[6]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[7]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[8]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[9]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .O(int_WidthIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [10]),
        .O(int_WidthIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [11]),
        .O(int_WidthIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [12]),
        .O(int_WidthIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [13]),
        .O(int_WidthIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [14]),
        .O(int_WidthIn0[14]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_WidthIn[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_WidthIn[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [15]),
        .O(int_WidthIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .O(int_WidthIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .O(int_WidthIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .O(int_WidthIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .O(int_WidthIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .O(int_WidthIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .O(int_WidthIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .O(int_WidthIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .O(int_WidthIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .O(int_WidthIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[0]),
        .Q(\int_WidthIn_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[10]),
        .Q(\int_WidthIn_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[11]),
        .Q(\int_WidthIn_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[12]),
        .Q(\int_WidthIn_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[13]),
        .Q(\int_WidthIn_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[14]),
        .Q(\int_WidthIn_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[15]),
        .Q(\int_WidthIn_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[1]),
        .Q(\int_WidthIn_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[2]),
        .Q(\int_WidthIn_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[3]),
        .Q(\int_WidthIn_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[4]),
        .Q(\int_WidthIn_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[5]),
        .Q(\int_WidthIn_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[6]),
        .Q(\int_WidthIn_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[7]),
        .Q(\int_WidthIn_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[8]),
        .Q(\int_WidthIn_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[9]),
        .Q(\int_WidthIn_reg[15]_0 [9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .O(int_WidthOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .O(int_WidthOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .O(int_WidthOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .O(int_WidthOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .O(int_WidthOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .O(int_WidthOut0[14]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_WidthOut[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_WidthOut[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .O(int_WidthOut0[15]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .O(int_WidthOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .O(int_WidthOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .O(int_WidthOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .O(int_WidthOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .O(int_WidthOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(int_WidthOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(int_WidthOut0[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(int_WidthOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(int_WidthOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[0]),
        .Q(\int_WidthOut_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[10]),
        .Q(\int_WidthOut_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[11]),
        .Q(\int_WidthOut_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[12]),
        .Q(\int_WidthOut_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[13]),
        .Q(\int_WidthOut_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[14]),
        .Q(\int_WidthOut_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[15]),
        .Q(\int_WidthOut_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[1]),
        .Q(\int_WidthOut_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[2]),
        .Q(\int_WidthOut_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[3]),
        .Q(\int_WidthOut_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[4]),
        .Q(\int_WidthOut_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[5]),
        .Q(\int_WidthOut_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[6]),
        .Q(\int_WidthOut_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[7]),
        .Q(\int_WidthOut_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[8]),
        .Q(\int_WidthOut_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[9]),
        .Q(\int_WidthOut_reg[15]_0 [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_ap_done_i_1
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(ar_hs),
        .I2(int_ap_done_i_2_n_4),
        .I3(int_ap_done_i_3_n_4),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[14]),
        .I1(s_axi_CTRL_ARADDR[12]),
        .I2(s_axi_CTRL_ARADDR[13]),
        .I3(int_ap_done_i_4_n_4),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(s_axi_CTRL_ARADDR[10]),
        .O(int_ap_done_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_3
       (.I0(int_ap_done_i_5_n_4),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_done_i_6_n_4),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(int_ap_done_i_3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .O(int_ap_done_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_5
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(int_ap_done_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_6
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(data0[1]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hF8880000)) 
    int_ap_ready_i_1
       (.I0(ap_sync_v_hscaler_entry4_U0_ap_ready),
        .I1(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I2(int_ap_ready_reg_0),
        .I3(int_ap_start_reg_0),
        .I4(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hAA80000000000000)) 
    int_ap_ready_i_4
       (.I0(ap_start),
        .I1(start_for_v_hcresampler_core_U0_full_n),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(int_ap_ready_reg_1),
        .I4(bPassThruVcr_c_full_n),
        .I5(bPassThruHcr2_c_full_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    int_ap_ready_i_5
       (.I0(\int_Height_reg[9]_1 ),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0[1]),
        .I2(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(ap_sync_hscale_core_polyphase_U0_ap_ready));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\int_Height[15]_i_3_n_4 ),
        .I5(\waddr_reg_n_4_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(data0[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(int_gie_i_2_n_4),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\int_isr[0]_i_4_n_4 ),
        .O(int_gie_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(SS));
  bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi_ram int_hfltCoeff
       (.ADDRARDADDR(int_phasesH_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({int_hfltCoeff_n_68,int_hfltCoeff_n_69,int_hfltCoeff_n_70,int_hfltCoeff_n_71,int_hfltCoeff_n_72,int_hfltCoeff_n_73,int_hfltCoeff_n_74,int_hfltCoeff_n_75,int_hfltCoeff_n_76,int_hfltCoeff_n_77,int_hfltCoeff_n_78,int_hfltCoeff_n_79,int_hfltCoeff_n_80,int_hfltCoeff_n_81,int_hfltCoeff_n_82,int_hfltCoeff_n_83,int_hfltCoeff_n_84,int_hfltCoeff_n_85,int_hfltCoeff_n_86,int_hfltCoeff_n_87,int_hfltCoeff_n_88,int_hfltCoeff_n_89,int_hfltCoeff_n_90,int_hfltCoeff_n_91,int_hfltCoeff_n_92,int_hfltCoeff_n_93,int_hfltCoeff_n_94,int_hfltCoeff_n_95,int_hfltCoeff_n_96,int_hfltCoeff_n_97,int_hfltCoeff_n_98,int_hfltCoeff_n_99}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (int_hfltCoeff_write_reg_n_4),
        .int_hfltCoeff_read(int_hfltCoeff_read),
        .\rdata_reg[0] (\rdata[0]_i_3_n_4 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_1 (int_phasesH_n_62),
        .\rdata_reg[10] (\rdata[10]_i_2_n_4 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_0 ),
        .\rdata_reg[10]_1 (int_phasesH_n_72),
        .\rdata_reg[11] (\rdata[11]_i_2_n_4 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_0 ),
        .\rdata_reg[11]_1 (int_phasesH_n_73),
        .\rdata_reg[12] (\rdata[12]_i_2_n_4 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_0 ),
        .\rdata_reg[12]_1 (int_phasesH_n_74),
        .\rdata_reg[13] (\rdata[13]_i_2_n_4 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_0 ),
        .\rdata_reg[13]_1 (int_phasesH_n_75),
        .\rdata_reg[14] (\rdata[14]_i_2_n_4 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_0 ),
        .\rdata_reg[14]_1 (int_phasesH_n_76),
        .\rdata_reg[15] (\rdata[15]_i_2_n_4 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_1 (int_phasesH_n_77),
        .\rdata_reg[16] (\rdata[16]_i_3_n_4 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_0 ),
        .\rdata_reg[16]_1 (int_phasesH_n_78),
        .\rdata_reg[17] (\rdata[17]_i_3_n_4 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_0 ),
        .\rdata_reg[17]_1 (int_phasesH_n_79),
        .\rdata_reg[18] (\rdata[18]_i_3_n_4 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_0 ),
        .\rdata_reg[18]_1 (int_phasesH_n_80),
        .\rdata_reg[19] (\rdata[19]_i_3_n_4 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_0 ),
        .\rdata_reg[19]_1 (int_phasesH_n_81),
        .\rdata_reg[1] (\rdata[1]_i_2_n_4 ),
        .\rdata_reg[1]_0 (\rdata[15]_i_3_n_4 ),
        .\rdata_reg[1]_1 (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_2 (int_phasesH_n_63),
        .\rdata_reg[20] (\rdata[20]_i_3_n_4 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_0 ),
        .\rdata_reg[20]_1 (int_phasesH_n_82),
        .\rdata_reg[21] (\rdata[21]_i_3_n_4 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_0 ),
        .\rdata_reg[21]_1 (int_phasesH_n_83),
        .\rdata_reg[22] (\rdata[22]_i_3_n_4 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_0 ),
        .\rdata_reg[22]_1 (int_phasesH_n_84),
        .\rdata_reg[23] (\rdata[23]_i_3_n_4 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_1 (int_phasesH_n_85),
        .\rdata_reg[24] (\rdata[24]_i_3_n_4 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_1 (int_phasesH_n_86),
        .\rdata_reg[25] (\rdata[25]_i_3_n_4 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_0 ),
        .\rdata_reg[25]_1 (int_phasesH_n_87),
        .\rdata_reg[26] (\rdata[26]_i_3_n_4 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_0 ),
        .\rdata_reg[26]_1 (int_phasesH_n_88),
        .\rdata_reg[27] (\rdata[27]_i_3_n_4 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_0 ),
        .\rdata_reg[27]_1 (int_phasesH_n_89),
        .\rdata_reg[28] (\rdata[28]_i_3_n_4 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_0 ),
        .\rdata_reg[28]_1 (int_phasesH_n_90),
        .\rdata_reg[29] (\rdata[29]_i_3_n_4 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_0 ),
        .\rdata_reg[29]_1 (int_phasesH_n_91),
        .\rdata_reg[2] (\rdata[2]_i_3_n_4 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_1 (int_phasesH_n_64),
        .\rdata_reg[30] (\rdata[30]_i_3_n_4 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_0 ),
        .\rdata_reg[30]_1 (int_phasesH_n_92),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata[31]_i_5_n_4 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_1 ),
        .\rdata_reg[31]_2 (int_phasesH_n_93),
        .\rdata_reg[3] (\rdata[3]_i_3_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[3]_1 (int_phasesH_n_65),
        .\rdata_reg[4] (\rdata[4]_i_3_n_4 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_1 (int_phasesH_n_66),
        .\rdata_reg[5] (\rdata[5]_i_3_n_4 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_1 (int_phasesH_n_67),
        .\rdata_reg[6] (\rdata[6]_i_3_n_4 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_1 (int_phasesH_n_68),
        .\rdata_reg[7] (\rdata[7]_i_3_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_1 (int_phasesH_n_69),
        .\rdata_reg[8] (\rdata[8]_i_2_n_4 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_0 ),
        .\rdata_reg[8]_1 (int_phasesH_n_70),
        .\rdata_reg[9] (\rdata[9]_i_2_n_4 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_0 ),
        .\rdata_reg[9]_1 (int_phasesH_n_71),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[1:0]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_hfltCoeff_read_i_1
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[13]),
        .I3(s_axi_CTRL_ARADDR[14]),
        .I4(s_axi_CTRL_ARADDR[12]),
        .I5(ar_hs),
        .O(int_hfltCoeff_read0));
  FDRE int_hfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_read0),
        .Q(int_hfltCoeff_read),
        .R(SS));
  FDRE \int_hfltCoeff_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_hfltCoeff_shift_reg[0]_1 ),
        .Q(\int_hfltCoeff_shift_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    int_hfltCoeff_write_i_1
       (.I0(int_hfltCoeff_write0),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(int_hfltCoeff_write_reg_n_4),
        .O(int_hfltCoeff_write_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_hfltCoeff_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(s_axi_CTRL_AWADDR[13]),
        .I4(s_axi_CTRL_AWADDR[14]),
        .I5(s_axi_CTRL_AWADDR[12]),
        .O(int_hfltCoeff_write0));
  FDRE int_hfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_write_i_1_n_4),
        .Q(int_hfltCoeff_write_reg_n_4),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_4_[1] ),
        .O(\int_ier[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\int_Height[15]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[3] ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(\int_ier_reg_n_4_[0] ),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\int_isr[0]_i_4_n_4 ),
        .I5(\waddr_reg_n_4_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_isr[0]_i_4 
       (.I0(\int_Height[15]_i_5_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[8] ),
        .I4(\int_Height[15]_i_4_n_4 ),
        .O(\int_isr[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_4_[1] ),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[1] ),
        .R(SS));
  bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi_ram__parameterized0 int_phasesH
       (.ADDRARDADDR(int_phasesH_address1),
        .Q({\waddr_reg_n_4_[11] ,\waddr_reg_n_4_[10] ,\waddr_reg_n_4_[9] ,\waddr_reg_n_4_[8] ,\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (\gen_write[1].mem_reg_0 ),
        .\gen_write[1].mem_reg_10 (int_phasesH_n_70),
        .\gen_write[1].mem_reg_11 (int_phasesH_n_71),
        .\gen_write[1].mem_reg_12 (int_phasesH_n_72),
        .\gen_write[1].mem_reg_13 (int_phasesH_n_73),
        .\gen_write[1].mem_reg_14 (int_phasesH_n_74),
        .\gen_write[1].mem_reg_15 (int_phasesH_n_75),
        .\gen_write[1].mem_reg_16 (int_phasesH_n_76),
        .\gen_write[1].mem_reg_17 (int_phasesH_n_77),
        .\gen_write[1].mem_reg_18 (int_phasesH_n_78),
        .\gen_write[1].mem_reg_19 (int_phasesH_n_79),
        .\gen_write[1].mem_reg_2 (int_phasesH_n_62),
        .\gen_write[1].mem_reg_20 (int_phasesH_n_80),
        .\gen_write[1].mem_reg_21 (int_phasesH_n_81),
        .\gen_write[1].mem_reg_22 (int_phasesH_n_82),
        .\gen_write[1].mem_reg_23 (int_phasesH_n_83),
        .\gen_write[1].mem_reg_24 (int_phasesH_n_84),
        .\gen_write[1].mem_reg_25 (int_phasesH_n_85),
        .\gen_write[1].mem_reg_26 (int_phasesH_n_86),
        .\gen_write[1].mem_reg_27 (int_phasesH_n_87),
        .\gen_write[1].mem_reg_28 (int_phasesH_n_88),
        .\gen_write[1].mem_reg_29 (int_phasesH_n_89),
        .\gen_write[1].mem_reg_3 (int_phasesH_n_63),
        .\gen_write[1].mem_reg_30 (int_phasesH_n_90),
        .\gen_write[1].mem_reg_31 (int_phasesH_n_91),
        .\gen_write[1].mem_reg_32 (int_phasesH_n_92),
        .\gen_write[1].mem_reg_33 (int_phasesH_n_93),
        .\gen_write[1].mem_reg_34 (int_phasesH_write_reg_n_4),
        .\gen_write[1].mem_reg_4 (int_phasesH_n_64),
        .\gen_write[1].mem_reg_5 (int_phasesH_n_65),
        .\gen_write[1].mem_reg_6 (int_phasesH_n_66),
        .\gen_write[1].mem_reg_7 (int_phasesH_n_67),
        .\gen_write[1].mem_reg_8 (int_phasesH_n_68),
        .\gen_write[1].mem_reg_9 (int_phasesH_n_69),
        .hscale_core_polyphase_U0_phasesH_address0(hscale_core_polyphase_U0_phasesH_address0[10:1]),
        .\rdata[0]_i_2 (\rdata[0]_i_2 ),
        .\rdata[0]_i_2_0 (\rdata[0]_i_2_0 ),
        .\rdata[10]_i_3 (\rdata[10]_i_3 ),
        .\rdata[11]_i_3 (\rdata[11]_i_3 ),
        .\rdata[12]_i_3 (\rdata[12]_i_3 ),
        .\rdata[13]_i_3 (\rdata[13]_i_3 ),
        .\rdata[14]_i_3 (\rdata[14]_i_3 ),
        .\rdata[15]_i_4 (\rdata[15]_i_4 ),
        .\rdata[16]_i_2 (\rdata[16]_i_2 ),
        .\rdata[17]_i_2 (\rdata[17]_i_2 ),
        .\rdata[18]_i_2 (\rdata[18]_i_2 ),
        .\rdata[19]_i_2 (\rdata[19]_i_2 ),
        .\rdata[1]_i_3 (\rdata[1]_i_3 ),
        .\rdata[20]_i_2 (\rdata[20]_i_2 ),
        .\rdata[21]_i_2 (\rdata[21]_i_2 ),
        .\rdata[22]_i_2 (\rdata[22]_i_2 ),
        .\rdata[23]_i_2 (\rdata[23]_i_2 ),
        .\rdata[24]_i_2 (\rdata[24]_i_2 ),
        .\rdata[25]_i_2 (\rdata[25]_i_2 ),
        .\rdata[26]_i_2 (\rdata[26]_i_2 ),
        .\rdata[27]_i_2 (\rdata[27]_i_2 ),
        .\rdata[28]_i_2 (\rdata[28]_i_2 ),
        .\rdata[29]_i_2 (\rdata[29]_i_2 ),
        .\rdata[2]_i_2 (\rdata[2]_i_2 ),
        .\rdata[30]_i_2 (\rdata[30]_i_2 ),
        .\rdata[31]_i_4 (\rdata[31]_i_4 ),
        .\rdata[3]_i_2 (\rdata[3]_i_2 ),
        .\rdata[4]_i_2 (\rdata[4]_i_2 ),
        .\rdata[5]_i_2 (\rdata[5]_i_2 ),
        .\rdata[6]_i_2 (\rdata[6]_i_2 ),
        .\rdata[7]_i_2 (\rdata[7]_i_2 ),
        .\rdata[8]_i_3 (\rdata[8]_i_3 ),
        .\rdata[9]_i_3 (\rdata[9]_i_3 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[11:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_phasesH_read_i_1
       (.I0(s_axi_CTRL_ARADDR[12]),
        .I1(s_axi_CTRL_ARADDR[13]),
        .I2(s_axi_CTRL_ARADDR[14]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(int_phasesH_read0));
  FDRE int_phasesH_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_read0),
        .Q(int_phasesH_read),
        .R(SS));
  FDRE \int_phasesH_shift_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(hscale_core_polyphase_U0_phasesH_address0[0]),
        .Q(\int_phasesH_shift_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    int_phasesH_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[14]),
        .I2(s_axi_CTRL_AWADDR[13]),
        .I3(s_axi_CTRL_AWADDR[12]),
        .I4(p_21_in),
        .I5(int_phasesH_write_reg_n_4),
        .O(int_phasesH_write_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    int_phasesH_write_i_2
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(p_21_in));
  FDRE int_phasesH_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_write_i_1_n_4),
        .Q(int_phasesH_write_reg_n_4),
        .R(SS));
  LUT3 #(
    .INIT(8'hBF)) 
    internal_empty_n_i_2
       (.I0(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I1(int_ap_start_reg_0),
        .I2(bPassThruHcr2_c_full_n),
        .O(ap_sync_reg_Block_split12_proc_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_2__6
       (.I0(\int_Height_reg[9]_0 ),
        .I1(internal_empty_n_reg),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    internal_full_n_i_2__7
       (.I0(\int_Height_reg[15]_0 ),
        .I1(internal_empty_n_reg_0),
        .I2(v_hcresampler_core26_U0_ap_start),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_4),
        .I1(\int_isr_reg_n_4_[1] ),
        .I2(\int_isr_reg_n_4_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_10 
       (.I0(Q[2]),
        .I1(\j_reg_227_reg[10]_i_4_0 [2]),
        .I2(\j_reg_227_reg[10]_i_4_0 [1]),
        .I3(Q[1]),
        .I4(\j_reg_227_reg[10]_i_4_0 [0]),
        .I5(Q[0]),
        .O(\j_reg_227[10]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_227[10]_i_11 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(\j_reg_227_reg[10]_i_5_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\j_reg_227_reg[10]_i_5_0 [7]),
        .O(\j_reg_227[10]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_12 
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(\j_reg_227_reg[10]_i_5_0 [3]),
        .I2(\j_reg_227_reg[10]_i_5_0 [5]),
        .I3(\int_WidthOut_reg[15]_0 [8]),
        .I4(\j_reg_227_reg[10]_i_5_0 [4]),
        .I5(\int_WidthOut_reg[15]_0 [7]),
        .O(\j_reg_227[10]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_13 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\j_reg_227_reg[10]_i_5_0 [0]),
        .I2(\j_reg_227_reg[10]_i_5_0 [2]),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(\j_reg_227_reg[10]_i_5_0 [1]),
        .I5(\int_WidthOut_reg[15]_0 [4]),
        .O(\j_reg_227[10]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_227[10]_i_7 
       (.I0(Q[9]),
        .I1(\j_reg_227_reg[10]_i_4_0 [6]),
        .O(\j_reg_227[10]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_9 
       (.I0(Q[5]),
        .I1(\j_reg_227_reg[10]_i_4_0 [5]),
        .I2(\j_reg_227_reg[10]_i_4_0 [4]),
        .I3(Q[4]),
        .I4(\j_reg_227_reg[10]_i_4_0 [3]),
        .I5(Q[3]),
        .O(\j_reg_227[10]_i_9_n_4 ));
  CARRY4 \j_reg_227_reg[10]_i_4 
       (.CI(1'b0),
        .CO({\int_Height_reg[9]_2 ,\j_reg_227_reg[10]_i_4_n_5 ,\j_reg_227_reg[10]_i_4_n_6 ,\j_reg_227_reg[10]_i_4_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_227_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_reg_227[10]_i_7_n_4 ,\j_reg_227_reg[10] ,\j_reg_227[10]_i_9_n_4 ,\j_reg_227[10]_i_10_n_4 }));
  CARRY4 \j_reg_227_reg[10]_i_5 
       (.CI(1'b0),
        .CO({\int_WidthOut_reg[9]_1 ,\j_reg_227_reg[10]_i_5_n_5 ,\j_reg_227_reg[10]_i_5_n_6 ,\j_reg_227_reg[10]_i_5_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_227_reg[10]_i_5_O_UNCONNECTED [3:0]),
        .S({\j_reg_227[10]_i_11_n_4 ,\j_reg_227[10]_i_12_n_4 ,\j_reg_227[10]_i_13_n_4 ,\icmp_ln1351_reg_531_reg[0] }));
  LUT2 #(
    .INIT(4'h9)) 
    \loopHeight_reg_506[3]_i_2 
       (.I0(Q[0]),
        .I1(bPassThruVcr_c_dout),
        .O(\loopHeight_reg_506[3]_i_2_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopHeight_reg_506_reg[11]_i_1 
       (.CI(\loopHeight_reg_506_reg[7]_i_1_n_4 ),
        .CO({\loopHeight_reg_506_reg[11]_i_1_n_4 ,\loopHeight_reg_506_reg[11]_i_1_n_5 ,\loopHeight_reg_506_reg[11]_i_1_n_6 ,\loopHeight_reg_506_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_Height_reg[15]_3 [11:8]),
        .S(Q[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopHeight_reg_506_reg[15]_i_1 
       (.CI(\loopHeight_reg_506_reg[11]_i_1_n_4 ),
        .CO({\NLW_loopHeight_reg_506_reg[15]_i_1_CO_UNCONNECTED [3],\loopHeight_reg_506_reg[15]_i_1_n_5 ,\loopHeight_reg_506_reg[15]_i_1_n_6 ,\loopHeight_reg_506_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_Height_reg[15]_3 [15:12]),
        .S({Height,Q[13:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopHeight_reg_506_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopHeight_reg_506_reg[3]_i_1_n_4 ,\loopHeight_reg_506_reg[3]_i_1_n_5 ,\loopHeight_reg_506_reg[3]_i_1_n_6 ,\loopHeight_reg_506_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(\int_Height_reg[15]_3 [3:0]),
        .S({Q[3:1],\loopHeight_reg_506[3]_i_2_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopHeight_reg_506_reg[7]_i_1 
       (.CI(\loopHeight_reg_506_reg[3]_i_1_n_4 ),
        .CO({\loopHeight_reg_506_reg[7]_i_1_n_4 ,\loopHeight_reg_506_reg[7]_i_1_n_5 ,\loopHeight_reg_506_reg[7]_i_1_n_6 ,\loopHeight_reg_506_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_Height_reg[15]_3 [7:4]),
        .S(Q[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_745_reg[11]_i_1 
       (.CI(\loopWidth_reg_745_reg[7]_i_1_n_4 ),
        .CO({\loopWidth_reg_745_reg[11]_i_1_n_4 ,\loopWidth_reg_745_reg[11]_i_1_n_5 ,\loopWidth_reg_745_reg[11]_i_1_n_6 ,\loopWidth_reg_745_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\int_WidthIn_reg[15]_0 [11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_745_reg[15]_i_1 
       (.CI(\loopWidth_reg_745_reg[11]_i_1_n_4 ),
        .CO({\NLW_loopWidth_reg_745_reg[15]_i_1_CO_UNCONNECTED [3],\loopWidth_reg_745_reg[15]_i_1_n_5 ,\loopWidth_reg_745_reg[15]_i_1_n_6 ,\loopWidth_reg_745_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\int_WidthIn_reg[15]_0 [15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopWidth_reg_745_reg[3]_i_1_n_4 ,\loopWidth_reg_745_reg[3]_i_1_n_5 ,\loopWidth_reg_745_reg[3]_i_1_n_6 ,\loopWidth_reg_745_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\int_WidthIn_reg[15]_0 [2],1'b0,\int_WidthIn_reg[15]_0 [0]}),
        .O(D[3:0]),
        .S({\int_WidthIn_reg[15]_0 [3],\loopWidth_reg_745_reg[3] [1],\int_WidthIn_reg[15]_0 [1],\loopWidth_reg_745_reg[3] [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_745_reg[7]_i_1 
       (.CI(\loopWidth_reg_745_reg[3]_i_1_n_4 ),
        .CO({\loopWidth_reg_745_reg[7]_i_1_n_4 ,\loopWidth_reg_745_reg[7]_i_1_n_5 ,\loopWidth_reg_745_reg[7]_i_1_n_6 ,\loopWidth_reg_745_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\int_WidthIn_reg[15]_0 [7:4]));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_772[3]_i_2 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(v_hcresampler_core_U0_bPassThru_dout),
        .O(\loopWidth_reg_772[3]_i_2_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_772_reg[11]_i_1 
       (.CI(\loopWidth_reg_772_reg[7]_i_1_n_4 ),
        .CO({\loopWidth_reg_772_reg[11]_i_1_n_4 ,\loopWidth_reg_772_reg[11]_i_1_n_5 ,\loopWidth_reg_772_reg[11]_i_1_n_6 ,\loopWidth_reg_772_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[15]_1 [11:8]),
        .S(\int_WidthOut_reg[15]_0 [11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_772_reg[15]_i_1 
       (.CI(\loopWidth_reg_772_reg[11]_i_1_n_4 ),
        .CO({\NLW_loopWidth_reg_772_reg[15]_i_1_CO_UNCONNECTED [3],\loopWidth_reg_772_reg[15]_i_1_n_5 ,\loopWidth_reg_772_reg[15]_i_1_n_6 ,\loopWidth_reg_772_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[15]_1 [15:12]),
        .S(\int_WidthOut_reg[15]_0 [15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_772_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopWidth_reg_772_reg[3]_i_1_n_4 ,\loopWidth_reg_772_reg[3]_i_1_n_5 ,\loopWidth_reg_772_reg[3]_i_1_n_6 ,\loopWidth_reg_772_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_WidthOut_reg[15]_0 [1],1'b0}),
        .O(\int_WidthOut_reg[15]_1 [3:0]),
        .S({\int_WidthOut_reg[15]_0 [3:2],\loopWidth_reg_772[3]_i_2_n_4 ,\int_WidthOut_reg[15]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_772_reg[7]_i_1 
       (.CI(\loopWidth_reg_772_reg[3]_i_1_n_4 ),
        .CO({\loopWidth_reg_772_reg[7]_i_1_n_4 ,\loopWidth_reg_772_reg[7]_i_1_n_5 ,\loopWidth_reg_772_reg[7]_i_1_n_6 ,\loopWidth_reg_772_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[15]_1 [7:4]),
        .S(\int_WidthOut_reg[15]_0 [7:4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I1(int_ap_start_reg_0),
        .I2(bPassThruVcr_c_full_n),
        .O(ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[3]_i_4__0 
       (.I0(\int_Height_reg[15]_1 ),
        .I1(internal_full_n_reg),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hAC35930A990050C9)) 
    \q0[0]_i_1 
       (.I0(ColorModeOut[0]),
        .I1(\q0_reg[0] ),
        .I2(ColorModeOut[1]),
        .I3(ColorModeOut[3]),
        .I4(\q0_reg[0]_0 ),
        .I5(ColorModeOut[2]),
        .O(\int_ColorModeOut_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h3C4B06424260C3B4)) 
    \q0[1]_i_2 
       (.I0(ColorModeOut[0]),
        .I1(\q0_reg[0] ),
        .I2(ColorModeOut[3]),
        .I3(ColorModeOut[2]),
        .I4(ColorModeOut[1]),
        .I5(\q0_reg[0]_0 ),
        .O(\int_ColorModeOut_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_0_0_i_1
       (.I0(DOBDO[16]),
        .I1(p_reg_reg),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[0]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_1),
        .O(hfltCoeff_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_10_10_i_1
       (.I0(DOBDO[26]),
        .I1(p_reg_reg_20),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[10]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_21),
        .O(hfltCoeff_q0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_11_11_i_1
       (.I0(DOBDO[27]),
        .I1(p_reg_reg_22),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[11]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_23),
        .O(hfltCoeff_q0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_12_12_i_1
       (.I0(DOBDO[28]),
        .I1(p_reg_reg_24),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[12]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_25),
        .O(hfltCoeff_q0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_13_13_i_1
       (.I0(DOBDO[29]),
        .I1(p_reg_reg_26),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[13]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_27),
        .O(hfltCoeff_q0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_14_14_i_1
       (.I0(DOBDO[30]),
        .I1(p_reg_reg_28),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[14]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_29),
        .O(hfltCoeff_q0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_15_15_i_1
       (.I0(DOBDO[31]),
        .I1(p_reg_reg_30),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[15]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_31),
        .O(hfltCoeff_q0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_1_1_i_1
       (.I0(DOBDO[17]),
        .I1(p_reg_reg_2),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[1]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_3),
        .O(hfltCoeff_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_2_2_i_1
       (.I0(DOBDO[18]),
        .I1(p_reg_reg_4),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[2]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_5),
        .O(hfltCoeff_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_3_3_i_1
       (.I0(DOBDO[19]),
        .I1(p_reg_reg_6),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[3]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_7),
        .O(hfltCoeff_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_4_4_i_1
       (.I0(DOBDO[20]),
        .I1(p_reg_reg_8),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[4]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_9),
        .O(hfltCoeff_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_5_5_i_1
       (.I0(DOBDO[21]),
        .I1(p_reg_reg_10),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[5]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_11),
        .O(hfltCoeff_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_6_6_i_1
       (.I0(DOBDO[22]),
        .I1(p_reg_reg_12),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[6]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_13),
        .O(hfltCoeff_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_7_7_i_1
       (.I0(DOBDO[23]),
        .I1(p_reg_reg_14),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[7]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_15),
        .O(hfltCoeff_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_8_8_i_1
       (.I0(DOBDO[24]),
        .I1(p_reg_reg_16),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[8]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_17),
        .O(hfltCoeff_q0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_9_9_i_1
       (.I0(DOBDO[25]),
        .I1(p_reg_reg_18),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[9]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_19),
        .O(hfltCoeff_q0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(ColorModeOut[0]),
        .I1(\int_WidthIn_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ColorMode_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_4_[0] ),
        .O(\rdata[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata[0]_i_6_n_4 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata_reg[0]_i_7_n_4 ),
        .I5(\rdata[15]_i_3_n_4 ),
        .O(\rdata[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(int_gie_reg_n_4),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\rdata[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(\int_PixelRate_reg_n_4_[0] ),
        .I1(Q[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(ap_start),
        .O(\rdata[0]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[10]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[10]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[10] ),
        .I1(Q[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [10]),
        .O(\rdata[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[11]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[11]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[11] ),
        .I1(Q[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [11]),
        .O(\rdata[11]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[12]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[12]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[12] ),
        .I1(Q[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [12]),
        .O(\rdata[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[13]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[13] ),
        .I1(Q[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [13]),
        .O(\rdata[13]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[14]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[14] ),
        .I1(Height[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [14]),
        .O(\rdata[14]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[15]_i_6_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[15]_i_3 
       (.I0(s_axi_CTRL_ARADDR[14]),
        .I1(\rdata[15]_i_7_n_4 ),
        .I2(s_axi_CTRL_ARADDR[12]),
        .I3(s_axi_CTRL_ARADDR[13]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[15]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_6 
       (.I0(\int_PixelRate_reg_n_4_[15] ),
        .I1(Height[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [15]),
        .O(\rdata[15]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[16] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[16]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[17] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[17]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[18] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[18]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[19] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[19]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg_n_4_[1] ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_reg[1]_i_4_n_4 ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(\int_PixelRate_reg_n_4_[1] ),
        .I1(Q[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[1]),
        .O(\rdata[1]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(ColorModeOut[1]),
        .I1(\int_WidthIn_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ColorMode_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_4_[1] ),
        .O(\rdata[1]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[20] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[20]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[21] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[21]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[22] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[22]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[23] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[23]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[24] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[24]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[25] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[25]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[26] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[26]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[27] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[27]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[28] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[28]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[29] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[29]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[2] ),
        .I1(Q[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[2]),
        .O(\rdata[2]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_9 
       (.I0(ColorModeOut[2]),
        .I1(\int_WidthIn_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [2]),
        .O(\rdata[2]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[30] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[30]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(int_phasesH_read),
        .I4(int_hfltCoeff_read),
        .O(\rdata[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_10 
       (.I0(s_axi_CTRL_WVALID),
        .I1(int_hfltCoeff_write_reg_n_4),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_CTRL_ARVALID),
        .O(s_axi_CTRL_WVALID_0));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_13 
       (.I0(int_phasesH_write_reg_n_4),
        .I1(s_axi_CTRL_WVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_CTRL_ARVALID),
        .O(int_phasesH_write_reg_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[31] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[31]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rdata[31]_i_9 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[3]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[3] ),
        .I1(Q[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[3]),
        .O(\rdata[3]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_9 
       (.I0(ColorModeOut[3]),
        .I1(\int_WidthIn_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [3]),
        .O(\rdata[3]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[4] ),
        .I1(Q[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [4]),
        .O(\rdata[4]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_9 
       (.I0(ColorModeOut[4]),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [4]),
        .O(\rdata[4]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[5]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[5] ),
        .I1(Q[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [5]),
        .O(\rdata[5]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_9 
       (.I0(ColorModeOut[5]),
        .I1(\int_WidthIn_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [5]),
        .O(\rdata[5]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[6]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[6] ),
        .I1(Q[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [6]),
        .O(\rdata[6]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_9 
       (.I0(ColorModeOut[6]),
        .I1(\int_WidthIn_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [6]),
        .O(\rdata[6]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[7]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[7] ),
        .I1(Q[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[7]),
        .O(\rdata[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_9 
       (.I0(ColorModeOut[7]),
        .I1(\int_WidthIn_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [7]),
        .O(\rdata[7]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[8]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[8]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[8] ),
        .I1(Q[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [8]),
        .O(\rdata[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[9]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[9]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[9] ),
        .I1(Q[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [9]),
        .O(\rdata[9]_i_4_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_99),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_7 
       (.I0(\rdata[0]_i_9_n_4 ),
        .I1(\rdata[0]_i_10_n_4 ),
        .O(\rdata_reg[0]_i_7_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_89),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_88),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_87),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_86),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_85),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_84),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_83),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_82),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_81),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_80),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_98),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_4 
       (.I0(\rdata[1]_i_7_n_4 ),
        .I1(\rdata[1]_i_8_n_4 ),
        .O(\rdata_reg[1]_i_4_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_79),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_78),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_77),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_76),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_75),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_74),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_73),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_72),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_71),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_70),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_97),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_8_n_4 ),
        .I1(\rdata[2]_i_9_n_4 ),
        .O(\rdata_reg[2]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_69),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_68),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_96),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_8_n_4 ),
        .I1(\rdata[3]_i_9_n_4 ),
        .O(\rdata_reg[3]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_95),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_8_n_4 ),
        .I1(\rdata[4]_i_9_n_4 ),
        .O(\rdata_reg[4]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_94),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_8_n_4 ),
        .I1(\rdata[5]_i_9_n_4 ),
        .O(\rdata_reg[5]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_93),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  MUXF7 \rdata_reg[6]_i_6 
       (.I0(\rdata[6]_i_8_n_4 ),
        .I1(\rdata[6]_i_9_n_4 ),
        .O(\rdata_reg[6]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_92),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\rdata[7]_i_9_n_4 ),
        .O(\rdata_reg[7]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_91),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_90),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_RREADY),
        .I3(int_hfltCoeff_read),
        .I4(int_phasesH_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_4 ),
        .Q(rstate[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(int_hfltCoeff_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_phasesH_read),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'h44404444)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_CTRL_ARVALID),
        .O(s_axi_CTRL_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[14]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_CTRL_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[12]),
        .Q(\waddr_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[13]),
        .Q(\waddr_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[14] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[14]),
        .Q(\waddr_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_CTRL_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_BREADY),
        .O(\wstate[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_4 ),
        .Q(wstate[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_4 ),
        .Q(wstate[1]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    ar_hs,
    \rdata_reg[0] ,
    \rdata_reg[31] ,
    \rdata_reg[0]_0 ,
    int_hfltCoeff_read,
    \rdata_reg[0]_1 ,
    s_axi_CTRL_ARADDR,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    s_axi_CTRL_ARVALID,
    rstate,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[31]_2 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    wstate,
    \gen_write[1].mem_reg_0 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input ar_hs;
  input \rdata_reg[0] ;
  input \rdata_reg[31] ;
  input \rdata_reg[0]_0 ;
  input int_hfltCoeff_read;
  input \rdata_reg[0]_1 ;
  input [1:0]s_axi_CTRL_ARADDR;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[31]_2 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_11_n_4 ;
  wire \gen_write[1].mem_reg_i_12_n_4 ;
  wire \gen_write[1].mem_reg_i_13_n_4 ;
  wire \gen_write[1].mem_reg_i_14_n_4 ;
  wire int_hfltCoeff_read;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[10]_i_3_n_4 ;
  wire \rdata[11]_i_3_n_4 ;
  wire \rdata[12]_i_3_n_4 ;
  wire \rdata[13]_i_3_n_4 ;
  wire \rdata[14]_i_3_n_4 ;
  wire \rdata[15]_i_4_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[8]_i_3_n_4 ;
  wire \rdata[9]_i_3_n_4 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "int_hfltCoeff/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_CTRL_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_11_n_4 ,\gen_write[1].mem_reg_i_12_n_4 ,\gen_write[1].mem_reg_i_13_n_4 ,\gen_write[1].mem_reg_i_14_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_14_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[0]_i_2 
       (.I0(DOADO[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[0]_1 ),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[10]_i_3_n_4 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[10]_i_3 
       (.I0(DOADO[10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[10]_1 ),
        .O(\rdata[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[11]_i_3_n_4 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[11]_i_3 
       (.I0(DOADO[11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[11]_1 ),
        .O(\rdata[11]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[12]_i_3_n_4 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[12]_i_3 
       (.I0(DOADO[12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[12]_1 ),
        .O(\rdata[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[13]_i_3_n_4 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[13]_i_3 
       (.I0(DOADO[13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[13]_1 ),
        .O(\rdata[13]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[14]_i_3_n_4 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[14]_i_3 
       (.I0(DOADO[14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[14]_1 ),
        .O(\rdata[14]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[15]_i_4_n_4 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_4 
       (.I0(DOADO[15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[15]_1 ),
        .O(\rdata[15]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[16]_i_2 
       (.I0(DOADO[16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[16]_1 ),
        .O(\rdata[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[17]_i_2 
       (.I0(DOADO[17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[17]_1 ),
        .O(\rdata[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[18]_i_2 
       (.I0(DOADO[18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[18]_1 ),
        .O(\rdata[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[19]_i_2 
       (.I0(DOADO[19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[19]_1 ),
        .O(\rdata[19]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_0 ),
        .I4(ar_hs),
        .I5(\rdata[1]_i_3_n_4 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[1]_i_3 
       (.I0(DOADO[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1]_1 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[1]_2 ),
        .O(\rdata[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[20]_i_2 
       (.I0(DOADO[20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[20]_1 ),
        .O(\rdata[20]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[21]_i_2 
       (.I0(DOADO[21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[21]_1 ),
        .O(\rdata[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[22]_i_2 
       (.I0(DOADO[22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[22]_1 ),
        .O(\rdata[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[23]_i_2 
       (.I0(DOADO[23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[23]_1 ),
        .O(\rdata[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[24]_i_2 
       (.I0(DOADO[24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[24]_1 ),
        .O(\rdata[24]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[25]_i_2 
       (.I0(DOADO[25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[25]_1 ),
        .O(\rdata[25]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[26]_i_2 
       (.I0(DOADO[26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[26]_1 ),
        .O(\rdata[26]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[27]_i_2 
       (.I0(DOADO[27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[27]_1 ),
        .O(\rdata[27]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[28]_i_2 
       (.I0(DOADO[28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[28]_1 ),
        .O(\rdata[28]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[29]_i_2 
       (.I0(DOADO[29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[29]_1 ),
        .O(\rdata[29]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[2]_i_2 
       (.I0(DOADO[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[2]_1 ),
        .O(\rdata[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[30]_i_2 
       (.I0(DOADO[30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[30]_1 ),
        .O(\rdata[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_4 
       (.I0(DOADO[31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_1 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[31]_2 ),
        .O(\rdata[31]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[3]_i_2 
       (.I0(DOADO[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[3]_1 ),
        .O(\rdata[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[4]_i_2 
       (.I0(DOADO[4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[4]_1 ),
        .O(\rdata[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[5]_i_2 
       (.I0(DOADO[5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[5]_1 ),
        .O(\rdata[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[6]_i_2 
       (.I0(DOADO[6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[6]_1 ),
        .O(\rdata[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[7]_1 ),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[8]_i_3_n_4 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[8]_i_3 
       (.I0(DOADO[8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[8]_1 ),
        .O(\rdata[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[9]_i_3 
       (.I0(DOADO[9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[9]_1 ),
        .O(\rdata[9]_i_3_n_4 ));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(\rdata_reg[0] ),
        .O(D[0]),
        .S(ar_hs));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(\rdata_reg[16] ),
        .O(D[16]),
        .S(ar_hs));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(\rdata_reg[17] ),
        .O(D[17]),
        .S(ar_hs));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(\rdata_reg[18] ),
        .O(D[18]),
        .S(ar_hs));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(\rdata_reg[19] ),
        .O(D[19]),
        .S(ar_hs));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(\rdata_reg[20] ),
        .O(D[20]),
        .S(ar_hs));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(\rdata_reg[21] ),
        .O(D[21]),
        .S(ar_hs));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(\rdata_reg[22] ),
        .O(D[22]),
        .S(ar_hs));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(\rdata_reg[23] ),
        .O(D[23]),
        .S(ar_hs));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(\rdata_reg[24] ),
        .O(D[24]),
        .S(ar_hs));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(\rdata_reg[25] ),
        .O(D[25]),
        .S(ar_hs));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(\rdata_reg[26] ),
        .O(D[26]),
        .S(ar_hs));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(\rdata_reg[27] ),
        .O(D[27]),
        .S(ar_hs));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(\rdata_reg[28] ),
        .O(D[28]),
        .S(ar_hs));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(\rdata_reg[29] ),
        .O(D[29]),
        .S(ar_hs));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(\rdata_reg[2] ),
        .O(D[2]),
        .S(ar_hs));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(\rdata_reg[30] ),
        .O(D[30]),
        .S(ar_hs));
  MUXF7 \rdata_reg[31]_i_2 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(\rdata_reg[31]_0 ),
        .O(D[31]),
        .S(ar_hs));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(\rdata_reg[3] ),
        .O(D[3]),
        .S(ar_hs));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata_reg[4] ),
        .O(D[4]),
        .S(ar_hs));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata_reg[5] ),
        .O(D[5]),
        .S(ar_hs));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(\rdata_reg[6] ),
        .O(D[6]),
        .S(ar_hs));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(\rdata_reg[7] ),
        .O(D[7]),
        .S(ar_hs));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_CTRL_s_axi_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi_ram__parameterized0
   (\gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    ADDRARDADDR,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    \gen_write[1].mem_reg_6 ,
    \gen_write[1].mem_reg_7 ,
    \gen_write[1].mem_reg_8 ,
    \gen_write[1].mem_reg_9 ,
    \gen_write[1].mem_reg_10 ,
    \gen_write[1].mem_reg_11 ,
    \gen_write[1].mem_reg_12 ,
    \gen_write[1].mem_reg_13 ,
    \gen_write[1].mem_reg_14 ,
    \gen_write[1].mem_reg_15 ,
    \gen_write[1].mem_reg_16 ,
    \gen_write[1].mem_reg_17 ,
    \gen_write[1].mem_reg_18 ,
    \gen_write[1].mem_reg_19 ,
    \gen_write[1].mem_reg_20 ,
    \gen_write[1].mem_reg_21 ,
    \gen_write[1].mem_reg_22 ,
    \gen_write[1].mem_reg_23 ,
    \gen_write[1].mem_reg_24 ,
    \gen_write[1].mem_reg_25 ,
    \gen_write[1].mem_reg_26 ,
    \gen_write[1].mem_reg_27 ,
    \gen_write[1].mem_reg_28 ,
    \gen_write[1].mem_reg_29 ,
    \gen_write[1].mem_reg_30 ,
    \gen_write[1].mem_reg_31 ,
    \gen_write[1].mem_reg_32 ,
    \gen_write[1].mem_reg_33 ,
    ar_hs,
    ap_clk,
    hscale_core_polyphase_U0_phasesH_address0,
    s_axi_CTRL_WDATA,
    \rdata[0]_i_2 ,
    \rdata[0]_i_2_0 ,
    \rdata[1]_i_3 ,
    \rdata[2]_i_2 ,
    \rdata[3]_i_2 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata[7]_i_2 ,
    \rdata[8]_i_3 ,
    \rdata[9]_i_3 ,
    \rdata[10]_i_3 ,
    \rdata[11]_i_3 ,
    \rdata[12]_i_3 ,
    \rdata[13]_i_3 ,
    \rdata[14]_i_3 ,
    \rdata[15]_i_4 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    wstate,
    \gen_write[1].mem_reg_34 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    rstate,
    Q);
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [17:0]\gen_write[1].mem_reg_1 ;
  output [7:0]ADDRARDADDR;
  output \gen_write[1].mem_reg_2 ;
  output \gen_write[1].mem_reg_3 ;
  output \gen_write[1].mem_reg_4 ;
  output \gen_write[1].mem_reg_5 ;
  output \gen_write[1].mem_reg_6 ;
  output \gen_write[1].mem_reg_7 ;
  output \gen_write[1].mem_reg_8 ;
  output \gen_write[1].mem_reg_9 ;
  output \gen_write[1].mem_reg_10 ;
  output \gen_write[1].mem_reg_11 ;
  output \gen_write[1].mem_reg_12 ;
  output \gen_write[1].mem_reg_13 ;
  output \gen_write[1].mem_reg_14 ;
  output \gen_write[1].mem_reg_15 ;
  output \gen_write[1].mem_reg_16 ;
  output \gen_write[1].mem_reg_17 ;
  output \gen_write[1].mem_reg_18 ;
  output \gen_write[1].mem_reg_19 ;
  output \gen_write[1].mem_reg_20 ;
  output \gen_write[1].mem_reg_21 ;
  output \gen_write[1].mem_reg_22 ;
  output \gen_write[1].mem_reg_23 ;
  output \gen_write[1].mem_reg_24 ;
  output \gen_write[1].mem_reg_25 ;
  output \gen_write[1].mem_reg_26 ;
  output \gen_write[1].mem_reg_27 ;
  output \gen_write[1].mem_reg_28 ;
  output \gen_write[1].mem_reg_29 ;
  output \gen_write[1].mem_reg_30 ;
  output \gen_write[1].mem_reg_31 ;
  output \gen_write[1].mem_reg_32 ;
  output \gen_write[1].mem_reg_33 ;
  output ar_hs;
  input ap_clk;
  input [9:0]hscale_core_polyphase_U0_phasesH_address0;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata[0]_i_2 ;
  input \rdata[0]_i_2_0 ;
  input \rdata[1]_i_3 ;
  input \rdata[2]_i_2 ;
  input \rdata[3]_i_2 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata[7]_i_2 ;
  input \rdata[8]_i_3 ;
  input \rdata[9]_i_3 ;
  input \rdata[10]_i_3 ;
  input \rdata[11]_i_3 ;
  input \rdata[12]_i_3 ;
  input \rdata[13]_i_3 ;
  input \rdata[14]_i_3 ;
  input \rdata[15]_i_4 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_34 ;
  input [9:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input [9:0]Q;

  wire [7:0]ADDRARDADDR;
  wire [9:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [17:0]\gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_10 ;
  wire \gen_write[1].mem_reg_11 ;
  wire \gen_write[1].mem_reg_12 ;
  wire \gen_write[1].mem_reg_13 ;
  wire \gen_write[1].mem_reg_14 ;
  wire \gen_write[1].mem_reg_15 ;
  wire \gen_write[1].mem_reg_16 ;
  wire \gen_write[1].mem_reg_17 ;
  wire \gen_write[1].mem_reg_18 ;
  wire \gen_write[1].mem_reg_19 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_20 ;
  wire \gen_write[1].mem_reg_21 ;
  wire \gen_write[1].mem_reg_22 ;
  wire \gen_write[1].mem_reg_23 ;
  wire \gen_write[1].mem_reg_24 ;
  wire \gen_write[1].mem_reg_25 ;
  wire \gen_write[1].mem_reg_26 ;
  wire \gen_write[1].mem_reg_27 ;
  wire \gen_write[1].mem_reg_28 ;
  wire \gen_write[1].mem_reg_29 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_30 ;
  wire \gen_write[1].mem_reg_31 ;
  wire \gen_write[1].mem_reg_32 ;
  wire \gen_write[1].mem_reg_33 ;
  wire \gen_write[1].mem_reg_34 ;
  wire \gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_6 ;
  wire \gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_9 ;
  wire \gen_write[1].mem_reg_i_13__0_n_4 ;
  wire \gen_write[1].mem_reg_i_14__0_n_4 ;
  wire \gen_write[1].mem_reg_i_15_n_4 ;
  wire \gen_write[1].mem_reg_i_16_n_4 ;
  wire \gen_write[1].mem_reg_n_40 ;
  wire \gen_write[1].mem_reg_n_41 ;
  wire \gen_write[1].mem_reg_n_42 ;
  wire \gen_write[1].mem_reg_n_43 ;
  wire \gen_write[1].mem_reg_n_44 ;
  wire \gen_write[1].mem_reg_n_45 ;
  wire \gen_write[1].mem_reg_n_46 ;
  wire \gen_write[1].mem_reg_n_56 ;
  wire \gen_write[1].mem_reg_n_57 ;
  wire \gen_write[1].mem_reg_n_58 ;
  wire \gen_write[1].mem_reg_n_59 ;
  wire \gen_write[1].mem_reg_n_60 ;
  wire \gen_write[1].mem_reg_n_61 ;
  wire \gen_write[1].mem_reg_n_62 ;
  wire [9:0]hscale_core_polyphase_U0_phasesH_address0;
  wire [9:8]int_phasesH_address1;
  wire \rdata[0]_i_2 ;
  wire \rdata[0]_i_2_0 ;
  wire \rdata[10]_i_3 ;
  wire \rdata[11]_i_3 ;
  wire \rdata[12]_i_3 ;
  wire \rdata[13]_i_3 ;
  wire \rdata[14]_i_3 ;
  wire \rdata[15]_i_4 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[1]_i_3 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[2]_i_2 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[3]_i_2 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[7]_i_2 ;
  wire \rdata[8]_i_3 ;
  wire \rdata[9]_i_3 ;
  wire [1:0]rstate;
  wire [9:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "int_phasesH/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,int_phasesH_address1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,hscale_core_polyphase_U0_phasesH_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_CTRL_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\gen_write[1].mem_reg_0 ),
        .DOBDO({\gen_write[1].mem_reg_n_40 ,\gen_write[1].mem_reg_n_41 ,\gen_write[1].mem_reg_n_42 ,\gen_write[1].mem_reg_n_43 ,\gen_write[1].mem_reg_n_44 ,\gen_write[1].mem_reg_n_45 ,\gen_write[1].mem_reg_n_46 ,\gen_write[1].mem_reg_1 [17:9],\gen_write[1].mem_reg_n_56 ,\gen_write[1].mem_reg_n_57 ,\gen_write[1].mem_reg_n_58 ,\gen_write[1].mem_reg_n_59 ,\gen_write[1].mem_reg_n_60 ,\gen_write[1].mem_reg_n_61 ,\gen_write[1].mem_reg_n_62 ,\gen_write[1].mem_reg_1 [8:0]}),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_13__0_n_4 ,\gen_write[1].mem_reg_i_14__0_n_4 ,\gen_write[1].mem_reg_i_15_n_4 ,\gen_write[1].mem_reg_i_16_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_13__0 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_34 ),
        .O(\gen_write[1].mem_reg_i_13__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_14__0 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_34 ),
        .O(\gen_write[1].mem_reg_i_14__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_34 ),
        .O(\gen_write[1].mem_reg_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_34 ),
        .O(\gen_write[1].mem_reg_i_16_n_4 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_1__0 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[9]),
        .O(int_phasesH_address1[9]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2__0 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[8]),
        .O(int_phasesH_address1[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [0]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[0]_i_2_0 ),
        .O(\gen_write[1].mem_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [10]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[10]_i_3 ),
        .O(\gen_write[1].mem_reg_12 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [11]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[11]_i_3 ),
        .O(\gen_write[1].mem_reg_13 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [12]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[12]_i_3 ),
        .O(\gen_write[1].mem_reg_14 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [13]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[13]_i_3 ),
        .O(\gen_write[1].mem_reg_15 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [14]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[14]_i_3 ),
        .O(\gen_write[1].mem_reg_16 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_9 
       (.I0(\gen_write[1].mem_reg_0 [15]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[15]_i_4 ),
        .O(\gen_write[1].mem_reg_17 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[16]_i_2 ),
        .O(\gen_write[1].mem_reg_18 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[17]_i_2 ),
        .O(\gen_write[1].mem_reg_19 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [18]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[18]_i_2 ),
        .O(\gen_write[1].mem_reg_20 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [19]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[19]_i_2 ),
        .O(\gen_write[1].mem_reg_21 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [1]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[1]_i_3 ),
        .O(\gen_write[1].mem_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [20]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[20]_i_2 ),
        .O(\gen_write[1].mem_reg_22 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [21]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[21]_i_2 ),
        .O(\gen_write[1].mem_reg_23 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [22]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[22]_i_2 ),
        .O(\gen_write[1].mem_reg_24 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [23]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[23]_i_2 ),
        .O(\gen_write[1].mem_reg_25 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [24]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[24]_i_2 ),
        .O(\gen_write[1].mem_reg_26 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [25]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[25]_i_2 ),
        .O(\gen_write[1].mem_reg_27 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [26]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[26]_i_2 ),
        .O(\gen_write[1].mem_reg_28 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [27]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[27]_i_2 ),
        .O(\gen_write[1].mem_reg_29 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [28]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[28]_i_2 ),
        .O(\gen_write[1].mem_reg_30 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [29]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[29]_i_2 ),
        .O(\gen_write[1].mem_reg_31 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [2]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[2]_i_2 ),
        .O(\gen_write[1].mem_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [30]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[30]_i_2 ),
        .O(\gen_write[1].mem_reg_32 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_8 
       (.I0(\gen_write[1].mem_reg_0 [31]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[31]_i_4 ),
        .O(\gen_write[1].mem_reg_33 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [3]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[3]_i_2 ),
        .O(\gen_write[1].mem_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [4]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[4]_i_2 ),
        .O(\gen_write[1].mem_reg_6 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [5]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[5]_i_2 ),
        .O(\gen_write[1].mem_reg_7 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [6]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[6]_i_2 ),
        .O(\gen_write[1].mem_reg_8 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [7]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[7]_i_2 ),
        .O(\gen_write[1].mem_reg_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [8]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[8]_i_3 ),
        .O(\gen_write[1].mem_reg_10 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [9]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[9]_i_3 ),
        .O(\gen_write[1].mem_reg_11 ));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    MultiPixStream2AXIvideo_U0_ap_done,
    Q,
    \i_reg_190_reg[1]_0 ,
    \add_ln1342_reg_483_reg[0]_0 ,
    \j_reg_227_reg[10]_0 ,
    \j_reg_227_reg[0]_0 ,
    \j_reg_227_reg[6]_0 ,
    \i_1_reg_202_reg[6]_0 ,
    \i_1_reg_202_reg[9]_0 ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    mOutPtr110_out,
    \B_V_data_1_state_reg[0]_0 ,
    \j_reg_227_reg[5]_0 ,
    \trunc_ln215_reg_502_reg[1]_0 ,
    \trunc_ln215_1_reg_507_reg[1]_0 ,
    \trunc_ln215_2_reg_512_reg[1]_0 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    \icmp_ln1351_reg_531_reg[0]_0 ,
    m_axis_video_TREADY,
    stream_out_420_empty_n,
    \j_reg_227_reg[10]_1 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \axi_last_V_reg_535[0]_i_4_0 ,
    \axi_last_V_reg_535_reg[0]_i_2 ,
    \j_reg_227_reg[10]_i_4 ,
    \axi_last_V_reg_535_reg[0]_0 ,
    \mOutPtr_reg[4] ,
    D,
    \B_V_data_1_payload_B_reg[23] );
  output \B_V_data_1_state_reg[0] ;
  output MultiPixStream2AXIvideo_U0_stream_out_420_read;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]Q;
  output \i_reg_190_reg[1]_0 ;
  output \add_ln1342_reg_483_reg[0]_0 ;
  output [7:0]\j_reg_227_reg[10]_0 ;
  output [0:0]\j_reg_227_reg[0]_0 ;
  output [1:0]\j_reg_227_reg[6]_0 ;
  output [0:0]\i_1_reg_202_reg[6]_0 ;
  output [6:0]\i_1_reg_202_reg[9]_0 ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output mOutPtr110_out;
  output \B_V_data_1_state_reg[0]_0 ;
  output \j_reg_227_reg[5]_0 ;
  output [1:0]\trunc_ln215_reg_502_reg[1]_0 ;
  output [1:0]\trunc_ln215_1_reg_507_reg[1]_0 ;
  output [1:0]\trunc_ln215_2_reg_512_reg[1]_0 ;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\icmp_ln1351_reg_531_reg[0]_0 ;
  input m_axis_video_TREADY;
  input stream_out_420_empty_n;
  input [0:0]\j_reg_227_reg[10]_1 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [6:0]\axi_last_V_reg_535[0]_i_4_0 ;
  input \axi_last_V_reg_535_reg[0]_i_2 ;
  input [2:0]\j_reg_227_reg[10]_i_4 ;
  input [0:0]\axi_last_V_reg_535_reg[0]_0 ;
  input \mOutPtr_reg[4] ;
  input [1:0]D;
  input [23:0]\B_V_data_1_payload_B_reg[23] ;

  wire [23:0]\B_V_data_1_payload_B_reg[23] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [1:0]add_ln1342_fu_283_p2;
  wire [1:0]add_ln1342_reg_483;
  wire \add_ln1342_reg_483[1]_i_2_n_4 ;
  wire \add_ln1342_reg_483_reg[0]_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state9;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2_reg_n_4;
  wire ap_rst_n;
  wire axi_last_V_reg_535;
  wire [6:0]\axi_last_V_reg_535[0]_i_4_0 ;
  wire \axi_last_V_reg_535[0]_i_9_n_4 ;
  wire [0:0]\axi_last_V_reg_535_reg[0]_0 ;
  wire \axi_last_V_reg_535_reg[0]_i_2 ;
  wire clear;
  wire i_1_reg_202;
  wire [0:0]\i_1_reg_202_reg[6]_0 ;
  wire [6:0]\i_1_reg_202_reg[9]_0 ;
  wire \i_1_reg_202_reg_n_4_[6] ;
  wire \i_1_reg_202_reg_n_4_[7] ;
  wire \i_1_reg_202_reg_n_4_[8] ;
  wire [9:0]i_2_fu_354_p2;
  wire [9:0]i_2_reg_517;
  wire i_2_reg_5170;
  wire \i_2_reg_517[2]_i_1_n_4 ;
  wire \i_2_reg_517[5]_i_1_n_4 ;
  wire \i_2_reg_517[9]_i_3_n_4 ;
  wire \i_reg_190[0]_i_1_n_4 ;
  wire \i_reg_190[1]_i_1_n_4 ;
  wire \i_reg_190_reg[1]_0 ;
  wire \i_reg_190_reg_n_4_[0] ;
  wire \i_reg_190_reg_n_4_[1] ;
  wire icmp_ln1342_reg_488;
  wire \icmp_ln1342_reg_488[0]_i_1_n_4 ;
  wire \icmp_ln1351_reg_531_pp1_iter1_reg_reg_n_4_[0] ;
  wire [0:0]\icmp_ln1351_reg_531_reg[0]_0 ;
  wire \icmp_ln1351_reg_531_reg_n_4_[0] ;
  wire [10:0]j_1_fu_365_p2;
  wire \j_reg_227[10]_i_6_n_4 ;
  wire \j_reg_227[3]_i_1_n_4 ;
  wire \j_reg_227[4]_i_1_n_4 ;
  wire \j_reg_227[5]_i_1_n_4 ;
  wire \j_reg_227[6]_i_1_n_4 ;
  wire \j_reg_227[7]_i_1_n_4 ;
  wire \j_reg_227[7]_i_2_n_4 ;
  wire \j_reg_227[8]_i_1_n_4 ;
  wire [2:0]j_reg_227_reg;
  wire [0:0]\j_reg_227_reg[0]_0 ;
  wire [7:0]\j_reg_227_reg[10]_0 ;
  wire [0:0]\j_reg_227_reg[10]_1 ;
  wire [2:0]\j_reg_227_reg[10]_i_4 ;
  wire \j_reg_227_reg[5]_0 ;
  wire [1:0]\j_reg_227_reg[6]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire mapComp_U_n_10;
  wire mapComp_U_n_11;
  wire mapComp_U_n_12;
  wire mapComp_U_n_7;
  wire mapComp_U_n_8;
  wire mapComp_U_n_9;
  wire mapComp_ce0;
  wire [1:0]map_V_0_038_fu_112_reg;
  wire [1:0]map_V_1_039_fu_116_reg;
  wire [1:0]map_V_2_040_fu_120_reg;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire sof_2_reg_238;
  wire sof_reg_213;
  wire \sof_reg_213[0]_i_1_n_4 ;
  wire stream_out_420_empty_n;
  wire [1:0]\trunc_ln215_1_reg_507_reg[1]_0 ;
  wire [1:0]\trunc_ln215_2_reg_512_reg[1]_0 ;
  wire [1:0]\trunc_ln215_reg_502_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln1342_reg_483[0]_i_1 
       (.I0(\i_reg_190_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1342_reg_488),
        .I3(add_ln1342_reg_483[0]),
        .O(add_ln1342_fu_283_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \add_ln1342_reg_483[1]_i_1 
       (.I0(add_ln1342_reg_483[1]),
        .I1(\i_reg_190_reg_n_4_[1] ),
        .I2(\i_reg_190_reg_n_4_[0] ),
        .I3(\add_ln1342_reg_483[1]_i_2_n_4 ),
        .I4(add_ln1342_reg_483[0]),
        .O(add_ln1342_fu_283_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \add_ln1342_reg_483[1]_i_2 
       (.I0(icmp_ln1342_reg_488),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\add_ln1342_reg_483[1]_i_2_n_4 ));
  FDRE \add_ln1342_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(mapComp_ce0),
        .D(add_ln1342_fu_283_p2[0]),
        .Q(add_ln1342_reg_483[0]),
        .R(1'b0));
  FDRE \add_ln1342_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(mapComp_ce0),
        .D(add_ln1342_fu_283_p2[1]),
        .Q(add_ln1342_reg_483[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h3F553FFF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(add_ln1342_reg_483[1]),
        .I1(\i_reg_190_reg_n_4_[1] ),
        .I2(\i_reg_190_reg_n_4_[0] ),
        .I3(\add_ln1342_reg_483[1]_i_2_n_4 ),
        .I4(add_ln1342_reg_483[0]),
        .O(\ap_CS_fsm[2]_i_2__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__0_n_4 ),
        .I2(Q),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02A2A2A20AAAAAAA)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(add_ln1342_reg_483[0]),
        .I2(\add_ln1342_reg_483[1]_i_2_n_4 ),
        .I3(\i_reg_190_reg_n_4_[0] ),
        .I4(\i_reg_190_reg_n_4_[1] ),
        .I5(add_ln1342_reg_483[1]),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp1_iter2_reg_n_4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \axi_last_V_reg_535[0]_i_10 
       (.I0(\j_reg_227_reg[10]_0 [2]),
        .I1(\axi_last_V_reg_535[0]_i_4_0 [3]),
        .O(\j_reg_227_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h4900002020490000)) 
    \axi_last_V_reg_535[0]_i_4 
       (.I0(\j_reg_227_reg[10]_0 [3]),
        .I1(\axi_last_V_reg_535[0]_i_4_0 [4]),
        .I2(\axi_last_V_reg_535_reg[0]_i_2 ),
        .I3(\axi_last_V_reg_535[0]_i_4_0 [5]),
        .I4(\axi_last_V_reg_535[0]_i_9_n_4 ),
        .I5(\j_reg_227_reg[10]_0 [4]),
        .O(\j_reg_227_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h4024020002004024)) 
    \axi_last_V_reg_535[0]_i_6 
       (.I0(j_reg_227_reg[0]),
        .I1(\axi_last_V_reg_535[0]_i_4_0 [0]),
        .I2(\axi_last_V_reg_535[0]_i_4_0 [1]),
        .I3(j_reg_227_reg[1]),
        .I4(\axi_last_V_reg_535[0]_i_4_0 [2]),
        .I5(j_reg_227_reg[2]),
        .O(\j_reg_227_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \axi_last_V_reg_535[0]_i_9 
       (.I0(\j_reg_227_reg[10]_0 [5]),
        .I1(\axi_last_V_reg_535[0]_i_4_0 [6]),
        .O(\axi_last_V_reg_535[0]_i_9_n_4 ));
  FDRE \axi_last_V_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(axi_last_V_reg_535),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_1_reg_202[9]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state9),
        .O(i_1_reg_202));
  FDRE \i_1_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[0]),
        .Q(\i_1_reg_202_reg[9]_0 [0]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[1]),
        .Q(\i_1_reg_202_reg[9]_0 [1]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[2]),
        .Q(\i_1_reg_202_reg[9]_0 [2]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[3]),
        .Q(\i_1_reg_202_reg[9]_0 [3]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[4]),
        .Q(\i_1_reg_202_reg[9]_0 [4]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[5]),
        .Q(\i_1_reg_202_reg[9]_0 [5]),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[6]),
        .Q(\i_1_reg_202_reg_n_4_[6] ),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[7]),
        .Q(\i_1_reg_202_reg_n_4_[7] ),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[8]),
        .Q(\i_1_reg_202_reg_n_4_[8] ),
        .R(i_1_reg_202));
  FDRE \i_1_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_517[9]),
        .Q(\i_1_reg_202_reg[9]_0 [6]),
        .R(i_1_reg_202));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_517[0]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [0]),
        .O(i_2_fu_354_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_517[1]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [0]),
        .I1(\i_1_reg_202_reg[9]_0 [1]),
        .O(i_2_fu_354_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_517[2]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [2]),
        .I1(\i_1_reg_202_reg[9]_0 [1]),
        .I2(\i_1_reg_202_reg[9]_0 [0]),
        .O(\i_2_reg_517[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_517[3]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [3]),
        .I1(\i_1_reg_202_reg[9]_0 [1]),
        .I2(\i_1_reg_202_reg[9]_0 [0]),
        .I3(\i_1_reg_202_reg[9]_0 [2]),
        .O(i_2_fu_354_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_517[4]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [4]),
        .I1(\i_1_reg_202_reg[9]_0 [2]),
        .I2(\i_1_reg_202_reg[9]_0 [0]),
        .I3(\i_1_reg_202_reg[9]_0 [1]),
        .I4(\i_1_reg_202_reg[9]_0 [3]),
        .O(i_2_fu_354_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_517[5]_i_1 
       (.I0(\i_1_reg_202_reg[9]_0 [5]),
        .I1(\i_1_reg_202_reg[9]_0 [4]),
        .I2(\i_1_reg_202_reg[9]_0 [2]),
        .I3(\i_1_reg_202_reg[9]_0 [0]),
        .I4(\i_1_reg_202_reg[9]_0 [1]),
        .I5(\i_1_reg_202_reg[9]_0 [3]),
        .O(\i_2_reg_517[5]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_2_reg_517[6]_i_1 
       (.I0(\i_2_reg_517[9]_i_3_n_4 ),
        .I1(\i_1_reg_202_reg[9]_0 [5]),
        .I2(\i_1_reg_202_reg_n_4_[6] ),
        .O(i_2_fu_354_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_2_reg_517[7]_i_1 
       (.I0(\i_1_reg_202_reg_n_4_[7] ),
        .I1(\i_2_reg_517[9]_i_3_n_4 ),
        .I2(\i_1_reg_202_reg[9]_0 [5]),
        .I3(\i_1_reg_202_reg_n_4_[6] ),
        .O(i_2_fu_354_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_2_reg_517[8]_i_1 
       (.I0(\i_1_reg_202_reg_n_4_[8] ),
        .I1(\i_1_reg_202_reg_n_4_[6] ),
        .I2(\i_1_reg_202_reg[9]_0 [5]),
        .I3(\i_2_reg_517[9]_i_3_n_4 ),
        .I4(\i_1_reg_202_reg_n_4_[7] ),
        .O(i_2_fu_354_p2[8]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_2_reg_517[9]_i_2 
       (.I0(\i_1_reg_202_reg[9]_0 [6]),
        .I1(\i_1_reg_202_reg_n_4_[7] ),
        .I2(\i_2_reg_517[9]_i_3_n_4 ),
        .I3(\i_1_reg_202_reg[9]_0 [5]),
        .I4(\i_1_reg_202_reg_n_4_[6] ),
        .I5(\i_1_reg_202_reg_n_4_[8] ),
        .O(i_2_fu_354_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_2_reg_517[9]_i_3 
       (.I0(\i_1_reg_202_reg[9]_0 [3]),
        .I1(\i_1_reg_202_reg[9]_0 [1]),
        .I2(\i_1_reg_202_reg[9]_0 [0]),
        .I3(\i_1_reg_202_reg[9]_0 [2]),
        .I4(\i_1_reg_202_reg[9]_0 [4]),
        .O(\i_2_reg_517[9]_i_3_n_4 ));
  FDRE \i_2_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[0]),
        .Q(i_2_reg_517[0]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[1]),
        .Q(i_2_reg_517[1]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(\i_2_reg_517[2]_i_1_n_4 ),
        .Q(i_2_reg_517[2]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[3]),
        .Q(i_2_reg_517[3]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[4]),
        .Q(i_2_reg_517[4]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(\i_2_reg_517[5]_i_1_n_4 ),
        .Q(i_2_reg_517[5]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[6]),
        .Q(i_2_reg_517[6]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[7]),
        .Q(i_2_reg_517[7]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[8]),
        .Q(i_2_reg_517[8]),
        .R(1'b0));
  FDRE \i_2_reg_517_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_5170),
        .D(i_2_fu_354_p2[9]),
        .Q(i_2_reg_517[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0CACACAC)) 
    \i_reg_190[0]_i_1 
       (.I0(\i_reg_190_reg_n_4_[0] ),
        .I1(add_ln1342_reg_483[0]),
        .I2(\add_ln1342_reg_483[1]_i_2_n_4 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(Q),
        .O(\i_reg_190[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h0CACACAC)) 
    \i_reg_190[1]_i_1 
       (.I0(\i_reg_190_reg_n_4_[1] ),
        .I1(add_ln1342_reg_483[1]),
        .I2(\add_ln1342_reg_483[1]_i_2_n_4 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(Q),
        .O(\i_reg_190[1]_i_1_n_4 ));
  FDRE \i_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_190[0]_i_1_n_4 ),
        .Q(\i_reg_190_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \i_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_190[1]_i_1_n_4 ),
        .Q(\i_reg_190_reg_n_4_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888FFFFA8080000)) 
    \icmp_ln1342_reg_488[0]_i_1 
       (.I0(\add_ln1342_reg_483_reg[0]_0 ),
        .I1(\i_reg_190_reg_n_4_[1] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln1342_reg_483[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln1342_reg_488),
        .O(\icmp_ln1342_reg_488[0]_i_1_n_4 ));
  FDRE \icmp_ln1342_reg_488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1342_reg_488[0]_i_1_n_4 ),
        .Q(icmp_ln1342_reg_488),
        .R(1'b0));
  FDRE \icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\icmp_ln1351_reg_531_pp1_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1351_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\icmp_ln1351_reg_531_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_227[0]_i_1 
       (.I0(j_reg_227_reg[0]),
        .O(j_1_fu_365_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_14 
       (.I0(j_reg_227_reg[0]),
        .I1(\axi_last_V_reg_535[0]_i_4_0 [0]),
        .I2(j_reg_227_reg[2]),
        .I3(\axi_last_V_reg_535[0]_i_4_0 [2]),
        .I4(\axi_last_V_reg_535[0]_i_4_0 [1]),
        .I5(j_reg_227_reg[1]),
        .O(\j_reg_227_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \j_reg_227[10]_i_3 
       (.I0(\j_reg_227_reg[10]_0 [7]),
        .I1(\j_reg_227_reg[10]_0 [6]),
        .I2(\j_reg_227_reg[10]_0 [5]),
        .I3(\j_reg_227_reg[10]_0 [4]),
        .I4(\j_reg_227[10]_i_6_n_4 ),
        .I5(\j_reg_227_reg[10]_0 [3]),
        .O(j_1_fu_365_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_227[10]_i_6 
       (.I0(\j_reg_227_reg[10]_0 [1]),
        .I1(j_reg_227_reg[2]),
        .I2(j_reg_227_reg[0]),
        .I3(j_reg_227_reg[1]),
        .I4(\j_reg_227_reg[10]_0 [0]),
        .I5(\j_reg_227_reg[10]_0 [2]),
        .O(\j_reg_227[10]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_227[10]_i_8 
       (.I0(\i_1_reg_202_reg_n_4_[6] ),
        .I1(\j_reg_227_reg[10]_i_4 [0]),
        .I2(\i_1_reg_202_reg_n_4_[7] ),
        .I3(\j_reg_227_reg[10]_i_4 [1]),
        .I4(\j_reg_227_reg[10]_i_4 [2]),
        .I5(\i_1_reg_202_reg_n_4_[8] ),
        .O(\i_1_reg_202_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_227[1]_i_1 
       (.I0(j_reg_227_reg[0]),
        .I1(j_reg_227_reg[1]),
        .O(j_1_fu_365_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_227[2]_i_1 
       (.I0(j_reg_227_reg[2]),
        .I1(j_reg_227_reg[0]),
        .I2(j_reg_227_reg[1]),
        .O(j_1_fu_365_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_227[3]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [0]),
        .I1(j_reg_227_reg[2]),
        .I2(j_reg_227_reg[0]),
        .I3(j_reg_227_reg[1]),
        .O(\j_reg_227[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_227[4]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [1]),
        .I1(\j_reg_227_reg[10]_0 [0]),
        .I2(j_reg_227_reg[1]),
        .I3(j_reg_227_reg[0]),
        .I4(j_reg_227_reg[2]),
        .O(\j_reg_227[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_227[5]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [2]),
        .I1(\j_reg_227_reg[10]_0 [1]),
        .I2(j_reg_227_reg[2]),
        .I3(j_reg_227_reg[0]),
        .I4(j_reg_227_reg[1]),
        .I5(\j_reg_227_reg[10]_0 [0]),
        .O(\j_reg_227[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_reg_227[6]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [3]),
        .I1(\j_reg_227_reg[10]_0 [2]),
        .I2(\j_reg_227_reg[10]_0 [0]),
        .I3(\j_reg_227[7]_i_2_n_4 ),
        .I4(\j_reg_227_reg[10]_0 [1]),
        .O(\j_reg_227[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_reg_227[7]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [4]),
        .I1(\j_reg_227_reg[10]_0 [3]),
        .I2(\j_reg_227_reg[10]_0 [1]),
        .I3(\j_reg_227[7]_i_2_n_4 ),
        .I4(\j_reg_227_reg[10]_0 [0]),
        .I5(\j_reg_227_reg[10]_0 [2]),
        .O(\j_reg_227[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \j_reg_227[7]_i_2 
       (.I0(j_reg_227_reg[1]),
        .I1(j_reg_227_reg[0]),
        .I2(j_reg_227_reg[2]),
        .O(\j_reg_227[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_227[8]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [5]),
        .I1(\j_reg_227_reg[10]_0 [4]),
        .I2(\j_reg_227[10]_i_6_n_4 ),
        .I3(\j_reg_227_reg[10]_0 [3]),
        .O(\j_reg_227[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_reg_227[9]_i_1 
       (.I0(\j_reg_227_reg[10]_0 [6]),
        .I1(\j_reg_227_reg[10]_0 [3]),
        .I2(\j_reg_227[10]_i_6_n_4 ),
        .I3(\j_reg_227_reg[10]_0 [4]),
        .I4(\j_reg_227_reg[10]_0 [5]),
        .O(j_1_fu_365_p2[9]));
  FDRE \j_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(j_1_fu_365_p2[0]),
        .Q(j_reg_227_reg[0]),
        .R(clear));
  FDRE \j_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(j_1_fu_365_p2[10]),
        .Q(\j_reg_227_reg[10]_0 [7]),
        .R(clear));
  FDRE \j_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(j_1_fu_365_p2[1]),
        .Q(j_reg_227_reg[1]),
        .R(clear));
  FDRE \j_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(j_1_fu_365_p2[2]),
        .Q(j_reg_227_reg[2]),
        .R(clear));
  FDRE \j_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[3]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [0]),
        .R(clear));
  FDRE \j_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[4]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [1]),
        .R(clear));
  FDRE \j_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[5]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [2]),
        .R(clear));
  FDRE \j_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[6]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [3]),
        .R(clear));
  FDRE \j_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[7]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [4]),
        .R(clear));
  FDRE \j_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(\j_reg_227[8]_i_1_n_4 ),
        .Q(\j_reg_227_reg[10]_0 [5]),
        .R(clear));
  FDRE \j_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .D(j_1_fu_365_p2[9]),
        .Q(\j_reg_227_reg[10]_0 [6]),
        .R(clear));
  bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp mapComp_U
       (.D(map_V_0_038_fu_112_reg),
        .E(mapComp_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .\add_ln1342_reg_483_reg[0] (\add_ln1342_reg_483_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\i_reg_190_reg[1] (\i_reg_190_reg[1]_0 ),
        .icmp_ln1342_reg_488(icmp_ln1342_reg_488),
        .\map_V_1_039_fu_116_reg[0] (\i_reg_190_reg_n_4_[0] ),
        .\map_V_1_039_fu_116_reg[1] (map_V_1_039_fu_116_reg),
        .\map_V_2_040_fu_120_reg[0] (\i_reg_190_reg_n_4_[1] ),
        .\map_V_2_040_fu_120_reg[1] (map_V_2_040_fu_120_reg),
        .\q0_reg[0] (mapComp_U_n_8),
        .\q0_reg[0]_0 (mapComp_U_n_10),
        .\q0_reg[0]_1 (mapComp_U_n_12),
        .\q0_reg[0]_2 (add_ln1342_reg_483),
        .\q0_reg[1] (mapComp_U_n_7),
        .\q0_reg[1]_0 (mapComp_U_n_9),
        .\q0_reg[1]_1 (mapComp_U_n_11),
        .\q0_reg[1]_2 (D));
  FDRE \map_V_0_038_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_8),
        .Q(map_V_0_038_fu_112_reg[0]),
        .R(1'b0));
  FDRE \map_V_0_038_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_7),
        .Q(map_V_0_038_fu_112_reg[1]),
        .R(1'b0));
  FDRE \map_V_1_039_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_10),
        .Q(map_V_1_039_fu_116_reg[0]),
        .R(1'b0));
  FDRE \map_V_1_039_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_9),
        .Q(map_V_1_039_fu_116_reg[1]),
        .R(1'b0));
  FDRE \map_V_2_040_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_12),
        .Q(map_V_2_040_fu_120_reg[0]),
        .R(1'b0));
  FDRE \map_V_2_040_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mapComp_U_n_11),
        .Q(map_V_2_040_fu_120_reg[1]),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .D({ap_NS_fsm[5],regslice_both_AXI_video_strm_V_data_V_U_n_10,ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(i_2_reg_5170),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state5,ap_CS_fsm_state4,Q}),
        .SR(clear),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .\ap_CS_fsm_reg[4]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .\ap_CS_fsm_reg[4]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp1_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_535(axi_last_V_reg_535),
        .\axi_last_V_reg_535_reg[0] (\axi_last_V_reg_535_reg[0]_0 ),
        .\icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] (\icmp_ln1351_reg_531_reg_n_4_[0] ),
        .\icmp_ln1351_reg_531_reg[0] (MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .\icmp_ln1351_reg_531_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .\icmp_ln1351_reg_531_reg[0]_1 (\icmp_ln1351_reg_531_reg[0]_0 ),
        .\j_reg_227_reg[10] (\j_reg_227_reg[10]_1 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .sof_2_reg_238(sof_2_reg_238),
        .\sof_2_reg_238_reg[0] (\icmp_ln1351_reg_531_pp1_iter1_reg_reg_n_4_[0] ),
        .sof_reg_213(sof_reg_213),
        .\sof_reg_213_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .stream_out_420_empty_n(stream_out_420_empty_n));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_535(axi_last_V_reg_535),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_46 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp1_iter2_reg_n_4),
        .\B_V_data_1_payload_A_reg[0]_1 (\icmp_ln1351_reg_531_pp1_iter1_reg_reg_n_4_[0] ),
        .\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .sof_2_reg_238(sof_2_reg_238));
  FDRE \sof_2_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(sof_2_reg_238),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \sof_reg_213[0]_i_1 
       (.I0(sof_reg_213),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state9),
        .O(\sof_reg_213[0]_i_1_n_4 ));
  FDRE \sof_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_213[0]_i_1_n_4 ),
        .Q(sof_reg_213),
        .R(1'b0));
  FDRE \trunc_ln215_1_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_1_039_fu_116_reg[0]),
        .Q(\trunc_ln215_1_reg_507_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_1_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_1_039_fu_116_reg[1]),
        .Q(\trunc_ln215_1_reg_507_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_2_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_2_040_fu_120_reg[0]),
        .Q(\trunc_ln215_2_reg_512_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_2_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_2_040_fu_120_reg[1]),
        .Q(\trunc_ln215_2_reg_512_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_0_038_fu_112_reg[0]),
        .Q(\trunc_ln215_reg_502_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_0_038_fu_112_reg[1]),
        .Q(\trunc_ln215_reg_502_reg[1]_0 [1]),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp
   (\i_reg_190_reg[1] ,
    \add_ln1342_reg_483_reg[0] ,
    E,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[0]_1 ,
    \map_V_2_040_fu_120_reg[0] ,
    icmp_ln1342_reg_488,
    ap_enable_reg_pp0_iter1,
    Q,
    \q0_reg[0]_2 ,
    \map_V_1_039_fu_116_reg[0] ,
    ap_enable_reg_pp0_iter0,
    D,
    \map_V_1_039_fu_116_reg[1] ,
    \map_V_2_040_fu_120_reg[1] ,
    \q0_reg[1]_2 ,
    ap_clk);
  output \i_reg_190_reg[1] ;
  output \add_ln1342_reg_483_reg[0] ;
  output [0:0]E;
  output \q0_reg[1] ;
  output \q0_reg[0] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_1 ;
  input \map_V_2_040_fu_120_reg[0] ;
  input icmp_ln1342_reg_488;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [1:0]\q0_reg[0]_2 ;
  input \map_V_1_039_fu_116_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input [1:0]D;
  input [1:0]\map_V_1_039_fu_116_reg[1] ;
  input [1:0]\map_V_2_040_fu_120_reg[1] ;
  input [1:0]\q0_reg[1]_2 ;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \add_ln1342_reg_483_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \i_reg_190_reg[1] ;
  wire icmp_ln1342_reg_488;
  wire \map_V_1_039_fu_116_reg[0] ;
  wire [1:0]\map_V_1_039_fu_116_reg[1] ;
  wire \map_V_2_040_fu_120_reg[0] ;
  wire [1:0]\map_V_2_040_fu_120_reg[1] ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire [1:0]\q0_reg[1]_2 ;

  bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\add_ln1342_reg_483_reg[0] (\add_ln1342_reg_483_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\i_reg_190_reg[1] (\i_reg_190_reg[1] ),
        .icmp_ln1342_reg_488(icmp_ln1342_reg_488),
        .\map_V_1_039_fu_116_reg[0] (\map_V_1_039_fu_116_reg[0] ),
        .\map_V_1_039_fu_116_reg[1] (\map_V_1_039_fu_116_reg[1] ),
        .\map_V_2_040_fu_120_reg[0] (\map_V_2_040_fu_120_reg[0] ),
        .\map_V_2_040_fu_120_reg[1] (\map_V_2_040_fu_120_reg[1] ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom
   (\i_reg_190_reg[1] ,
    \add_ln1342_reg_483_reg[0] ,
    E,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[0]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[0]_2 ,
    \map_V_2_040_fu_120_reg[0] ,
    icmp_ln1342_reg_488,
    ap_enable_reg_pp0_iter1,
    Q,
    \q0_reg[0]_3 ,
    \map_V_1_039_fu_116_reg[0] ,
    ap_enable_reg_pp0_iter0,
    D,
    \map_V_1_039_fu_116_reg[1] ,
    \map_V_2_040_fu_120_reg[1] ,
    \q0_reg[1]_3 ,
    ap_clk);
  output \i_reg_190_reg[1] ;
  output \add_ln1342_reg_483_reg[0] ;
  output [0:0]E;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[0]_2 ;
  input \map_V_2_040_fu_120_reg[0] ;
  input icmp_ln1342_reg_488;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [1:0]\q0_reg[0]_3 ;
  input \map_V_1_039_fu_116_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input [1:0]D;
  input [1:0]\map_V_1_039_fu_116_reg[1] ;
  input [1:0]\map_V_2_040_fu_120_reg[1] ;
  input [1:0]\q0_reg[1]_3 ;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \add_ln1342_reg_483_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \i_reg_190_reg[1] ;
  wire icmp_ln1342_reg_488;
  wire \map_V_1_039_fu_116_reg[0] ;
  wire [1:0]\map_V_1_039_fu_116_reg[1] ;
  wire \map_V_2_040_fu_120_reg[0] ;
  wire [1:0]\map_V_2_040_fu_120_reg[1] ;
  wire [1:0]q0;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [1:0]\q0_reg[0]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire [1:0]\q0_reg[1]_3 ;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \map_V_0_038_fu_112[0]_i_1 
       (.I0(q0[0]),
        .I1(\map_V_1_039_fu_116_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\map_V_2_040_fu_120_reg[0] ),
        .I5(D[0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \map_V_0_038_fu_112[1]_i_1 
       (.I0(q0[1]),
        .I1(\map_V_1_039_fu_116_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\map_V_2_040_fu_120_reg[0] ),
        .I5(D[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \map_V_1_039_fu_116[0]_i_1 
       (.I0(q0[0]),
        .I1(\map_V_1_039_fu_116_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\map_V_2_040_fu_120_reg[0] ),
        .I5(\map_V_1_039_fu_116_reg[1] [0]),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \map_V_1_039_fu_116[1]_i_1 
       (.I0(q0[1]),
        .I1(\map_V_1_039_fu_116_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\map_V_2_040_fu_120_reg[0] ),
        .I5(\map_V_1_039_fu_116_reg[1] [1]),
        .O(\q0_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \map_V_2_040_fu_120[0]_i_1 
       (.I0(q0[0]),
        .I1(\map_V_2_040_fu_120_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .I4(\map_V_2_040_fu_120_reg[1] [0]),
        .O(\q0_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \map_V_2_040_fu_120[1]_i_1 
       (.I0(q0[1]),
        .I1(\map_V_2_040_fu_120_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .I4(\map_V_2_040_fu_120_reg[1] [1]),
        .O(\q0_reg[1]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[1]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0),
        .O(E));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \q0[1]_i_3 
       (.I0(\q0_reg[0]_3 [0]),
        .I1(icmp_ln1342_reg_488),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .I4(\map_V_1_039_fu_116_reg[0] ),
        .O(\add_ln1342_reg_483_reg[0] ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \q0[1]_i_4 
       (.I0(\map_V_2_040_fu_120_reg[0] ),
        .I1(icmp_ln1342_reg_488),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .I4(\q0_reg[0]_3 [1]),
        .O(\i_reg_190_reg[1] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_3 [0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_3 [1]),
        .Q(q0[1]),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    Block_split1_proc_U0_ap_continue,
    v_hcresampler_core26_U0_ap_start,
    E,
    \tmp_reg_800_pp0_iter2_reg_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    ap_block_pp0_stage0_110014,
    internal_full_n_reg_0,
    v_hcresampler_core26_U0_p_read,
    \int_WidthIn_reg[2] ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    tmp_reg_800_pp0_iter1_reg,
    select_ln1414_1_reg_8090,
    tmp_reg_800_pp0_iter2_reg,
    \ap_CS_fsm[2]_i_3 ,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    Block_split1_proc_U0_ap_start,
    ColorMode_c_empty_n,
    ap_done_reg,
    \loopWidth_reg_745_reg[3] ,
    Q,
    \mOutPtr_reg[0]_1 ,
    SS);
  output \SRL_SIG_reg[0][0] ;
  output Block_split1_proc_U0_ap_continue;
  output v_hcresampler_core26_U0_ap_start;
  output [0:0]E;
  output \tmp_reg_800_pp0_iter2_reg_reg[0] ;
  output \SRL_SIG_reg[1][0] ;
  output ap_block_pp0_stage0_110014;
  output internal_full_n_reg_0;
  output v_hcresampler_core26_U0_p_read;
  output [1:0]\int_WidthIn_reg[2] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input tmp_reg_800_pp0_iter1_reg;
  input select_ln1414_1_reg_8090;
  input tmp_reg_800_pp0_iter2_reg;
  input \ap_CS_fsm[2]_i_3 ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input Block_split1_proc_U0_ap_start;
  input ColorMode_c_empty_n;
  input ap_done_reg;
  input [1:0]\loopWidth_reg_745_reg[3] ;
  input [0:0]Q;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire Block_split1_proc_U0_ap_continue;
  wire Block_split1_proc_U0_ap_start;
  wire ColorMode_c_empty_n;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3 ;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [1:0]\int_WidthIn_reg[2] ;
  wire internal_empty_n_i_1__12_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_4;
  wire internal_full_n_reg_0;
  wire [1:0]\loopWidth_reg_745_reg[3] ;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire select_ln1414_1_reg_8090;
  wire tmp_reg_800_pp0_iter1_reg;
  wire tmp_reg_800_pp0_iter2_reg;
  wire \tmp_reg_800_pp0_iter2_reg_reg[0] ;
  wire v_hcresampler_core26_U0_ap_start;
  wire v_hcresampler_core26_U0_p_read;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d2_S_shiftReg U_bd_0837_hsc_0_fifo_w1_d2_S_ram
       (.Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (Block_split1_proc_U0_ap_continue),
        .\ap_CS_fsm[2]_i_3 (\ap_CS_fsm[2]_i_3 ),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\int_WidthIn_reg[2] (\int_WidthIn_reg[2] ),
        .\loopWidth_reg_745_reg[3] (\loopWidth_reg_745_reg[3] ),
        .\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] (\mOutPtr_reg_n_4_[1] ),
        .\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 (\mOutPtr_reg_n_4_[0] ),
        .select_ln1414_1_reg_8090(select_ln1414_1_reg_8090),
        .tmp_reg_800_pp0_iter1_reg(tmp_reg_800_pp0_iter1_reg),
        .tmp_reg_800_pp0_iter2_reg(tmp_reg_800_pp0_iter2_reg),
        .\tmp_reg_800_pp0_iter2_reg_reg[0] (\tmp_reg_800_pp0_iter2_reg_reg[0] ),
        .v_hcresampler_core26_U0_p_read(v_hcresampler_core26_U0_p_read));
  LUT5 #(
    .INIT(32'h44444000)) 
    ap_done_reg_i_1
       (.I0(Block_split1_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Block_split1_proc_U0_ap_start),
        .I3(ColorMode_c_empty_n),
        .I4(ap_done_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(v_hcresampler_core26_U0_ap_start),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_4),
        .Q(v_hcresampler_core26_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(Block_split1_proc_U0_ap_continue),
        .O(internal_full_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_4),
        .Q(Block_split1_proc_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1 
       (.I0(v_hcresampler_core26_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q),
        .I4(v_hcresampler_core26_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    E,
    \tmp_reg_800_pp0_iter2_reg_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_block_pp0_stage0_110014,
    v_hcresampler_core26_U0_p_read,
    \int_WidthIn_reg[2] ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    tmp_reg_800_pp0_iter1_reg,
    \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ,
    \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ,
    select_ln1414_1_reg_8090,
    tmp_reg_800_pp0_iter2_reg,
    \ap_CS_fsm[2]_i_3 ,
    \SRL_SIG_reg[1][0]_1 ,
    ap_done_reg,
    ColorMode_c_empty_n,
    Block_split1_proc_U0_ap_start,
    \loopWidth_reg_745_reg[3] );
  output \SRL_SIG_reg[0][0]_0 ;
  output [0:0]E;
  output \tmp_reg_800_pp0_iter2_reg_reg[0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  output ap_block_pp0_stage0_110014;
  output v_hcresampler_core26_U0_p_read;
  output [1:0]\int_WidthIn_reg[2] ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input tmp_reg_800_pp0_iter1_reg;
  input \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ;
  input \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ;
  input select_ln1414_1_reg_8090;
  input tmp_reg_800_pp0_iter2_reg;
  input \ap_CS_fsm[2]_i_3 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input ap_done_reg;
  input ColorMode_c_empty_n;
  input Block_split1_proc_U0_ap_start;
  input [1:0]\loopWidth_reg_745_reg[3] ;

  wire Block_split1_proc_U0_ap_start;
  wire ColorMode_c_empty_n;
  wire [0:0]E;
  wire \SRL_SIG[1][0]_i_1_n_4 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \ap_CS_fsm[2]_i_3 ;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_done_reg;
  wire [1:0]\int_WidthIn_reg[2] ;
  wire [1:0]\loopWidth_reg_745_reg[3] ;
  wire \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ;
  wire \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ;
  wire select_ln1414_1_reg_8090;
  wire tmp_reg_800_pp0_iter1_reg;
  wire tmp_reg_800_pp0_iter2_reg;
  wire \tmp_reg_800_pp0_iter2_reg_reg[0] ;
  wire v_hcresampler_core26_U0_p_read;

  LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(ap_done_reg),
        .I3(ColorMode_c_empty_n),
        .I4(Block_split1_proc_U0_ap_start),
        .I5(\SRL_SIG_reg_n_4_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_4 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][0]_srl16_i_10 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(v_hcresampler_core26_U0_p_read));
  LUT6 #(
    .INIT(64'h0000040044440444)) 
    \SRL_SIG_reg[15][0]_srl16_i_8 
       (.I0(tmp_reg_800_pp0_iter2_reg),
        .I1(\ap_CS_fsm[2]_i_3 ),
        .I2(\SRL_SIG_reg_n_4_[1][0] ),
        .I3(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I4(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I5(\SRL_SIG_reg[0][0]_0 ),
        .O(\tmp_reg_800_pp0_iter2_reg_reg[0] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_4 ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(tmp_reg_800_pp0_iter1_reg),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \loopWidth_reg_745[3]_i_2 
       (.I0(\loopWidth_reg_745_reg[3] [1]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I3(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .O(\int_WidthIn_reg[2] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \loopWidth_reg_745[3]_i_3 
       (.I0(\loopWidth_reg_745_reg[3] [0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I3(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .O(\int_WidthIn_reg[2] [0]));
  LUT6 #(
    .INIT(64'h1011151100000000)) 
    \pixbuf_y_val_V_1_0_05_load_reg_814[7]_i_1 
       (.I0(tmp_reg_800_pp0_iter1_reg),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I3(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I4(\SRL_SIG_reg_n_4_[1][0] ),
        .I5(select_ln1414_1_reg_8090),
        .O(E));
  LUT4 #(
    .INIT(16'h04F7)) 
    \select_ln1443_reg_735[2]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .I2(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(ap_block_pp0_stage0_110014));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d6_S
   (v_hcresampler_core_U0_bPassThru_dout,
    bPassThruHcr2_c_full_n,
    bPassThruHcr2_c_empty_n,
    select_ln1443_fu_209_p3,
    \bPassThru_read_reg_757_reg[0] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    v_hcresampler_core_U0_ap_start,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    \mOutPtr_reg[0]_0 ,
    SS);
  output v_hcresampler_core_U0_bPassThru_dout;
  output bPassThruHcr2_c_full_n;
  output bPassThruHcr2_c_empty_n;
  output [0:0]select_ln1443_fu_209_p3;
  input \bPassThru_read_reg_757_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input v_hcresampler_core_U0_ap_start;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThruHcr2_c_full_n;
  wire \bPassThru_read_reg_757_reg[0] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_4;
  wire internal_full_n_i_2__10_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]select_ln1443_fu_209_p3;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d6_S_shiftReg U_bd_0837_hsc_0_fifo_w1_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .\bPassThru_read_reg_757_reg[0] (\bPassThru_read_reg_757_reg[0] ),
        .\bPassThru_read_reg_757_reg[0]_0 (bPassThruHcr2_c_full_n),
        .\bPassThru_read_reg_757_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .select_ln1443_fu_209_p3(select_ln1443_fu_209_p3),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(bPassThruHcr2_c_empty_n),
        .I3(Q),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(bPassThruHcr2_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__10_n_4),
        .I1(internal_full_n),
        .I2(bPassThruHcr2_c_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_4));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    internal_full_n_i_2__10
       (.I0(bPassThruHcr2_c_empty_n),
        .I1(Q),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(bPassThruHcr2_c_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .O(internal_full_n_i_2__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_3__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(bPassThruHcr2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[3]_i_1 
       (.I0(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(bPassThruHcr2_c_full_n),
        .I3(v_hcresampler_core_U0_ap_start),
        .I4(Q),
        .I5(bPassThruHcr2_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \mOutPtr[3]_i_3 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q),
        .I2(bPassThruHcr2_c_empty_n),
        .I3(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(bPassThruHcr2_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d6_S_shiftReg
   (v_hcresampler_core_U0_bPassThru_dout,
    select_ln1443_fu_209_p3,
    \bPassThru_read_reg_757_reg[0] ,
    ap_clk,
    \bPassThru_read_reg_757_reg[0]_0 ,
    \bPassThru_read_reg_757_reg[0]_1 ,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    Q);
  output v_hcresampler_core_U0_bPassThru_dout;
  output [0:0]select_ln1443_fu_209_p3;
  input \bPassThru_read_reg_757_reg[0] ;
  input ap_clk;
  input \bPassThru_read_reg_757_reg[0]_0 ;
  input \bPassThru_read_reg_757_reg[0]_1 ;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input [3:0]Q;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire \bPassThru_read_reg_757_reg[0] ;
  wire \bPassThru_read_reg_757_reg[0]_0 ;
  wire \bPassThru_read_reg_757_reg[0]_1 ;
  wire [0:0]select_ln1443_fu_209_p3;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire v_hcresampler_core_U0_bPassThru_dout;

  (* srl_bus_name = "inst/\bPassThruHcr2_c_U/U_bd_0837_hsc_0_fifo_w1_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\bPassThruHcr2_c_U/U_bd_0837_hsc_0_fifo_w1_d6_S_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bPassThru_read_reg_757_reg[0] ),
        .Q(v_hcresampler_core_U0_bPassThru_dout));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(\bPassThru_read_reg_757_reg[0]_0 ),
        .I1(\bPassThru_read_reg_757_reg[0]_1 ),
        .I2(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1443_reg_762[1]_i_1 
       (.I0(v_hcresampler_core_U0_bPassThru_dout),
        .O(select_ln1443_fu_209_p3));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d7_S
   (bPassThruVcr_c_dout,
    bPassThruVcr_c_full_n,
    bPassThruVcr_c_empty_n,
    xor_ln1669_fu_223_p2,
    Block_split12_proc_U0_bPassThruVcr_out_din,
    ap_clk,
    ap_rst_n,
    v_vcresampler_core_U0_bPassThru_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    Q,
    internal_empty_n_reg_0,
    \bPassThru_read_reg_492_reg[0] ,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    SS,
    E);
  output bPassThruVcr_c_dout;
  output bPassThruVcr_c_full_n;
  output bPassThruVcr_c_empty_n;
  output xor_ln1669_fu_223_p2;
  input Block_split12_proc_U0_bPassThruVcr_out_din;
  input ap_clk;
  input ap_rst_n;
  input v_vcresampler_core_U0_bPassThru_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input \bPassThru_read_reg_492_reg[0] ;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input [0:0]SS;
  input [0:0]E;

  wire Block_split12_proc_U0_bPassThruVcr_out_din;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThruVcr_c_full_n;
  wire \bPassThru_read_reg_492_reg[0] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__8_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_2__0_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire v_vcresampler_core_U0_bPassThru_read;
  wire xor_ln1669_fu_223_p2;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d7_S_shiftReg U_bd_0837_hsc_0_fifo_w1_d7_S_ram
       (.Block_split12_proc_U0_bPassThruVcr_out_din(Block_split12_proc_U0_bPassThruVcr_out_din),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .\bPassThru_read_reg_492_reg[0] (\bPassThru_read_reg_492_reg[0] ),
        .xor_ln1669_fu_223_p2(xor_ln1669_fu_223_p2));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(bPassThruVcr_c_empty_n),
        .I3(Q),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(bPassThruVcr_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(bPassThruVcr_c_full_n),
        .I2(ap_rst_n),
        .I3(v_vcresampler_core_U0_bPassThru_read),
        .I4(bPassThruVcr_c_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(bPassThruVcr_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d7_S_shiftReg
   (bPassThruVcr_c_dout,
    xor_ln1669_fu_223_p2,
    Block_split12_proc_U0_bPassThruVcr_out_din,
    ap_clk,
    bPassThruVcr_c_full_n,
    \bPassThru_read_reg_492_reg[0] ,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    Q);
  output bPassThruVcr_c_dout;
  output xor_ln1669_fu_223_p2;
  input Block_split12_proc_U0_bPassThruVcr_out_din;
  input ap_clk;
  input bPassThruVcr_c_full_n;
  input \bPassThru_read_reg_492_reg[0] ;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input [3:0]Q;

  wire Block_split12_proc_U0_bPassThruVcr_out_din;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_full_n;
  wire \bPassThru_read_reg_492_reg[0] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xor_ln1669_fu_223_p2;

  (* srl_bus_name = "inst/\bPassThruVcr_c_U/U_bd_0837_hsc_0_fifo_w1_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\bPassThruVcr_c_U/U_bd_0837_hsc_0_fifo_w1_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Block_split12_proc_U0_bPassThruVcr_out_din),
        .Q(bPassThruVcr_c_dout));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(bPassThruVcr_c_full_n),
        .I1(\bPassThru_read_reg_492_reg[0] ),
        .I2(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln1669_reg_501[0]_i_1 
       (.I0(bPassThruVcr_c_dout),
        .O(xor_ln1669_fu_223_p2));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S
   (stream_in_full_n,
    stream_in_empty_n,
    out,
    ap_clk,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    v_hcresampler_core26_U0_srcImg_read,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    shiftReg_ce,
    in,
    SS);
  output stream_in_full_n;
  output stream_in_empty_n;
  output [23:0]out;
  input ap_clk;
  input AXIvideo2MultiPixStream_U0_stream_in_write;
  input v_hcresampler_core26_U0_srcImg_read;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_1__1_n_4 ;
  wire \mOutPtr[4]_i_1_n_4 ;
  wire \mOutPtr[4]_i_2_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [23:0]out;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core26_U0_srcImg_read;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_11 U_bd_0837_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(stream_in_full_n),
        .I2(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I3(stream_in_empty_n),
        .I4(v_hcresampler_core26_U0_srcImg_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(stream_in_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_hcresampler_core26_U0_srcImg_read),
        .I3(stream_in_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I5(stream_in_full_n),
        .O(internal_full_n_i_1__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_4),
        .Q(stream_in_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[4]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I1(stream_in_full_n),
        .I2(v_hcresampler_core26_U0_srcImg_read),
        .I3(stream_in_empty_n),
        .O(\mOutPtr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[4]_i_3 
       (.I0(v_hcresampler_core26_U0_srcImg_read),
        .I1(stream_in_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(stream_in_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_2_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_2
   (stream_out_420_full_n,
    stream_out_420_empty_n,
    \trunc_ln215_2_reg_512_reg[1] ,
    ap_clk,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[15] ,
    \B_V_data_1_payload_B_reg[23] );
  output stream_out_420_full_n;
  output stream_out_420_empty_n;
  output [23:0]\trunc_ln215_2_reg_512_reg[1] ;
  input ap_clk;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_stream_out_420_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;
  input [1:0]\B_V_data_1_payload_B_reg[7] ;
  input [1:0]\B_V_data_1_payload_B_reg[15] ;
  input [1:0]\B_V_data_1_payload_B_reg[23] ;

  wire [1:0]\B_V_data_1_payload_B_reg[15] ;
  wire [1:0]\B_V_data_1_payload_B_reg[23] ;
  wire [1:0]\B_V_data_1_payload_B_reg[7] ;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_1__10_n_4 ;
  wire \mOutPtr[2]_i_1__5_n_4 ;
  wire \mOutPtr[3]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_2__3_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;
  wire [23:0]\trunc_ln215_2_reg_512_reg[1] ;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_10 U_bd_0837_hsc_0_fifo_w24_d16_S_ram
       (.\B_V_data_1_payload_B_reg[15] (\B_V_data_1_payload_B_reg[15] ),
        .\B_V_data_1_payload_B_reg[23] (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_payload_B_reg[7] (\B_V_data_1_payload_B_reg[7] ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce),
        .\trunc_ln215_2_reg_512_reg[1] (\trunc_ln215_2_reg_512_reg[1] ));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_out_420_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(stream_out_420_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(stream_out_420_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I4(stream_out_420_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_4),
        .Q(stream_out_420_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__3_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_3
   (stream_out_422_full_n,
    stream_out_422_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_vcresampler_core_U0_stream_out_422_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_out_422_full_n;
  output stream_out_422_empty_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_vcresampler_core_U0_stream_out_422_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_1__4_n_4 ;
  wire \mOutPtr[4]_i_2__2_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire shiftReg_ce;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire v_vcresampler_core_U0_stream_out_422_read;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_9 U_bd_0837_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_out_422_empty_n),
        .I3(v_vcresampler_core_U0_stream_out_422_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(stream_out_422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(stream_out_422_full_n),
        .I2(ap_rst_n),
        .I3(v_vcresampler_core_U0_stream_out_422_read),
        .I4(stream_out_422_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(stream_out_422_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_4
   (stream_scaled_full_n,
    stream_scaled_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_hcresampler_core_U0_srcImg_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_scaled_full_n;
  output stream_scaled_empty_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_hcresampler_core_U0_srcImg_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr[2]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_1__3_n_4 ;
  wire \mOutPtr[4]_i_2__1_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire v_hcresampler_core_U0_srcImg_read;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_8 U_bd_0837_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_scaled_empty_n),
        .I3(v_hcresampler_core_U0_srcImg_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(stream_scaled_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(stream_scaled_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_U0_srcImg_read),
        .I4(stream_scaled_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(stream_scaled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_5
   (stream_upsampled_full_n,
    stream_upsampled_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    hscale_core_polyphase_U0_stream_upsampled_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_upsampled_full_n;
  output stream_upsampled_empty_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input hscale_core_polyphase_U0_stream_upsampled_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr[2]_i_1__2_n_4 ;
  wire \mOutPtr[3]_i_1__2_n_4 ;
  wire \mOutPtr[4]_i_2__0_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire shiftReg_ce;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg U_bd_0837_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_upsampled_empty_n),
        .I3(hscale_core_polyphase_U0_stream_upsampled_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(stream_upsampled_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(stream_upsampled_full_n),
        .I2(ap_rst_n),
        .I3(hscale_core_polyphase_U0_stream_upsampled_read),
        .I4(stream_upsampled_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(stream_upsampled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_10
   (\trunc_ln215_2_reg_512_reg[1] ,
    Q,
    shiftReg_ce,
    in,
    ap_clk,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[15] ,
    \B_V_data_1_payload_B_reg[23] );
  output [23:0]\trunc_ln215_2_reg_512_reg[1] ;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;
  input [1:0]\B_V_data_1_payload_B_reg[7] ;
  input [1:0]\B_V_data_1_payload_B_reg[15] ;
  input [1:0]\B_V_data_1_payload_B_reg[23] ;

  wire [1:0]\B_V_data_1_payload_B_reg[15] ;
  wire [1:0]\B_V_data_1_payload_B_reg[23] ;
  wire [1:0]\B_V_data_1_payload_B_reg[7] ;
  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [23:0]stream_out_420_dout;
  wire [23:0]\trunc_ln215_2_reg_512_reg[1] ;

  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(stream_out_420_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(stream_out_420_dout[10]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(stream_out_420_dout[11]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(stream_out_420_dout[12]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(stream_out_420_dout[13]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(stream_out_420_dout[14]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(stream_out_420_dout[15]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(stream_out_420_dout[16]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(stream_out_420_dout[17]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(stream_out_420_dout[18]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(stream_out_420_dout[19]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(stream_out_420_dout[1]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(stream_out_420_dout[20]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(stream_out_420_dout[21]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(stream_out_420_dout[22]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(stream_out_420_dout[23]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(stream_out_420_dout[2]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(stream_out_420_dout[3]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(stream_out_420_dout[4]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(stream_out_420_dout[5]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(stream_out_420_dout[6]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(stream_out_420_dout[7]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(stream_out_420_dout[8]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(stream_out_420_dout[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_out_420_dout[16]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[8]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[0]),
        .O(\trunc_ln215_2_reg_512_reg[1] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[1]_i_1 
       (.I0(stream_out_420_dout[17]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[9]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[1]),
        .O(\trunc_ln215_2_reg_512_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[2]_i_1 
       (.I0(stream_out_420_dout[18]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[10]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[2]),
        .O(\trunc_ln215_2_reg_512_reg[1] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[3]_i_1 
       (.I0(stream_out_420_dout[19]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[11]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[3]),
        .O(\trunc_ln215_2_reg_512_reg[1] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[4]_i_1 
       (.I0(stream_out_420_dout[20]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[12]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[4]),
        .O(\trunc_ln215_2_reg_512_reg[1] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[5]_i_1 
       (.I0(stream_out_420_dout[21]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[13]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[5]),
        .O(\trunc_ln215_2_reg_512_reg[1] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[6]_i_1 
       (.I0(stream_out_420_dout[22]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[14]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[6]),
        .O(\trunc_ln215_2_reg_512_reg[1] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U114/B_V_data_1_payload_A[7]_i_1 
       (.I0(stream_out_420_dout[23]),
        .I1(\B_V_data_1_payload_B_reg[7] [1]),
        .I2(stream_out_420_dout[15]),
        .I3(\B_V_data_1_payload_B_reg[7] [0]),
        .I4(stream_out_420_dout[7]),
        .O(\trunc_ln215_2_reg_512_reg[1] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[10]_i_1 
       (.I0(stream_out_420_dout[18]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[10]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[2]),
        .O(\trunc_ln215_2_reg_512_reg[1] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[11]_i_1 
       (.I0(stream_out_420_dout[19]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[11]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[3]),
        .O(\trunc_ln215_2_reg_512_reg[1] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[12]_i_1 
       (.I0(stream_out_420_dout[20]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[12]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[4]),
        .O(\trunc_ln215_2_reg_512_reg[1] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[13]_i_1 
       (.I0(stream_out_420_dout[21]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[13]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[5]),
        .O(\trunc_ln215_2_reg_512_reg[1] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[14]_i_1 
       (.I0(stream_out_420_dout[22]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[14]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[6]),
        .O(\trunc_ln215_2_reg_512_reg[1] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[15]_i_1 
       (.I0(stream_out_420_dout[23]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[15]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[7]),
        .O(\trunc_ln215_2_reg_512_reg[1] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[8]_i_1 
       (.I0(stream_out_420_dout[16]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[8]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[0]),
        .O(\trunc_ln215_2_reg_512_reg[1] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U115/B_V_data_1_payload_A[9]_i_1 
       (.I0(stream_out_420_dout[17]),
        .I1(\B_V_data_1_payload_B_reg[15] [1]),
        .I2(stream_out_420_dout[9]),
        .I3(\B_V_data_1_payload_B_reg[15] [0]),
        .I4(stream_out_420_dout[1]),
        .O(\trunc_ln215_2_reg_512_reg[1] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[16]_i_1 
       (.I0(stream_out_420_dout[16]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[8]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[0]),
        .O(\trunc_ln215_2_reg_512_reg[1] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[17]_i_1 
       (.I0(stream_out_420_dout[17]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[9]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[1]),
        .O(\trunc_ln215_2_reg_512_reg[1] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[18]_i_1 
       (.I0(stream_out_420_dout[18]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[10]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[2]),
        .O(\trunc_ln215_2_reg_512_reg[1] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[19]_i_1 
       (.I0(stream_out_420_dout[19]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[11]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[3]),
        .O(\trunc_ln215_2_reg_512_reg[1] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[20]_i_1 
       (.I0(stream_out_420_dout[20]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[12]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[4]),
        .O(\trunc_ln215_2_reg_512_reg[1] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[21]_i_1 
       (.I0(stream_out_420_dout[21]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[13]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[5]),
        .O(\trunc_ln215_2_reg_512_reg[1] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[22]_i_1 
       (.I0(stream_out_420_dout[22]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[14]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[6]),
        .O(\trunc_ln215_2_reg_512_reg[1] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mux_32_8_1_1_U116/B_V_data_1_payload_A[23]_i_2 
       (.I0(stream_out_420_dout[23]),
        .I1(\B_V_data_1_payload_B_reg[23] [1]),
        .I2(stream_out_420_dout[15]),
        .I3(\B_V_data_1_payload_B_reg[23] [0]),
        .I4(stream_out_420_dout[7]),
        .O(\trunc_ln215_2_reg_512_reg[1] [23]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_11
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_8
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_shiftReg_9
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_0837_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S
   (ColorMode_c17_empty_n,
    ColorMode_c17_full_n,
    D,
    Q,
    AXIvideo2MultiPixStream_U0_ap_start,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[1]_0 ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output ColorMode_c17_empty_n;
  output ColorMode_c17_full_n;
  output [7:0]D;
  input [0:0]Q;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input \SRL_SIG_reg[1][0] ;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire ColorMode_c17_empty_n;
  wire ColorMode_c17_full_n;
  wire [7:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_full_n_i_1__1_n_4;
  wire internal_full_n_i_2__9_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg_48 U_bd_0837_hsc_0_fifo_w8_d2_S_ram
       (.\ColorMode_read_reg_447_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\ColorMode_read_reg_447_reg[0]_0 (\mOutPtr_reg_n_4_[1] ),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (ColorMode_c17_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__1
       (.I0(ColorMode_c17_empty_n),
        .I1(internal_full_n_i_2__9_n_4),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(ColorMode_c17_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__9_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(ColorMode_c17_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    internal_full_n_i_2__9
       (.I0(ColorMode_c17_empty_n),
        .I1(Q),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c17_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    internal_full_n_i_3__1
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(Q),
        .I2(ColorMode_c17_empty_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ColorMode_c17_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(ColorMode_c17_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1__1 
       (.I0(ColorMode_c17_empty_n),
        .I1(Q),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c17_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(Q),
        .I4(ColorMode_c17_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w8_d2_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_0
   (ColorMode_c1_full_n,
    ColorMode_c1_empty_n,
    internal_empty_n_reg_0,
    D,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_start,
    start_for_v_hscaler_entry32_U0_full_n,
    start_once_reg,
    \SRL_SIG_reg[1][0] ,
    ColorMode_c_full_n,
    ColorMode_c17_full_n,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[0]_0 ,
    SS,
    \SRL_SIG_reg[0][7] );
  output ColorMode_c1_full_n;
  output ColorMode_c1_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]D;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_start;
  input start_for_v_hscaler_entry32_U0_full_n;
  input start_once_reg;
  input \SRL_SIG_reg[1][0] ;
  input ColorMode_c_full_n;
  input ColorMode_c17_full_n;
  input \mOutPtr_reg[1]_1 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire ColorMode_c17_full_n;
  wire ColorMode_c1_empty_n;
  wire ColorMode_c1_full_n;
  wire ColorMode_c_full_n;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_i_2__12_n_4;
  wire internal_full_n_i_3__5_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_once_reg;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg_47 U_bd_0837_hsc_0_fifo_w8_d2_S_ram
       (.ColorMode_c17_full_n(ColorMode_c17_full_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_4_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_4_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (ColorMode_c1_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .\mOutPtr_reg[1] (ColorMode_c1_empty_n),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .start_for_v_hscaler_entry32_U0_full_n(start_for_v_hscaler_entry32_U0_full_n),
        .start_once_reg(start_once_reg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_ready_i_3
       (.I0(ColorMode_c1_full_n),
        .I1(start_for_v_hscaler_entry32_U0_full_n),
        .I2(start_once_reg),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ColorMode_c1_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__9
       (.I0(internal_empty_n_reg_0),
        .I1(ColorMode_c_full_n),
        .O(internal_full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(ColorMode_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__12_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(ColorMode_c1_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__5_n_4),
        .O(internal_full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    internal_full_n_i_2__12
       (.I0(ColorMode_c1_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ColorMode_c1_full_n),
        .I3(ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00008AAA)) 
    internal_full_n_i_3__5
       (.I0(ColorMode_c1_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(ColorMode_c1_full_n),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_3__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(ColorMode_c1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(ColorMode_c1_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ColorMode_c1_full_n),
        .I3(ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(internal_empty_n_reg_0),
        .I3(ColorMode_c1_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[1]_i_2__5 
       (.I0(internal_empty_n_reg_0),
        .I1(ColorMode_c17_full_n),
        .O(internal_full_n_reg_3));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF007740)) 
    start_once_reg_i_1__0
       (.I0(ColorMode_c1_full_n),
        .I1(ap_start),
        .I2(start_for_v_hscaler_entry32_U0_full_n),
        .I3(start_once_reg),
        .I4(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w8_d2_S" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_1
   (Block_split1_proc_U0_ap_return,
    internal_empty_n_reg_0,
    ColorMode_c_empty_n,
    internal_full_n_reg_0,
    ColorMode_c_full_n,
    ap_return_preg,
    Block_split1_proc_U0_ap_start,
    ap_done_reg,
    Block_split1_proc_U0_ap_continue,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n,
    internal_empty_n_reg_1);
  output Block_split1_proc_U0_ap_return;
  output internal_empty_n_reg_0;
  output ColorMode_c_empty_n;
  output internal_full_n_reg_0;
  output ColorMode_c_full_n;
  input ap_return_preg;
  input Block_split1_proc_U0_ap_start;
  input ap_done_reg;
  input Block_split1_proc_U0_ap_continue;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;
  input internal_empty_n_reg_1;

  wire Block_split1_proc_U0_ap_continue;
  wire Block_split1_proc_U0_ap_return;
  wire Block_split1_proc_U0_ap_start;
  wire ColorMode_c_empty_n;
  wire ColorMode_c_full_n;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_return_preg;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__0_n_4;
  wire internal_full_n_i_2__13_n_4;
  wire internal_full_n_i_3__6_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_addr;

  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg U_bd_0837_hsc_0_fifo_w8_d2_S_ram
       (.Block_split1_proc_U0_ap_continue(Block_split1_proc_U0_ap_continue),
        .Block_split1_proc_U0_ap_return(Block_split1_proc_U0_ap_return),
        .Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .\SRL_SIG_reg[0][0]_0 (ColorMode_c_empty_n),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (ColorMode_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0] (internal_empty_n_reg_0),
        .\ap_return_preg_reg[0]_0 (\mOutPtr_reg_n_4_[0] ),
        .\ap_return_preg_reg[0]_1 (\mOutPtr_reg_n_4_[1] ),
        .if_din(if_din),
        .internal_full_n_reg(internal_full_n_reg_0),
        .shiftReg_addr(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[0]_i_6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(internal_empty_n_reg_1),
        .I3(ColorMode_c_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(ColorMode_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__13_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(ColorMode_c_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__6_n_4),
        .O(internal_full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    internal_full_n_i_2__13
       (.I0(ColorMode_c_empty_n),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ColorMode_c_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    internal_full_n_i_3__6
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ColorMode_c_full_n),
        .I2(ap_done_reg),
        .I3(Block_split1_proc_U0_ap_start),
        .I4(ColorMode_c_empty_n),
        .O(internal_full_n_i_3__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(ColorMode_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F708F70808F708)) 
    \mOutPtr[0]_i_1__0 
       (.I0(ColorMode_c_empty_n),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ColorMode_c_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hDFBADFDF20452020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ColorMode_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(ColorMode_c_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ColorMode_c_empty_n),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg
   (Block_split1_proc_U0_ap_return,
    internal_full_n_reg,
    ap_return_preg,
    \ap_return_preg_reg[0] ,
    shiftReg_addr,
    \ap_return_preg_reg[0]_0 ,
    \ap_return_preg_reg[0]_1 ,
    Block_split1_proc_U0_ap_continue,
    ap_done_reg,
    \SRL_SIG_reg[0][0]_0 ,
    Block_split1_proc_U0_ap_start,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    if_din,
    ap_clk);
  output Block_split1_proc_U0_ap_return;
  output internal_full_n_reg;
  input ap_return_preg;
  input \ap_return_preg_reg[0] ;
  input shiftReg_addr;
  input \ap_return_preg_reg[0]_0 ;
  input \ap_return_preg_reg[0]_1 ;
  input Block_split1_proc_U0_ap_continue;
  input ap_done_reg;
  input \SRL_SIG_reg[0][0]_0 ;
  input Block_split1_proc_U0_ap_start;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input [7:0]if_din;
  input ap_clk;

  wire Block_split1_proc_U0_ap_continue;
  wire Block_split1_proc_U0_ap_return;
  wire Block_split1_proc_U0_ap_start;
  wire [2:2]ColorMode_c_dout;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_return_preg;
  wire \ap_return_preg[0]_i_2_n_4 ;
  wire \ap_return_preg[0]_i_3_n_4 ;
  wire \ap_return_preg[0]_i_4_n_4 ;
  wire \ap_return_preg[0]_i_7_n_4 ;
  wire \ap_return_preg_reg[0] ;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[0]_1 ;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire shiftReg_addr;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(Block_split1_proc_U0_ap_return),
        .I1(Block_split1_proc_U0_ap_continue),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Block_split1_proc_U0_ap_start),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFC)) 
    \ap_return_preg[0]_i_1 
       (.I0(ap_return_preg),
        .I1(\ap_return_preg[0]_i_2_n_4 ),
        .I2(\ap_return_preg[0]_i_3_n_4 ),
        .I3(\ap_return_preg[0]_i_4_n_4 ),
        .I4(ColorMode_c_dout),
        .I5(\ap_return_preg_reg[0] ),
        .O(Block_split1_proc_U0_ap_return));
  LUT6 #(
    .INIT(64'h0A0F0A0F0C0C0F0F)) 
    \ap_return_preg[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\ap_return_preg_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(shiftReg_addr),
        .O(\ap_return_preg[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBBAABBAABABABBAA)) 
    \ap_return_preg[0]_i_3 
       (.I0(\ap_return_preg[0]_i_7_n_4 ),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\ap_return_preg_reg[0]_0 ),
        .I5(\ap_return_preg_reg[0]_1 ),
        .O(\ap_return_preg[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0F0A0F0A0F0F0C0C)) 
    \ap_return_preg[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\ap_return_preg_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(shiftReg_addr),
        .O(\ap_return_preg[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(\ap_return_preg_reg[0]_1 ),
        .O(ColorMode_c_dout));
  LUT6 #(
    .INIT(64'h0F0A0F0A0F0F0C0C)) 
    \ap_return_preg[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\ap_return_preg_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(shiftReg_addr),
        .O(\ap_return_preg[0]_i_7_n_4 ));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w8_d2_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg_47
   (D,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_start,
    start_for_v_hscaler_entry32_U0_full_n,
    start_once_reg,
    \SRL_SIG_reg[1][0]_1 ,
    \mOutPtr_reg[1] ,
    ColorMode_c_full_n,
    ColorMode_c17_full_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  output internal_empty_n_reg;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_start;
  input start_for_v_hscaler_entry32_U0_full_n;
  input start_once_reg;
  input \SRL_SIG_reg[1][0]_1 ;
  input \mOutPtr_reg[1] ;
  input ColorMode_c_full_n;
  input ColorMode_c17_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire ColorMode_c17_full_n;
  wire ColorMode_c_full_n;
  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_start;
  wire internal_empty_n_reg;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire shiftReg_ce;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00008880)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ap_start),
        .I2(start_for_v_hscaler_entry32_U0_full_n),
        .I3(start_once_reg),
        .I4(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \mOutPtr[1]_i_3 
       (.I0(\mOutPtr_reg[1] ),
        .I1(ColorMode_c_full_n),
        .I2(ColorMode_c17_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_fifo_w8_d2_S_shiftReg" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_shiftReg_48
   (D,
    \ColorMode_read_reg_447_reg[0] ,
    \ColorMode_read_reg_447_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    if_din,
    ap_clk);
  output [7:0]D;
  input \ColorMode_read_reg_447_reg[0] ;
  input \ColorMode_read_reg_447_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input [7:0]if_din;
  input ap_clk;

  wire \ColorMode_read_reg_447_reg[0] ;
  wire \ColorMode_read_reg_447_reg[0]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_447[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\ColorMode_read_reg_447_reg[0] ),
        .I3(\ColorMode_read_reg_447_reg[0]_0 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase
   (\j_reg_435_reg[0]_0 ,
    ADDRBWRADDR,
    Q,
    hscale_core_polyphase_U0_stream_upsampled_read,
    E,
    \x_4_reg_1563_reg[0]_0 ,
    \x_4_reg_1563_reg[10]_0 ,
    \icmp_ln636_reg_1568_reg[0]_0 ,
    \x_reg_457_reg[10]_0 ,
    \x_4_reg_1563_reg[2]_0 ,
    \x_4_reg_1563_reg[3]_0 ,
    \x_4_reg_1563_reg[7]_0 ,
    \x_4_reg_1563_reg[6]_0 ,
    \x_4_reg_1563_reg[9]_0 ,
    hscale_core_polyphase_U0_phasesH_address0,
    \x_4_reg_1563_reg[4]_0 ,
    hscale_core_polyphase_U0_ap_idle,
    hscale_core_polyphase_U0_hfltCoeff_ce0,
    \x_reg_457_pp1_iter1_reg_reg[10]_0 ,
    \y_reg_446_reg[7]_0 ,
    \y_reg_446_reg[9]_0 ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ,
    shiftReg_ce,
    in,
    ap_clk,
    SS,
    \icmp_ln636_reg_1568_reg[0]_1 ,
    \int_hfltCoeff_shift_reg[0] ,
    ap_rst_n,
    ap_enable_reg_pp1_iter13_reg_0,
    ap_start,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready,
    \icmp_ln659_reg_1607_reg[0]_0 ,
    D,
    stream_scaled_full_n,
    stream_upsampled_empty_n,
    ap_NS_fsm112_out,
    \ap_CS_fsm_reg[4]_i_2__0 ,
    \and_ln736_reg_1621_reg[0]_i_3_0 ,
    \and_ln736_reg_1621_reg[0]_i_2_0 ,
    \and_ln736_reg_1621_reg[0]_0 ,
    DI,
    \mOutPtr_reg[4] ,
    v_hcresampler_core_U0_srcImg_read,
    stream_scaled_empty_n,
    \d_read_reg_22_reg[8] ,
    out,
    hfltCoeff_q0);
  output \j_reg_435_reg[0]_0 ;
  output [7:0]ADDRBWRADDR;
  output [1:0]Q;
  output hscale_core_polyphase_U0_stream_upsampled_read;
  output [0:0]E;
  output [0:0]\x_4_reg_1563_reg[0]_0 ;
  output [3:0]\x_4_reg_1563_reg[10]_0 ;
  output \icmp_ln636_reg_1568_reg[0]_0 ;
  output [3:0]\x_reg_457_reg[10]_0 ;
  output \x_4_reg_1563_reg[2]_0 ;
  output \x_4_reg_1563_reg[3]_0 ;
  output \x_4_reg_1563_reg[7]_0 ;
  output \x_4_reg_1563_reg[6]_0 ;
  output \x_4_reg_1563_reg[9]_0 ;
  output [10:0]hscale_core_polyphase_U0_phasesH_address0;
  output \x_4_reg_1563_reg[4]_0 ;
  output hscale_core_polyphase_U0_ap_idle;
  output hscale_core_polyphase_U0_hfltCoeff_ce0;
  output [10:0]\x_reg_457_pp1_iter1_reg_reg[10]_0 ;
  output [0:0]\y_reg_446_reg[7]_0 ;
  output [6:0]\y_reg_446_reg[9]_0 ;
  output mOutPtr110_out;
  output [0:0]internal_empty_n_reg;
  output \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  output shiftReg_ce;
  output [23:0]in;
  input ap_clk;
  input [0:0]SS;
  input [0:0]\icmp_ln636_reg_1568_reg[0]_1 ;
  input \int_hfltCoeff_shift_reg[0] ;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp1_iter13_reg_0;
  input ap_start;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  input [15:0]\icmp_ln659_reg_1607_reg[0]_0 ;
  input [0:0]D;
  input stream_scaled_full_n;
  input stream_upsampled_empty_n;
  input ap_NS_fsm112_out;
  input [2:0]\ap_CS_fsm_reg[4]_i_2__0 ;
  input [3:0]\and_ln736_reg_1621_reg[0]_i_3_0 ;
  input [3:0]\and_ln736_reg_1621_reg[0]_i_2_0 ;
  input [2:0]\and_ln736_reg_1621_reg[0]_0 ;
  input [0:0]DI;
  input \mOutPtr_reg[4] ;
  input v_hcresampler_core_U0_srcImg_read;
  input stream_scaled_empty_n;
  input [8:0]\d_read_reg_22_reg[8] ;
  input [23:0]out;
  input [15:0]hfltCoeff_q0;

  wire [7:0]ADDRBWRADDR;
  wire [1:0]ArrayLoc_0_fu_806_p4;
  wire [1:0]ArrayLoc_0_reg_1616;
  wire ArrayLoc_0_reg_16160;
  wire [1:0]ArrayLoc_0_reg_1616_pp1_iter3_reg;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire FiltCoeff_1_0_U_n_10;
  wire FiltCoeff_1_0_U_n_11;
  wire FiltCoeff_1_0_U_n_12;
  wire FiltCoeff_1_0_U_n_13;
  wire FiltCoeff_1_0_U_n_14;
  wire FiltCoeff_1_0_U_n_15;
  wire FiltCoeff_1_0_U_n_16;
  wire FiltCoeff_1_0_U_n_17;
  wire FiltCoeff_1_0_U_n_18;
  wire FiltCoeff_1_0_U_n_19;
  wire FiltCoeff_1_0_U_n_4;
  wire FiltCoeff_1_0_U_n_5;
  wire FiltCoeff_1_0_U_n_6;
  wire FiltCoeff_1_0_U_n_7;
  wire FiltCoeff_1_0_U_n_8;
  wire FiltCoeff_1_0_U_n_9;
  wire [5:0]FiltCoeff_1_0_address0;
  wire FiltCoeff_2_0_U_n_10;
  wire FiltCoeff_2_0_U_n_11;
  wire FiltCoeff_2_0_U_n_12;
  wire FiltCoeff_2_0_U_n_13;
  wire FiltCoeff_2_0_U_n_14;
  wire FiltCoeff_2_0_U_n_15;
  wire FiltCoeff_2_0_U_n_16;
  wire FiltCoeff_2_0_U_n_17;
  wire FiltCoeff_2_0_U_n_18;
  wire FiltCoeff_2_0_U_n_19;
  wire FiltCoeff_2_0_U_n_4;
  wire FiltCoeff_2_0_U_n_5;
  wire FiltCoeff_2_0_U_n_6;
  wire FiltCoeff_2_0_U_n_7;
  wire FiltCoeff_2_0_U_n_8;
  wire FiltCoeff_2_0_U_n_9;
  wire [5:0]FiltCoeff_2_0_address0;
  wire FiltCoeff_3_0_U_n_10;
  wire FiltCoeff_3_0_U_n_11;
  wire FiltCoeff_3_0_U_n_12;
  wire FiltCoeff_3_0_U_n_13;
  wire FiltCoeff_3_0_U_n_14;
  wire FiltCoeff_3_0_U_n_15;
  wire FiltCoeff_3_0_U_n_16;
  wire FiltCoeff_3_0_U_n_17;
  wire FiltCoeff_3_0_U_n_18;
  wire FiltCoeff_3_0_U_n_19;
  wire FiltCoeff_3_0_U_n_4;
  wire FiltCoeff_3_0_U_n_5;
  wire FiltCoeff_3_0_U_n_6;
  wire FiltCoeff_3_0_U_n_7;
  wire FiltCoeff_3_0_U_n_8;
  wire FiltCoeff_3_0_U_n_9;
  wire [5:0]FiltCoeff_3_0_address0;
  wire FiltCoeff_4_0_U_n_10;
  wire FiltCoeff_4_0_U_n_11;
  wire FiltCoeff_4_0_U_n_12;
  wire FiltCoeff_4_0_U_n_13;
  wire FiltCoeff_4_0_U_n_14;
  wire FiltCoeff_4_0_U_n_15;
  wire FiltCoeff_4_0_U_n_16;
  wire FiltCoeff_4_0_U_n_17;
  wire FiltCoeff_4_0_U_n_18;
  wire FiltCoeff_4_0_U_n_19;
  wire FiltCoeff_4_0_U_n_4;
  wire FiltCoeff_4_0_U_n_5;
  wire FiltCoeff_4_0_U_n_6;
  wire FiltCoeff_4_0_U_n_7;
  wire FiltCoeff_4_0_U_n_8;
  wire FiltCoeff_4_0_U_n_9;
  wire [5:0]FiltCoeff_4_0_address0;
  wire FiltCoeff_5_0_U_n_10;
  wire FiltCoeff_5_0_U_n_11;
  wire FiltCoeff_5_0_U_n_12;
  wire FiltCoeff_5_0_U_n_13;
  wire FiltCoeff_5_0_U_n_14;
  wire FiltCoeff_5_0_U_n_15;
  wire FiltCoeff_5_0_U_n_16;
  wire FiltCoeff_5_0_U_n_17;
  wire FiltCoeff_5_0_U_n_18;
  wire FiltCoeff_5_0_U_n_19;
  wire FiltCoeff_5_0_U_n_4;
  wire FiltCoeff_5_0_U_n_5;
  wire FiltCoeff_5_0_U_n_6;
  wire FiltCoeff_5_0_U_n_7;
  wire FiltCoeff_5_0_U_n_8;
  wire FiltCoeff_5_0_U_n_9;
  wire [5:0]FiltCoeff_5_0_address0;
  wire [5:0]PhaseH_0_reg_1611;
  wire [5:0]PhaseH_0_reg_1611_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_0_0_fu_194;
  wire PixArray_val_V_0_0_fu_1940;
  wire [7:0]PixArray_val_V_0_1_fu_198;
  wire [7:0]PixArray_val_V_1_0_fu_206;
  wire [7:0]PixArray_val_V_1_1_fu_210;
  wire [7:0]PixArray_val_V_1_2_fu_202;
  wire [7:0]PixArray_val_V_2_0_fu_218;
  wire [7:0]PixArray_val_V_2_1_fu_222;
  wire [7:0]PixArray_val_V_2_2_fu_214;
  wire [7:0]PixArray_val_V_3_0_fu_230;
  wire [7:0]PixArray_val_V_3_1_fu_234;
  wire [7:0]PixArray_val_V_3_2_fu_226;
  wire [7:0]PixArray_val_V_4_0_fu_242;
  wire [7:0]PixArray_val_V_4_1_fu_246;
  wire [7:0]PixArray_val_V_4_2_fu_238;
  wire [7:0]PixArray_val_V_5_0_fu_254;
  wire [7:0]PixArray_val_V_5_1_fu_258;
  wire [7:0]PixArray_val_V_5_2_fu_250;
  wire [7:0]PixArray_val_V_6_0_10_fu_996_p3;
  wire [7:0]PixArray_val_V_6_0_11_fu_1017_p3;
  wire [7:0]PixArray_val_V_6_0_12_fu_1038_p3;
  wire [7:0]PixArray_val_V_6_0_7_fu_266;
  wire [7:0]PixArray_val_V_6_0_8_fu_954_p3;
  wire [7:0]PixArray_val_V_6_0_9_fu_975_p3;
  wire [7:0]PixArray_val_V_6_1_10_fu_989_p3;
  wire [7:0]PixArray_val_V_6_1_11_fu_1010_p3;
  wire [7:0]PixArray_val_V_6_1_12_fu_1031_p3;
  wire [7:0]PixArray_val_V_6_1_7_fu_270;
  wire [7:0]PixArray_val_V_6_1_8_fu_947_p3;
  wire [7:0]PixArray_val_V_6_1_9_fu_968_p3;
  wire [7:0]PixArray_val_V_6_2_10_fu_961_p3;
  wire [7:0]PixArray_val_V_6_2_11_fu_982_p3;
  wire [7:0]PixArray_val_V_6_2_12_fu_1003_p3;
  wire [7:0]PixArray_val_V_6_2_13_fu_1024_p3;
  wire [7:0]PixArray_val_V_6_2_14_fu_1045_p3;
  wire [7:0]PixArray_val_V_6_2_1_fu_274;
  wire [7:0]PixArray_val_V_6_2_fu_262;
  wire [1:0]Q;
  wire [0:0]ReadEn_1_reg_505;
  wire ReadEn_1_reg_50517_out;
  wire ReadEn_reg_469;
  wire ReadEn_reg_4690;
  wire \ReadEn_reg_469_reg_n_4_[0] ;
  wire [0:0]SS;
  wire [8:0]add_ln608_1_fu_585_p2;
  wire [2:0]add_ln611_fu_670_p2;
  wire and_ln736_reg_1621;
  wire \and_ln736_reg_1621_pp1_iter11_reg_reg[0]_srl9_n_4 ;
  wire and_ln736_reg_1621_pp1_iter12_reg;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  wire [2:0]\and_ln736_reg_1621_reg[0]_0 ;
  wire [3:0]\and_ln736_reg_1621_reg[0]_i_2_0 ;
  wire \and_ln736_reg_1621_reg[0]_i_2_n_5 ;
  wire \and_ln736_reg_1621_reg[0]_i_2_n_6 ;
  wire \and_ln736_reg_1621_reg[0]_i_2_n_7 ;
  wire [3:0]\and_ln736_reg_1621_reg[0]_i_3_0 ;
  wire \and_ln736_reg_1621_reg[0]_i_3_n_4 ;
  wire \and_ln736_reg_1621_reg[0]_i_3_n_5 ;
  wire \and_ln736_reg_1621_reg[0]_i_3_n_6 ;
  wire \and_ln736_reg_1621_reg[0]_i_3_n_7 ;
  wire \and_ln736_reg_1621_reg[0]_i_7_n_4 ;
  wire \and_ln736_reg_1621_reg[0]_i_7_n_5 ;
  wire \and_ln736_reg_1621_reg[0]_i_7_n_6 ;
  wire \and_ln736_reg_1621_reg[0]_i_7_n_7 ;
  wire \ap_CS_fsm[2]_i_3__0_n_4 ;
  wire \ap_CS_fsm[5]_i_2__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [2:0]\ap_CS_fsm_reg[4]_i_2__0 ;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state4;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12;
  wire ap_enable_reg_pp1_iter13_i_1_n_4;
  wire [0:0]ap_enable_reg_pp1_iter13_reg_0;
  wire ap_enable_reg_pp1_iter13_reg_n_4;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter4_i_1_n_4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire \gen_write[1].mem_reg_i_10__0_n_4 ;
  wire \gen_write[1].mem_reg_i_10__0_n_5 ;
  wire \gen_write[1].mem_reg_i_10__0_n_6 ;
  wire \gen_write[1].mem_reg_i_10__0_n_7 ;
  wire \gen_write[1].mem_reg_i_15__0_n_4 ;
  wire \gen_write[1].mem_reg_i_16__0_n_4 ;
  wire \gen_write[1].mem_reg_i_17_n_4 ;
  wire \gen_write[1].mem_reg_i_18__0_n_4 ;
  wire \gen_write[1].mem_reg_i_18_n_4 ;
  wire \gen_write[1].mem_reg_i_19__0_n_4 ;
  wire \gen_write[1].mem_reg_i_19_n_4 ;
  wire \gen_write[1].mem_reg_i_20__0_n_4 ;
  wire \gen_write[1].mem_reg_i_21__0_n_4 ;
  wire \gen_write[1].mem_reg_i_21_n_4 ;
  wire \gen_write[1].mem_reg_i_22__0_n_4 ;
  wire \gen_write[1].mem_reg_i_22_n_4 ;
  wire \gen_write[1].mem_reg_i_23__0_n_4 ;
  wire \gen_write[1].mem_reg_i_24_n_4 ;
  wire \gen_write[1].mem_reg_i_25_n_4 ;
  wire \gen_write[1].mem_reg_i_26_n_4 ;
  wire \gen_write[1].mem_reg_i_27_n_4 ;
  wire \gen_write[1].mem_reg_i_28_n_4 ;
  wire \gen_write[1].mem_reg_i_29_n_4 ;
  wire \gen_write[1].mem_reg_i_30_n_4 ;
  wire \gen_write[1].mem_reg_i_31_n_4 ;
  wire \gen_write[1].mem_reg_i_9__0_n_5 ;
  wire \gen_write[1].mem_reg_i_9__0_n_6 ;
  wire \gen_write[1].mem_reg_i_9__0_n_7 ;
  wire grp_hscale_polyphase_fu_519_ap_start_reg;
  wire grp_hscale_polyphase_fu_519_ap_start_reg_i_1_n_4;
  wire grp_reg_ap_uint_9_s_fu_759_n_10;
  wire grp_reg_ap_uint_9_s_fu_759_n_11;
  wire grp_reg_ap_uint_9_s_fu_759_n_12;
  wire grp_reg_ap_uint_9_s_fu_759_n_13;
  wire grp_reg_ap_uint_9_s_fu_759_n_14;
  wire grp_reg_ap_uint_9_s_fu_759_n_15;
  wire grp_reg_ap_uint_9_s_fu_759_n_16;
  wire grp_reg_ap_uint_9_s_fu_759_n_17;
  wire grp_reg_ap_uint_9_s_fu_759_n_18;
  wire grp_reg_ap_uint_9_s_fu_759_n_19;
  wire grp_reg_ap_uint_9_s_fu_759_n_20;
  wire grp_reg_ap_uint_9_s_fu_759_n_21;
  wire grp_reg_ap_uint_9_s_fu_759_n_22;
  wire grp_reg_ap_uint_9_s_fu_759_n_23;
  wire grp_reg_ap_uint_9_s_fu_759_n_24;
  wire grp_reg_ap_uint_9_s_fu_759_n_25;
  wire grp_reg_ap_uint_9_s_fu_759_n_26;
  wire grp_reg_ap_uint_9_s_fu_759_n_27;
  wire grp_reg_ap_uint_9_s_fu_759_n_28;
  wire grp_reg_ap_uint_9_s_fu_759_n_29;
  wire grp_reg_ap_uint_9_s_fu_759_n_4;
  wire grp_reg_ap_uint_9_s_fu_759_n_8;
  wire grp_reg_ap_uint_9_s_fu_759_n_9;
  wire [15:0]hfltCoeff_q0;
  wire hscale_core_polyphase_U0_ap_idle;
  wire [0:0]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire [10:0]hscale_core_polyphase_U0_phasesH_address0;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire i_reg_424;
  wire i_reg_4240;
  wire \i_reg_424_reg_n_4_[0] ;
  wire \i_reg_424_reg_n_4_[1] ;
  wire \i_reg_424_reg_n_4_[2] ;
  wire \i_reg_424_reg_n_4_[3] ;
  wire \i_reg_424_reg_n_4_[4] ;
  wire \i_reg_424_reg_n_4_[5] ;
  wire \i_reg_424_reg_n_4_[6] ;
  wire icmp_ln608_fu_591_p2;
  wire icmp_ln608_reg_1355;
  wire \icmp_ln608_reg_1355[0]_i_1_n_4 ;
  wire icmp_ln636_reg_1568;
  wire \icmp_ln636_reg_1568_pp1_iter11_reg_reg[0]_srl2_n_4 ;
  wire icmp_ln636_reg_1568_pp1_iter12_reg;
  wire \icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ;
  wire \icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ;
  wire icmp_ln636_reg_1568_pp1_iter3_reg;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln636_reg_1568_pp1_iter9_reg;
  wire \icmp_ln636_reg_1568_reg[0]_0 ;
  wire [0:0]\icmp_ln636_reg_1568_reg[0]_1 ;
  wire icmp_ln647_reg_1581;
  wire icmp_ln647_reg_15810;
  wire \icmp_ln647_reg_1581[0]_i_1_n_4 ;
  wire icmp_ln659_fu_797_p2;
  wire icmp_ln659_reg_1607;
  wire icmp_ln659_reg_16070;
  wire \icmp_ln659_reg_1607[0]_i_10_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_11_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_12_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_13_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_14_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_16_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_17_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_18_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_19_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_20_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_21_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_22_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_23_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_29_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_30_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_31_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_32_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_33_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_34_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_35_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_36_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_44_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_45_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_46_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_47_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_4_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_5_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_7_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_8_n_4 ;
  wire \icmp_ln659_reg_1607[0]_i_9_n_4 ;
  wire [15:0]\icmp_ln659_reg_1607_reg[0]_0 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_15_n_4 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_15_n_5 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_15_n_6 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_15_n_7 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_28_n_4 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_28_n_5 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_28_n_6 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_28_n_7 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_2_n_7 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_3_n_4 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_3_n_5 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_3_n_6 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_3_n_7 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_6_n_4 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_6_n_5 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_6_n_6 ;
  wire \icmp_ln659_reg_1607_reg[0]_i_6_n_7 ;
  wire \icmp_ln696_reg_1572[0]_i_1_n_4 ;
  wire \icmp_ln696_reg_1572[0]_i_2_n_4 ;
  wire \icmp_ln696_reg_1572_pp1_iter11_reg_reg[0]_srl2_n_4 ;
  wire icmp_ln696_reg_1572_pp1_iter12_reg;
  wire \icmp_ln696_reg_1572_pp1_iter1_reg_reg_n_4_[0] ;
  wire icmp_ln696_reg_1572_pp1_iter2_reg;
  wire icmp_ln696_reg_1572_pp1_iter3_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter9_reg;
  wire \icmp_ln696_reg_1572_reg_n_4_[0] ;
  wire \icmp_reg_1585[0]_i_1_n_4 ;
  wire \icmp_reg_1585[0]_i_2_n_4 ;
  wire \icmp_reg_1585[0]_i_4_n_4 ;
  wire \icmp_reg_1585[0]_i_5_n_4 ;
  wire \icmp_reg_1585_reg_n_4_[0] ;
  wire [23:0]in;
  wire indvar_flatten_reg_413;
  wire indvar_flatten_reg_4130;
  wire \indvar_flatten_reg_413[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten_reg_413_reg;
  wire \int_hfltCoeff_shift_reg[0] ;
  wire [0:0]internal_empty_n_reg;
  wire [2:1]j_reg_435;
  wire \j_reg_435_reg[0]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [23:0]out;
  wire p_36_in;
  wire p_4_in;
  wire [15:0]q00;
  wire [6:1]select_ln608_1_fu_617_p3;
  wire \select_ln608_1_reg_1363[0]_i_1_n_4 ;
  wire \select_ln608_1_reg_1363[1]_i_2_n_4 ;
  wire \select_ln608_1_reg_1363[2]_i_2_n_4 ;
  wire \select_ln608_1_reg_1363[3]_i_2_n_4 ;
  wire \select_ln608_1_reg_1363[3]_i_3_n_4 ;
  wire \select_ln608_1_reg_1363[4]_i_2_n_4 ;
  wire \select_ln608_1_reg_1363[6]_i_2_n_4 ;
  wire \select_ln608_1_reg_1363[6]_i_3_n_4 ;
  wire [5:0]select_ln608_1_reg_1363_reg;
  wire [6:6]select_ln608_1_reg_1363_reg__0;
  wire [2:0]select_ln608_reg_1359;
  wire \select_ln608_reg_1359[0]_i_1_n_4 ;
  wire \select_ln608_reg_1359[1]_i_1_n_4 ;
  wire \select_ln608_reg_1359[2]_i_1_n_4 ;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire v_hcresampler_core_U0_srcImg_read;
  wire xReadPos_2_reg_491;
  wire \xReadPos_2_reg_491[11]_i_2_n_4 ;
  wire \xReadPos_2_reg_491[11]_i_3_n_4 ;
  wire \xReadPos_2_reg_491[11]_i_4_n_4 ;
  wire \xReadPos_2_reg_491[11]_i_5_n_4 ;
  wire \xReadPos_2_reg_491[15]_i_2_n_4 ;
  wire \xReadPos_2_reg_491[15]_i_3_n_4 ;
  wire \xReadPos_2_reg_491[15]_i_4_n_4 ;
  wire \xReadPos_2_reg_491[15]_i_5_n_4 ;
  wire \xReadPos_2_reg_491[3]_i_5_n_4 ;
  wire \xReadPos_2_reg_491[3]_i_6_n_4 ;
  wire \xReadPos_2_reg_491[7]_i_2_n_4 ;
  wire \xReadPos_2_reg_491[7]_i_3_n_4 ;
  wire \xReadPos_2_reg_491[7]_i_4_n_4 ;
  wire \xReadPos_2_reg_491[7]_i_5_n_4 ;
  wire \xReadPos_2_reg_491_reg_n_4_[0] ;
  wire \xReadPos_2_reg_491_reg_n_4_[10] ;
  wire \xReadPos_2_reg_491_reg_n_4_[11] ;
  wire \xReadPos_2_reg_491_reg_n_4_[12] ;
  wire \xReadPos_2_reg_491_reg_n_4_[13] ;
  wire \xReadPos_2_reg_491_reg_n_4_[14] ;
  wire \xReadPos_2_reg_491_reg_n_4_[15] ;
  wire \xReadPos_2_reg_491_reg_n_4_[1] ;
  wire \xReadPos_2_reg_491_reg_n_4_[2] ;
  wire \xReadPos_2_reg_491_reg_n_4_[3] ;
  wire \xReadPos_2_reg_491_reg_n_4_[4] ;
  wire \xReadPos_2_reg_491_reg_n_4_[5] ;
  wire \xReadPos_2_reg_491_reg_n_4_[6] ;
  wire \xReadPos_2_reg_491_reg_n_4_[7] ;
  wire \xReadPos_2_reg_491_reg_n_4_[8] ;
  wire \xReadPos_2_reg_491_reg_n_4_[9] ;
  wire [15:0]xReadPos_reg_480;
  wire [10:1]x_4_fu_717_p2;
  wire \x_4_reg_1563[10]_i_3_n_4 ;
  wire \x_4_reg_1563[10]_i_5_n_4 ;
  wire \x_4_reg_1563[4]_i_2_n_4 ;
  wire \x_4_reg_1563[5]_i_2_n_4 ;
  wire [9:0]x_4_reg_1563_reg;
  wire [0:0]\x_4_reg_1563_reg[0]_0 ;
  wire [3:0]\x_4_reg_1563_reg[10]_0 ;
  wire \x_4_reg_1563_reg[2]_0 ;
  wire \x_4_reg_1563_reg[3]_0 ;
  wire \x_4_reg_1563_reg[4]_0 ;
  wire \x_4_reg_1563_reg[6]_0 ;
  wire \x_4_reg_1563_reg[7]_0 ;
  wire \x_4_reg_1563_reg[9]_0 ;
  wire x_reg_457;
  wire x_reg_4570;
  wire [10:0]\x_reg_457_pp1_iter1_reg_reg[10]_0 ;
  wire [3:0]\x_reg_457_reg[10]_0 ;
  wire \x_reg_457_reg_n_4_[0] ;
  wire \x_reg_457_reg_n_4_[2] ;
  wire \x_reg_457_reg_n_4_[3] ;
  wire \x_reg_457_reg_n_4_[4] ;
  wire \x_reg_457_reg_n_4_[6] ;
  wire \x_reg_457_reg_n_4_[7] ;
  wire \x_reg_457_reg_n_4_[9] ;
  wire [9:0]y_4_fu_706_p2;
  wire [9:0]y_4_reg_1554;
  wire \y_4_reg_1554[8]_i_2_n_4 ;
  wire \y_4_reg_1554[9]_i_2_n_4 ;
  wire y_reg_446;
  wire [0:0]\y_reg_446_reg[7]_0 ;
  wire [6:0]\y_reg_446_reg[9]_0 ;
  wire \y_reg_446_reg_n_4_[6] ;
  wire \y_reg_446_reg_n_4_[7] ;
  wire \y_reg_446_reg_n_4_[8] ;
  wire [15:0]zext_ln659_fu_787_p1;
  wire [3:3]\NLW_and_ln736_reg_1621_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln736_reg_1621_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln736_reg_1621_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln736_reg_1621_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_write[1].mem_reg_i_9__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln659_reg_1607_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln659_reg_1607_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln659_reg_1607_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln659_reg_1607_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln659_reg_1607_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln659_reg_1607_reg[0]_i_6_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h04)) 
    \ArrayLoc_0_reg_1616[1]_i_1 
       (.I0(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\icmp_ln696_reg_1572_pp1_iter1_reg_reg_n_4_[0] ),
        .O(ArrayLoc_0_reg_16160));
  FDRE \ArrayLoc_0_reg_1616_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ArrayLoc_0_reg_1616[0]),
        .Q(ArrayLoc_0_reg_1616_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \ArrayLoc_0_reg_1616_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ArrayLoc_0_reg_1616[1]),
        .Q(ArrayLoc_0_reg_1616_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \ArrayLoc_0_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(ArrayLoc_0_fu_806_p4[0]),
        .Q(ArrayLoc_0_reg_1616[0]),
        .R(1'b0));
  FDRE \ArrayLoc_0_reg_1616_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(ArrayLoc_0_fu_806_p4[1]),
        .Q(ArrayLoc_0_reg_1616[1]),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0 FiltCoeff_0_0_U
       (.Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_reg_reg(PhaseH_0_reg_1611_pp1_iter3_reg),
        .p_reg_reg_0(select_ln608_1_reg_1363_reg),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_12 FiltCoeff_1_0_U
       (.FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00({FiltCoeff_1_0_U_n_4,FiltCoeff_1_0_U_n_5,FiltCoeff_1_0_U_n_6,FiltCoeff_1_0_U_n_7,FiltCoeff_1_0_U_n_8,FiltCoeff_1_0_U_n_9,FiltCoeff_1_0_U_n_10,FiltCoeff_1_0_U_n_11,FiltCoeff_1_0_U_n_12,FiltCoeff_1_0_U_n_13,FiltCoeff_1_0_U_n_14,FiltCoeff_1_0_U_n_15,FiltCoeff_1_0_U_n_16,FiltCoeff_1_0_U_n_17,FiltCoeff_1_0_U_n_18,FiltCoeff_1_0_U_n_19}),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_13 FiltCoeff_2_0_U
       (.FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00({FiltCoeff_2_0_U_n_4,FiltCoeff_2_0_U_n_5,FiltCoeff_2_0_U_n_6,FiltCoeff_2_0_U_n_7,FiltCoeff_2_0_U_n_8,FiltCoeff_2_0_U_n_9,FiltCoeff_2_0_U_n_10,FiltCoeff_2_0_U_n_11,FiltCoeff_2_0_U_n_12,FiltCoeff_2_0_U_n_13,FiltCoeff_2_0_U_n_14,FiltCoeff_2_0_U_n_15,FiltCoeff_2_0_U_n_16,FiltCoeff_2_0_U_n_17,FiltCoeff_2_0_U_n_18,FiltCoeff_2_0_U_n_19}),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_14 FiltCoeff_3_0_U
       (.FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00({FiltCoeff_3_0_U_n_4,FiltCoeff_3_0_U_n_5,FiltCoeff_3_0_U_n_6,FiltCoeff_3_0_U_n_7,FiltCoeff_3_0_U_n_8,FiltCoeff_3_0_U_n_9,FiltCoeff_3_0_U_n_10,FiltCoeff_3_0_U_n_11,FiltCoeff_3_0_U_n_12,FiltCoeff_3_0_U_n_13,FiltCoeff_3_0_U_n_14,FiltCoeff_3_0_U_n_15,FiltCoeff_3_0_U_n_16,FiltCoeff_3_0_U_n_17,FiltCoeff_3_0_U_n_18,FiltCoeff_3_0_U_n_19}),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_15 FiltCoeff_4_0_U
       (.FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00({FiltCoeff_4_0_U_n_4,FiltCoeff_4_0_U_n_5,FiltCoeff_4_0_U_n_6,FiltCoeff_4_0_U_n_7,FiltCoeff_4_0_U_n_8,FiltCoeff_4_0_U_n_9,FiltCoeff_4_0_U_n_10,FiltCoeff_4_0_U_n_11,FiltCoeff_4_0_U_n_12,FiltCoeff_4_0_U_n_13,FiltCoeff_4_0_U_n_14,FiltCoeff_4_0_U_n_15,FiltCoeff_4_0_U_n_16,FiltCoeff_4_0_U_n_17,FiltCoeff_4_0_U_n_18,FiltCoeff_4_0_U_n_19}),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_16 FiltCoeff_5_0_U
       (.FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00({FiltCoeff_5_0_U_n_4,FiltCoeff_5_0_U_n_5,FiltCoeff_5_0_U_n_6,FiltCoeff_5_0_U_n_7,FiltCoeff_5_0_U_n_8,FiltCoeff_5_0_U_n_9,FiltCoeff_5_0_U_n_10,FiltCoeff_5_0_U_n_11,FiltCoeff_5_0_U_n_12,FiltCoeff_5_0_U_n_13,FiltCoeff_5_0_U_n_14,FiltCoeff_5_0_U_n_15,FiltCoeff_5_0_U_n_16,FiltCoeff_5_0_U_n_17,FiltCoeff_5_0_U_n_18,FiltCoeff_5_0_U_n_19}),
        .select_ln608_reg_1359(select_ln608_reg_1359));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[0]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[1]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[2]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[3]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[4]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PhaseH_0_reg_1611[5]),
        .Q(PhaseH_0_reg_1611_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_13),
        .Q(PhaseH_0_reg_1611[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_12),
        .Q(PhaseH_0_reg_1611[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[2] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_11),
        .Q(PhaseH_0_reg_1611[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[3] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_10),
        .Q(PhaseH_0_reg_1611[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[4] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_9),
        .Q(PhaseH_0_reg_1611[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_1611_reg[5] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(grp_reg_ap_uint_9_s_fu_759_n_8),
        .Q(PhaseH_0_reg_1611[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[0]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[0]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[1]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[1]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[2]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[2]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[3]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[3]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[4]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[4]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[5]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[5]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[6]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[6]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_0_fu_194[7]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_0_fu_206[7]),
        .O(PixArray_val_V_6_0_8_fu_954_p3[7]));
  FDRE \PixArray_val_V_0_0_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[0]),
        .Q(PixArray_val_V_0_0_fu_194[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[1]),
        .Q(PixArray_val_V_0_0_fu_194[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[2]),
        .Q(PixArray_val_V_0_0_fu_194[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[3]),
        .Q(PixArray_val_V_0_0_fu_194[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[4]),
        .Q(PixArray_val_V_0_0_fu_194[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[5]),
        .Q(PixArray_val_V_0_0_fu_194[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[6]),
        .Q(PixArray_val_V_0_0_fu_194[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_0_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_8_fu_954_p3[7]),
        .Q(PixArray_val_V_0_0_fu_194[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[0]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[0]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[1]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[1]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[2]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[2]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[3]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[3]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[4]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[4]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[5]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[5]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[6]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[6]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_0_1_fu_198[7]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_1_1_fu_210[7]),
        .O(PixArray_val_V_6_1_8_fu_947_p3[7]));
  FDRE \PixArray_val_V_0_1_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[0]),
        .Q(PixArray_val_V_0_1_fu_198[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[1]),
        .Q(PixArray_val_V_0_1_fu_198[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[2]),
        .Q(PixArray_val_V_0_1_fu_198[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[3]),
        .Q(PixArray_val_V_0_1_fu_198[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[4]),
        .Q(PixArray_val_V_0_1_fu_198[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[5]),
        .Q(PixArray_val_V_0_1_fu_198[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[6]),
        .Q(PixArray_val_V_0_1_fu_198[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_0_1_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_8_fu_947_p3[7]),
        .Q(PixArray_val_V_0_1_fu_198[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[0]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[0]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[1]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[1]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[2]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[2]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[3]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[3]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[4]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[4]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[5]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[5]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[6]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[6]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_0_fu_206[7]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_0_fu_218[7]),
        .O(PixArray_val_V_6_0_9_fu_975_p3[7]));
  FDRE \PixArray_val_V_1_0_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[0]),
        .Q(PixArray_val_V_1_0_fu_206[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[1]),
        .Q(PixArray_val_V_1_0_fu_206[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[2]),
        .Q(PixArray_val_V_1_0_fu_206[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[3]),
        .Q(PixArray_val_V_1_0_fu_206[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[4]),
        .Q(PixArray_val_V_1_0_fu_206[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[5]),
        .Q(PixArray_val_V_1_0_fu_206[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[6]),
        .Q(PixArray_val_V_1_0_fu_206[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_9_fu_975_p3[7]),
        .Q(PixArray_val_V_1_0_fu_206[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[0]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[0]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[1]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[1]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[2]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[2]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[3]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[3]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[4]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[4]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[5]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[5]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[6]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[6]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_1_fu_210[7]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_1_fu_222[7]),
        .O(PixArray_val_V_6_1_9_fu_968_p3[7]));
  FDRE \PixArray_val_V_1_1_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[0]),
        .Q(PixArray_val_V_1_1_fu_210[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[1]),
        .Q(PixArray_val_V_1_1_fu_210[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[2]),
        .Q(PixArray_val_V_1_1_fu_210[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[3]),
        .Q(PixArray_val_V_1_1_fu_210[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[4]),
        .Q(PixArray_val_V_1_1_fu_210[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[5]),
        .Q(PixArray_val_V_1_1_fu_210[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[6]),
        .Q(PixArray_val_V_1_1_fu_210[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_9_fu_968_p3[7]),
        .Q(PixArray_val_V_1_1_fu_210[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[0]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[0]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[1]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[1]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[2]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[2]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[3]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[3]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[4]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[4]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[5]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[5]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[6]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[6]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_1_2_fu_202[7]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_2_2_fu_214[7]),
        .O(PixArray_val_V_6_2_10_fu_961_p3[7]));
  FDRE \PixArray_val_V_1_2_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[0]),
        .Q(PixArray_val_V_1_2_fu_202[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[1]),
        .Q(PixArray_val_V_1_2_fu_202[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[2]),
        .Q(PixArray_val_V_1_2_fu_202[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[3]),
        .Q(PixArray_val_V_1_2_fu_202[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[4]),
        .Q(PixArray_val_V_1_2_fu_202[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[5]),
        .Q(PixArray_val_V_1_2_fu_202[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[6]),
        .Q(PixArray_val_V_1_2_fu_202[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_10_fu_961_p3[7]),
        .Q(PixArray_val_V_1_2_fu_202[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[0]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[0]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[1]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[1]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[2]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[2]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[3]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[3]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[4]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[4]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[5]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[5]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[6]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[6]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_0_fu_218[7]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_0_fu_230[7]),
        .O(PixArray_val_V_6_0_10_fu_996_p3[7]));
  FDRE \PixArray_val_V_2_0_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[0]),
        .Q(PixArray_val_V_2_0_fu_218[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[1]),
        .Q(PixArray_val_V_2_0_fu_218[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[2]),
        .Q(PixArray_val_V_2_0_fu_218[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[3]),
        .Q(PixArray_val_V_2_0_fu_218[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[4]),
        .Q(PixArray_val_V_2_0_fu_218[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[5]),
        .Q(PixArray_val_V_2_0_fu_218[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[6]),
        .Q(PixArray_val_V_2_0_fu_218[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_10_fu_996_p3[7]),
        .Q(PixArray_val_V_2_0_fu_218[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[0]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[0]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[1]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[1]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[2]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[2]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[3]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[3]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[4]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[4]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[5]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[5]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[6]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[6]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_1_fu_222[7]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_1_fu_234[7]),
        .O(PixArray_val_V_6_1_10_fu_989_p3[7]));
  FDRE \PixArray_val_V_2_1_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[0]),
        .Q(PixArray_val_V_2_1_fu_222[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[1]),
        .Q(PixArray_val_V_2_1_fu_222[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[2]),
        .Q(PixArray_val_V_2_1_fu_222[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[3]),
        .Q(PixArray_val_V_2_1_fu_222[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[4]),
        .Q(PixArray_val_V_2_1_fu_222[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[5]),
        .Q(PixArray_val_V_2_1_fu_222[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[6]),
        .Q(PixArray_val_V_2_1_fu_222[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_10_fu_989_p3[7]),
        .Q(PixArray_val_V_2_1_fu_222[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[0]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[0]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[1]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[1]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[2]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[2]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[3]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[3]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[4]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[4]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[5]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[5]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[6]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[6]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_2_2_fu_214[7]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_3_2_fu_226[7]),
        .O(PixArray_val_V_6_2_11_fu_982_p3[7]));
  FDRE \PixArray_val_V_2_2_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[0]),
        .Q(PixArray_val_V_2_2_fu_214[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[1]),
        .Q(PixArray_val_V_2_2_fu_214[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[2]),
        .Q(PixArray_val_V_2_2_fu_214[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[3]),
        .Q(PixArray_val_V_2_2_fu_214[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[4]),
        .Q(PixArray_val_V_2_2_fu_214[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[5]),
        .Q(PixArray_val_V_2_2_fu_214[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[6]),
        .Q(PixArray_val_V_2_2_fu_214[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_11_fu_982_p3[7]),
        .Q(PixArray_val_V_2_2_fu_214[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[0]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[0]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[1]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[1]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[2]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[2]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[3]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[3]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[4]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[4]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[5]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[5]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[6]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[6]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_0_fu_230[7]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_0_fu_242[7]),
        .O(PixArray_val_V_6_0_11_fu_1017_p3[7]));
  FDRE \PixArray_val_V_3_0_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[0]),
        .Q(PixArray_val_V_3_0_fu_230[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[1]),
        .Q(PixArray_val_V_3_0_fu_230[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[2]),
        .Q(PixArray_val_V_3_0_fu_230[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[3]),
        .Q(PixArray_val_V_3_0_fu_230[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[4]),
        .Q(PixArray_val_V_3_0_fu_230[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[5]),
        .Q(PixArray_val_V_3_0_fu_230[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[6]),
        .Q(PixArray_val_V_3_0_fu_230[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_11_fu_1017_p3[7]),
        .Q(PixArray_val_V_3_0_fu_230[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[0]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[0]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[1]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[1]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[2]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[2]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[3]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[3]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[4]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[4]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[5]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[5]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[6]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[6]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_1_fu_234[7]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_1_fu_246[7]),
        .O(PixArray_val_V_6_1_11_fu_1010_p3[7]));
  FDRE \PixArray_val_V_3_1_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[0]),
        .Q(PixArray_val_V_3_1_fu_234[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[1]),
        .Q(PixArray_val_V_3_1_fu_234[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[2]),
        .Q(PixArray_val_V_3_1_fu_234[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[3]),
        .Q(PixArray_val_V_3_1_fu_234[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[4]),
        .Q(PixArray_val_V_3_1_fu_234[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[5]),
        .Q(PixArray_val_V_3_1_fu_234[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[6]),
        .Q(PixArray_val_V_3_1_fu_234[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_11_fu_1010_p3[7]),
        .Q(PixArray_val_V_3_1_fu_234[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[0]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[0]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[1]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[1]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[2]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[2]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[3]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[3]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[4]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[4]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[5]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[5]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[6]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[6]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_3_2_fu_226[7]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_4_2_fu_238[7]),
        .O(PixArray_val_V_6_2_12_fu_1003_p3[7]));
  FDRE \PixArray_val_V_3_2_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[0]),
        .Q(PixArray_val_V_3_2_fu_226[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[1]),
        .Q(PixArray_val_V_3_2_fu_226[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[2]),
        .Q(PixArray_val_V_3_2_fu_226[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[3]),
        .Q(PixArray_val_V_3_2_fu_226[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[4]),
        .Q(PixArray_val_V_3_2_fu_226[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[5]),
        .Q(PixArray_val_V_3_2_fu_226[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[6]),
        .Q(PixArray_val_V_3_2_fu_226[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_12_fu_1003_p3[7]),
        .Q(PixArray_val_V_3_2_fu_226[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[0]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[0]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[1]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[1]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[2]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[2]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[3]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[3]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[4]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[4]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[5]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[5]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[6]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[6]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_0_fu_242[7]_i_1 
       (.I0(PixArray_val_V_6_0_7_fu_266[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_0_fu_254[7]),
        .O(PixArray_val_V_6_0_12_fu_1038_p3[7]));
  FDRE \PixArray_val_V_4_0_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[0]),
        .Q(PixArray_val_V_4_0_fu_242[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[1]),
        .Q(PixArray_val_V_4_0_fu_242[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[2]),
        .Q(PixArray_val_V_4_0_fu_242[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[3]),
        .Q(PixArray_val_V_4_0_fu_242[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[4]),
        .Q(PixArray_val_V_4_0_fu_242[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[5]),
        .Q(PixArray_val_V_4_0_fu_242[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[6]),
        .Q(PixArray_val_V_4_0_fu_242[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_12_fu_1038_p3[7]),
        .Q(PixArray_val_V_4_0_fu_242[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[0]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[0]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[1]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[1]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[2]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[2]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[3]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[3]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[4]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[4]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[5]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[5]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[6]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[6]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_1_fu_246[7]_i_1 
       (.I0(PixArray_val_V_6_1_7_fu_270[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_1_fu_258[7]),
        .O(PixArray_val_V_6_1_12_fu_1031_p3[7]));
  FDRE \PixArray_val_V_4_1_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[0]),
        .Q(PixArray_val_V_4_1_fu_246[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[1]),
        .Q(PixArray_val_V_4_1_fu_246[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[2]),
        .Q(PixArray_val_V_4_1_fu_246[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[3]),
        .Q(PixArray_val_V_4_1_fu_246[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[4]),
        .Q(PixArray_val_V_4_1_fu_246[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[5]),
        .Q(PixArray_val_V_4_1_fu_246[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[6]),
        .Q(PixArray_val_V_4_1_fu_246[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_12_fu_1031_p3[7]),
        .Q(PixArray_val_V_4_1_fu_246[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[0]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[0]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[1]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[1]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[2]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[2]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[3]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[3]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[4]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[4]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[5]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[5]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[6]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[6]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_4_2_fu_238[7]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_5_2_fu_250[7]),
        .O(PixArray_val_V_6_2_13_fu_1024_p3[7]));
  FDRE \PixArray_val_V_4_2_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[0]),
        .Q(PixArray_val_V_4_2_fu_238[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[1]),
        .Q(PixArray_val_V_4_2_fu_238[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[2]),
        .Q(PixArray_val_V_4_2_fu_238[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[3]),
        .Q(PixArray_val_V_4_2_fu_238[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[4]),
        .Q(PixArray_val_V_4_2_fu_238[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[5]),
        .Q(PixArray_val_V_4_2_fu_238[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[6]),
        .Q(PixArray_val_V_4_2_fu_238[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_13_fu_1024_p3[7]),
        .Q(PixArray_val_V_4_2_fu_238[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \PixArray_val_V_5_0_fu_254[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(icmp_ln647_reg_1581),
        .O(PixArray_val_V_0_0_fu_1940));
  FDRE \PixArray_val_V_5_0_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[0]),
        .Q(PixArray_val_V_5_0_fu_254[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[1]),
        .Q(PixArray_val_V_5_0_fu_254[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[2]),
        .Q(PixArray_val_V_5_0_fu_254[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[3]),
        .Q(PixArray_val_V_5_0_fu_254[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[4]),
        .Q(PixArray_val_V_5_0_fu_254[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[5]),
        .Q(PixArray_val_V_5_0_fu_254[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[6]),
        .Q(PixArray_val_V_5_0_fu_254[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_0_7_fu_266[7]),
        .Q(PixArray_val_V_5_0_fu_254[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[0]),
        .Q(PixArray_val_V_5_1_fu_258[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[1]),
        .Q(PixArray_val_V_5_1_fu_258[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[2]),
        .Q(PixArray_val_V_5_1_fu_258[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[3]),
        .Q(PixArray_val_V_5_1_fu_258[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[4]),
        .Q(PixArray_val_V_5_1_fu_258[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[5]),
        .Q(PixArray_val_V_5_1_fu_258[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[6]),
        .Q(PixArray_val_V_5_1_fu_258[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_1_7_fu_270[7]),
        .Q(PixArray_val_V_5_1_fu_258[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[0]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[0]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[0]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[1]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[1]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[1]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[2]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[2]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[2]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[3]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[3]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[3]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[4]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[4]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[4]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[5]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[5]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[5]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[6]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[6]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[6]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_5_2_fu_250[7]_i_1 
       (.I0(PixArray_val_V_6_2_1_fu_274[7]),
        .I1(\icmp_reg_1585_reg_n_4_[0] ),
        .I2(PixArray_val_V_6_2_fu_262[7]),
        .O(PixArray_val_V_6_2_14_fu_1045_p3[7]));
  FDRE \PixArray_val_V_5_2_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[0]),
        .Q(PixArray_val_V_5_2_fu_250[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[1]),
        .Q(PixArray_val_V_5_2_fu_250[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[2]),
        .Q(PixArray_val_V_5_2_fu_250[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[3]),
        .Q(PixArray_val_V_5_2_fu_250[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[4]),
        .Q(PixArray_val_V_5_2_fu_250[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[5]),
        .Q(PixArray_val_V_5_2_fu_250[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[6]),
        .Q(PixArray_val_V_5_2_fu_250[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_14_fu_1045_p3[7]),
        .Q(PixArray_val_V_5_2_fu_250[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \PixArray_val_V_6_0_7_fu_266[7]_i_1 
       (.I0(icmp_ln647_reg_1581),
        .I1(icmp_ln659_reg_1607),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter3),
        .O(hscale_core_polyphase_U0_stream_upsampled_read));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[0]),
        .Q(PixArray_val_V_6_0_7_fu_266[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[1]),
        .Q(PixArray_val_V_6_0_7_fu_266[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[2]),
        .Q(PixArray_val_V_6_0_7_fu_266[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[3]),
        .Q(PixArray_val_V_6_0_7_fu_266[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[4]),
        .Q(PixArray_val_V_6_0_7_fu_266[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[5]),
        .Q(PixArray_val_V_6_0_7_fu_266[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[6]),
        .Q(PixArray_val_V_6_0_7_fu_266[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_7_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[7]),
        .Q(PixArray_val_V_6_0_7_fu_266[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[8]),
        .Q(PixArray_val_V_6_1_7_fu_270[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[9]),
        .Q(PixArray_val_V_6_1_7_fu_270[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[10]),
        .Q(PixArray_val_V_6_1_7_fu_270[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[11]),
        .Q(PixArray_val_V_6_1_7_fu_270[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[12]),
        .Q(PixArray_val_V_6_1_7_fu_270[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[13]),
        .Q(PixArray_val_V_6_1_7_fu_270[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[14]),
        .Q(PixArray_val_V_6_1_7_fu_270[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_7_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[15]),
        .Q(PixArray_val_V_6_1_7_fu_270[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[16]),
        .Q(PixArray_val_V_6_2_1_fu_274[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[17]),
        .Q(PixArray_val_V_6_2_1_fu_274[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[18]),
        .Q(PixArray_val_V_6_2_1_fu_274[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[19]),
        .Q(PixArray_val_V_6_2_1_fu_274[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[20]),
        .Q(PixArray_val_V_6_2_1_fu_274[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[21]),
        .Q(PixArray_val_V_6_2_1_fu_274[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[22]),
        .Q(PixArray_val_V_6_2_1_fu_274[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(out[23]),
        .Q(PixArray_val_V_6_2_1_fu_274[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[0]),
        .Q(PixArray_val_V_6_2_fu_262[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[1]),
        .Q(PixArray_val_V_6_2_fu_262[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[2]),
        .Q(PixArray_val_V_6_2_fu_262[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[3]),
        .Q(PixArray_val_V_6_2_fu_262[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[4]),
        .Q(PixArray_val_V_6_2_fu_262[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[5]),
        .Q(PixArray_val_V_6_2_fu_262[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[6]),
        .Q(PixArray_val_V_6_2_fu_262[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_0_0_fu_1940),
        .D(PixArray_val_V_6_2_1_fu_274[7]),
        .Q(PixArray_val_V_6_2_fu_262[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \ReadEn_1_reg_505[0]_i_1 
       (.I0(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter2),
        .O(xReadPos_2_reg_491));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ReadEn_1_reg_505[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(\icmp_ln696_reg_1572_pp1_iter1_reg_reg_n_4_[0] ),
        .I2(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(ReadEn_1_reg_50517_out));
  FDRE \ReadEn_1_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_4),
        .Q(ReadEn_1_reg_505),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DF00)) 
    \ReadEn_reg_469[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter13_reg_0),
        .O(ReadEn_reg_469));
  LUT3 #(
    .INIT(8'h20)) 
    \ReadEn_reg_469[0]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .O(ReadEn_reg_4690));
  FDSE \ReadEn_reg_469_reg[0] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(ReadEn_1_reg_505),
        .Q(\ReadEn_reg_469_reg_n_4_[0] ),
        .S(ReadEn_reg_469));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(stream_scaled_full_n),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln636_reg_1568_pp1_iter12_reg),
        .I3(icmp_ln696_reg_1572_pp1_iter12_reg),
        .I4(ap_enable_reg_pp1_iter13_reg_n_4),
        .I5(and_ln736_reg_1621_pp1_iter12_reg),
        .O(shiftReg_ce));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/and_ln736_reg_1621_pp1_iter11_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/and_ln736_reg_1621_pp1_iter11_reg_reg[0]_srl9 " *) 
  SRL16E \and_ln736_reg_1621_pp1_iter11_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln736_reg_1621),
        .Q(\and_ln736_reg_1621_pp1_iter11_reg_reg[0]_srl9_n_4 ));
  FDRE \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln736_reg_1621_pp1_iter11_reg_reg[0]_srl9_n_4 ),
        .Q(and_ln736_reg_1621_pp1_iter12_reg),
        .R(1'b0));
  FDRE \and_ln736_reg_1621_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_16160),
        .D(p_4_in),
        .Q(and_ln736_reg_1621),
        .R(1'b0));
  CARRY4 \and_ln736_reg_1621_reg[0]_i_2 
       (.CI(\and_ln736_reg_1621_reg[0]_i_3_n_4 ),
        .CO({\NLW_and_ln736_reg_1621_reg[0]_i_2_CO_UNCONNECTED [3],\and_ln736_reg_1621_reg[0]_i_2_n_5 ,\and_ln736_reg_1621_reg[0]_i_2_n_6 ,\and_ln736_reg_1621_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x_reg_457_pp1_iter1_reg_reg[10]_0 [10:8]}),
        .O(\NLW_and_ln736_reg_1621_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\and_ln736_reg_1621_reg[0]_0 }));
  CARRY4 \and_ln736_reg_1621_reg[0]_i_3 
       (.CI(\and_ln736_reg_1621_reg[0]_i_7_n_4 ),
        .CO({\and_ln736_reg_1621_reg[0]_i_3_n_4 ,\and_ln736_reg_1621_reg[0]_i_3_n_5 ,\and_ln736_reg_1621_reg[0]_i_3_n_6 ,\and_ln736_reg_1621_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(\x_reg_457_pp1_iter1_reg_reg[10]_0 [7:4]),
        .O(\NLW_and_ln736_reg_1621_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(\and_ln736_reg_1621_reg[0]_i_2_0 ));
  CARRY4 \and_ln736_reg_1621_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\and_ln736_reg_1621_reg[0]_i_7_n_4 ,\and_ln736_reg_1621_reg[0]_i_7_n_5 ,\and_ln736_reg_1621_reg[0]_i_7_n_6 ,\and_ln736_reg_1621_reg[0]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI(\x_reg_457_pp1_iter1_reg_reg[10]_0 [3:0]),
        .O(\NLW_and_ln736_reg_1621_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\and_ln736_reg_1621_reg[0]_i_3_0 ));
  LUT6 #(
    .INIT(64'h40FF4040FFFF4040)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln608_fu_591_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln608_fu_591_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .I1(indvar_flatten_reg_413_reg[0]),
        .I2(indvar_flatten_reg_413_reg[1]),
        .I3(indvar_flatten_reg_413_reg[2]),
        .O(icmp_ln608_fu_591_p2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(indvar_flatten_reg_413_reg[3]),
        .I1(indvar_flatten_reg_413_reg[4]),
        .I2(indvar_flatten_reg_413_reg[5]),
        .I3(indvar_flatten_reg_413_reg[6]),
        .I4(indvar_flatten_reg_413_reg[8]),
        .I5(indvar_flatten_reg_413_reg[7]),
        .O(\ap_CS_fsm[2]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter13_reg_0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\y_reg_446_reg_n_4_[7] ),
        .I1(\ap_CS_fsm_reg[4]_i_2__0 [1]),
        .I2(\y_reg_446_reg_n_4_[6] ),
        .I3(\ap_CS_fsm_reg[4]_i_2__0 [0]),
        .I4(\y_reg_446_reg_n_4_[8] ),
        .I5(\ap_CS_fsm_reg[4]_i_2__0 [2]),
        .O(\y_reg_446_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_4 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h04000400FF000400)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_enable_reg_pp1_iter13_reg_n_4),
        .I5(ap_enable_reg_pp1_iter12),
        .O(\ap_CS_fsm[5]_i_2__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state20),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_NS_fsm112_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln608_fu_591_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln608_fu_591_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'h000088A888A888A8)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter13_reg_0),
        .I4(p_36_in),
        .I5(\icmp_ln636_reg_1568_reg[0]_1 ),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter11),
        .Q(ap_enable_reg_pp1_iter12),
        .R(SS));
  LUT6 #(
    .INIT(64'h88A0880088A088A0)) 
    ap_enable_reg_pp1_iter13_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter12),
        .I2(ap_enable_reg_pp1_iter13_reg_n_4),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_enable_reg_pp1_iter13_reg_0),
        .I5(Q[1]),
        .O(ap_enable_reg_pp1_iter13_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter13_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter13_reg_n_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter4_i_1
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_enable_reg_pp1_iter2),
        .O(ap_enable_reg_pp1_iter4_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(x_4_reg_1563_reg[2]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg_n_4_[2] ),
        .I3(x_4_reg_1563_reg[3]),
        .I4(\x_reg_457_reg_n_4_[3] ),
        .O(hscale_core_polyphase_U0_phasesH_address0[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_write[1].mem_reg_i_10__0 
       (.CI(1'b0),
        .CO({\gen_write[1].mem_reg_i_10__0_n_4 ,\gen_write[1].mem_reg_i_10__0_n_5 ,\gen_write[1].mem_reg_i_10__0_n_6 ,\gen_write[1].mem_reg_i_10__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\gen_write[1].mem_reg_i_22_n_4 ,\gen_write[1].mem_reg_i_23__0_n_4 ,\gen_write[1].mem_reg_i_24_n_4 ,1'b0}),
        .O(ADDRBWRADDR[3:0]),
        .S({\gen_write[1].mem_reg_i_25_n_4 ,\gen_write[1].mem_reg_i_26_n_4 ,\gen_write[1].mem_reg_i_27_n_4 ,\gen_write[1].mem_reg_i_28_n_4 }));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \gen_write[1].mem_reg_i_11__0 
       (.I0(\x_reg_457_reg_n_4_[2] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_1568),
        .I4(x_4_reg_1563_reg[2]),
        .O(hscale_core_polyphase_U0_phasesH_address0[2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \gen_write[1].mem_reg_i_12__0 
       (.I0(\x_reg_457_reg[10]_0 [0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_1568),
        .I4(\x_4_reg_1563_reg[10]_0 [0]),
        .O(hscale_core_polyphase_U0_phasesH_address0[1]));
  LUT6 #(
    .INIT(64'h000000006665666A)) 
    \gen_write[1].mem_reg_i_15__0 
       (.I0(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .I1(\i_reg_424_reg_n_4_[5] ),
        .I2(\gen_write[1].mem_reg_i_29_n_4 ),
        .I3(icmp_ln608_reg_1355),
        .I4(select_ln608_1_reg_1363_reg[5]),
        .I5(\select_ln608_1_reg_1363[3]_i_2_n_4 ),
        .O(\gen_write[1].mem_reg_i_15__0_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_16__0 
       (.I0(\select_ln608_1_reg_1363[4]_i_2_n_4 ),
        .I1(select_ln608_1_fu_617_p3[2]),
        .O(\gen_write[1].mem_reg_i_16__0_n_4 ));
  LUT6 #(
    .INIT(64'h551555D500000000)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(\i_reg_424_reg_n_4_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln608_reg_1355),
        .I4(select_ln608_1_reg_1363_reg[3]),
        .I5(select_ln608_1_fu_617_p3[1]),
        .O(\gen_write[1].mem_reg_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_17__0 
       (.I0(x_4_reg_1563_reg[9]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[9] ),
        .O(\x_4_reg_1563_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEEEEEAEEE)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(\gen_write[1].mem_reg_i_21_n_4 ),
        .I1(\x_reg_457_reg_n_4_[7] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln636_reg_1568),
        .I5(x_4_reg_1563_reg[7]),
        .O(\gen_write[1].mem_reg_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hC2C2C2979797C297)) 
    \gen_write[1].mem_reg_i_18__0 
       (.I0(\select_ln608_1_reg_1363[4]_i_2_n_4 ),
        .I1(\gen_write[1].mem_reg_i_30_n_4 ),
        .I2(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .I3(\i_reg_424_reg_n_4_[6] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg__0),
        .O(\gen_write[1].mem_reg_i_18__0_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_19 
       (.I0(\x_4_reg_1563_reg[10]_0 [2]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg[10]_0 [2]),
        .O(\gen_write[1].mem_reg_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h66699996)) 
    \gen_write[1].mem_reg_i_19__0 
       (.I0(\gen_write[1].mem_reg_i_15__0_n_4 ),
        .I1(\select_ln608_1_reg_1363[4]_i_2_n_4 ),
        .I2(\gen_write[1].mem_reg_i_30_n_4 ),
        .I3(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .I4(\gen_write[1].mem_reg_i_31_n_4 ),
        .O(\gen_write[1].mem_reg_i_19__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_write[1].mem_reg_i_20 
       (.I0(icmp_ln636_reg_1568),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\icmp_ln636_reg_1568_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    \gen_write[1].mem_reg_i_20__0 
       (.I0(\gen_write[1].mem_reg_i_16__0_n_4 ),
        .I1(\select_ln608_1_reg_1363[3]_i_2_n_4 ),
        .I2(select_ln608_1_reg_1363_reg[5]),
        .I3(i_reg_4240),
        .I4(\i_reg_424_reg_n_4_[5] ),
        .I5(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .O(\gen_write[1].mem_reg_i_20__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \gen_write[1].mem_reg_i_21 
       (.I0(\x_4_reg_1563_reg[10]_0 [1]),
        .I1(\x_reg_457_reg[10]_0 [1]),
        .I2(\gen_write[1].mem_reg_i_22__0_n_4 ),
        .I3(\x_reg_457_reg_n_4_[6] ),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(x_4_reg_1563_reg[6]),
        .O(\gen_write[1].mem_reg_i_21_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gen_write[1].mem_reg_i_21__0 
       (.I0(\select_ln608_1_reg_1363[4]_i_2_n_4 ),
        .I1(select_ln608_1_fu_617_p3[2]),
        .I2(\gen_write[1].mem_reg_i_17_n_4 ),
        .O(\gen_write[1].mem_reg_i_21__0_n_4 ));
  LUT6 #(
    .INIT(64'h551555D500000000)) 
    \gen_write[1].mem_reg_i_22 
       (.I0(\i_reg_424_reg_n_4_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln608_reg_1355),
        .I4(select_ln608_1_reg_1363_reg[2]),
        .I5(\select_ln608_1_reg_1363[0]_i_1_n_4 ),
        .O(\gen_write[1].mem_reg_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAEEEEFFFA)) 
    \gen_write[1].mem_reg_i_22__0 
       (.I0(\x_4_reg_1563_reg[2]_0 ),
        .I1(x_4_reg_1563_reg[3]),
        .I2(\x_reg_457_reg_n_4_[3] ),
        .I3(\x_reg_457_reg_n_4_[4] ),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(x_4_reg_1563_reg[4]),
        .O(\gen_write[1].mem_reg_i_22__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_23 
       (.I0(x_4_reg_1563_reg[2]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[2] ),
        .O(\x_4_reg_1563_reg[2]_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \gen_write[1].mem_reg_i_23__0 
       (.I0(j_reg_435[2]),
        .I1(j_reg_435[1]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I3(select_ln608_1_fu_617_p3[1]),
        .O(\gen_write[1].mem_reg_i_23__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF4747B8FF4747)) 
    \gen_write[1].mem_reg_i_24 
       (.I0(select_ln608_1_reg_1363_reg[0]),
        .I1(i_reg_4240),
        .I2(\i_reg_424_reg_n_4_[0] ),
        .I3(j_reg_435[2]),
        .I4(j_reg_435[1]),
        .I5(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(\gen_write[1].mem_reg_i_24_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_write[1].mem_reg_i_25 
       (.I0(\gen_write[1].mem_reg_i_22_n_4 ),
        .I1(select_ln608_1_fu_617_p3[1]),
        .I2(\select_ln608_1_reg_1363[3]_i_2_n_4 ),
        .O(\gen_write[1].mem_reg_i_25_n_4 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_write[1].mem_reg_i_26 
       (.I0(\gen_write[1].mem_reg_i_23__0_n_4 ),
        .I1(select_ln608_1_fu_617_p3[2]),
        .I2(\select_ln608_1_reg_1363[0]_i_1_n_4 ),
        .O(\gen_write[1].mem_reg_i_26_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h66995DA2)) 
    \gen_write[1].mem_reg_i_27 
       (.I0(j_reg_435[2]),
        .I1(j_reg_435[1]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I3(select_ln608_1_fu_617_p3[1]),
        .I4(\select_ln608_1_reg_1363[0]_i_1_n_4 ),
        .O(\gen_write[1].mem_reg_i_27_n_4 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \gen_write[1].mem_reg_i_28 
       (.I0(select_ln608_1_reg_1363_reg[0]),
        .I1(i_reg_4240),
        .I2(\i_reg_424_reg_n_4_[0] ),
        .I3(j_reg_435[1]),
        .O(\gen_write[1].mem_reg_i_28_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_write[1].mem_reg_i_29 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\gen_write[1].mem_reg_i_29_n_4 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \gen_write[1].mem_reg_i_30 
       (.I0(select_ln608_1_reg_1363_reg[5]),
        .I1(icmp_ln608_reg_1355),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_424_reg_n_4_[5] ),
        .O(\gen_write[1].mem_reg_i_30_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \gen_write[1].mem_reg_i_31 
       (.I0(select_ln608_1_reg_1363_reg__0),
        .I1(icmp_ln608_reg_1355),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_424_reg_n_4_[6] ),
        .O(\gen_write[1].mem_reg_i_31_n_4 ));
  LUT6 #(
    .INIT(64'hFEFEFE010101FE01)) 
    \gen_write[1].mem_reg_i_3__0 
       (.I0(\x_4_reg_1563_reg[9]_0 ),
        .I1(\gen_write[1].mem_reg_i_18_n_4 ),
        .I2(\gen_write[1].mem_reg_i_19_n_4 ),
        .I3(\x_reg_457_reg[10]_0 [3]),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(\x_4_reg_1563_reg[10]_0 [3]),
        .O(hscale_core_polyphase_U0_phasesH_address0[10]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \gen_write[1].mem_reg_i_4__0 
       (.I0(x_4_reg_1563_reg[9]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg_n_4_[9] ),
        .I3(\gen_write[1].mem_reg_i_18_n_4 ),
        .I4(\x_reg_457_reg[10]_0 [2]),
        .I5(\x_4_reg_1563_reg[10]_0 [2]),
        .O(hscale_core_polyphase_U0_phasesH_address0[9]));
  LUT6 #(
    .INIT(64'hEFFF20001000DFFF)) 
    \gen_write[1].mem_reg_i_5__0 
       (.I0(\x_4_reg_1563_reg[10]_0 [2]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg[10]_0 [2]),
        .I5(\gen_write[1].mem_reg_i_18_n_4 ),
        .O(hscale_core_polyphase_U0_phasesH_address0[8]));
  LUT6 #(
    .INIT(64'hEFFF20001000DFFF)) 
    \gen_write[1].mem_reg_i_6__0 
       (.I0(x_4_reg_1563_reg[7]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[7] ),
        .I5(\gen_write[1].mem_reg_i_21_n_4 ),
        .O(hscale_core_polyphase_U0_phasesH_address0[7]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \gen_write[1].mem_reg_i_7__0 
       (.I0(x_4_reg_1563_reg[6]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg_n_4_[6] ),
        .I3(\gen_write[1].mem_reg_i_22__0_n_4 ),
        .I4(\x_reg_457_reg[10]_0 [1]),
        .I5(\x_4_reg_1563_reg[10]_0 [1]),
        .O(hscale_core_polyphase_U0_phasesH_address0[6]));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \gen_write[1].mem_reg_i_8__0 
       (.I0(\gen_write[1].mem_reg_i_22__0_n_4 ),
        .I1(\x_reg_457_reg[10]_0 [1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln636_reg_1568),
        .I5(\x_4_reg_1563_reg[10]_0 [1]),
        .O(hscale_core_polyphase_U0_phasesH_address0[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88B7447)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(x_4_reg_1563_reg[4]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg_n_4_[4] ),
        .I3(\x_reg_457_reg_n_4_[3] ),
        .I4(x_4_reg_1563_reg[3]),
        .I5(\x_4_reg_1563_reg[2]_0 ),
        .O(hscale_core_polyphase_U0_phasesH_address0[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_write[1].mem_reg_i_9__0 
       (.CI(\gen_write[1].mem_reg_i_10__0_n_4 ),
        .CO({\NLW_gen_write[1].mem_reg_i_9__0_CO_UNCONNECTED [3],\gen_write[1].mem_reg_i_9__0_n_5 ,\gen_write[1].mem_reg_i_9__0_n_6 ,\gen_write[1].mem_reg_i_9__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_write[1].mem_reg_i_15__0_n_4 ,\gen_write[1].mem_reg_i_16__0_n_4 ,\gen_write[1].mem_reg_i_17_n_4 }),
        .O(ADDRBWRADDR[7:4]),
        .S({\gen_write[1].mem_reg_i_18__0_n_4 ,\gen_write[1].mem_reg_i_19__0_n_4 ,\gen_write[1].mem_reg_i_20__0_n_4 ,\gen_write[1].mem_reg_i_21__0_n_4 }));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_polyphase grp_hscale_polyphase_fu_519
       (.FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .SS(SS),
        .and_ln736_reg_1621_pp1_iter12_reg(and_ln736_reg_1621_pp1_iter12_reg),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 (ap_enable_reg_pp1_iter13_reg_n_4),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 (\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .grp_hscale_polyphase_fu_519_ap_start_reg(grp_hscale_polyphase_fu_519_ap_start_reg),
        .icmp_ln636_reg_1568_pp1_iter12_reg(icmp_ln636_reg_1568_pp1_iter12_reg),
        .icmp_ln636_reg_1568_pp1_iter3_reg(icmp_ln636_reg_1568_pp1_iter3_reg),
        .icmp_ln636_reg_1568_pp1_iter4_reg(icmp_ln636_reg_1568_pp1_iter4_reg),
        .icmp_ln636_reg_1568_pp1_iter5_reg(icmp_ln636_reg_1568_pp1_iter5_reg),
        .icmp_ln636_reg_1568_pp1_iter6_reg(icmp_ln636_reg_1568_pp1_iter6_reg),
        .icmp_ln636_reg_1568_pp1_iter7_reg(icmp_ln636_reg_1568_pp1_iter7_reg),
        .icmp_ln636_reg_1568_pp1_iter8_reg(icmp_ln636_reg_1568_pp1_iter8_reg),
        .icmp_ln636_reg_1568_pp1_iter9_reg(icmp_ln636_reg_1568_pp1_iter9_reg),
        .icmp_ln647_reg_1581(icmp_ln647_reg_1581),
        .icmp_ln659_reg_1607(icmp_ln659_reg_1607),
        .icmp_ln696_reg_1572_pp1_iter12_reg(icmp_ln696_reg_1572_pp1_iter12_reg),
        .icmp_ln696_reg_1572_pp1_iter3_reg(icmp_ln696_reg_1572_pp1_iter3_reg),
        .icmp_ln696_reg_1572_pp1_iter4_reg(icmp_ln696_reg_1572_pp1_iter4_reg),
        .icmp_ln696_reg_1572_pp1_iter5_reg(icmp_ln696_reg_1572_pp1_iter5_reg),
        .icmp_ln696_reg_1572_pp1_iter6_reg(icmp_ln696_reg_1572_pp1_iter6_reg),
        .icmp_ln696_reg_1572_pp1_iter7_reg(icmp_ln696_reg_1572_pp1_iter7_reg),
        .icmp_ln696_reg_1572_pp1_iter8_reg(icmp_ln696_reg_1572_pp1_iter8_reg),
        .icmp_ln696_reg_1572_pp1_iter9_reg(icmp_ln696_reg_1572_pp1_iter9_reg),
        .\idxprom5_reg_1279_reg[5]_0 (PhaseH_0_reg_1611_pp1_iter3_reg),
        .in(in),
        .p_36_in(p_36_in),
        .p_reg_reg({FiltCoeff_1_0_U_n_4,FiltCoeff_1_0_U_n_5,FiltCoeff_1_0_U_n_6,FiltCoeff_1_0_U_n_7,FiltCoeff_1_0_U_n_8,FiltCoeff_1_0_U_n_9,FiltCoeff_1_0_U_n_10,FiltCoeff_1_0_U_n_11,FiltCoeff_1_0_U_n_12,FiltCoeff_1_0_U_n_13,FiltCoeff_1_0_U_n_14,FiltCoeff_1_0_U_n_15,FiltCoeff_1_0_U_n_16,FiltCoeff_1_0_U_n_17,FiltCoeff_1_0_U_n_18,FiltCoeff_1_0_U_n_19}),
        .p_reg_reg_0({FiltCoeff_2_0_U_n_4,FiltCoeff_2_0_U_n_5,FiltCoeff_2_0_U_n_6,FiltCoeff_2_0_U_n_7,FiltCoeff_2_0_U_n_8,FiltCoeff_2_0_U_n_9,FiltCoeff_2_0_U_n_10,FiltCoeff_2_0_U_n_11,FiltCoeff_2_0_U_n_12,FiltCoeff_2_0_U_n_13,FiltCoeff_2_0_U_n_14,FiltCoeff_2_0_U_n_15,FiltCoeff_2_0_U_n_16,FiltCoeff_2_0_U_n_17,FiltCoeff_2_0_U_n_18,FiltCoeff_2_0_U_n_19}),
        .p_reg_reg_1({FiltCoeff_3_0_U_n_4,FiltCoeff_3_0_U_n_5,FiltCoeff_3_0_U_n_6,FiltCoeff_3_0_U_n_7,FiltCoeff_3_0_U_n_8,FiltCoeff_3_0_U_n_9,FiltCoeff_3_0_U_n_10,FiltCoeff_3_0_U_n_11,FiltCoeff_3_0_U_n_12,FiltCoeff_3_0_U_n_13,FiltCoeff_3_0_U_n_14,FiltCoeff_3_0_U_n_15,FiltCoeff_3_0_U_n_16,FiltCoeff_3_0_U_n_17,FiltCoeff_3_0_U_n_18,FiltCoeff_3_0_U_n_19}),
        .p_reg_reg_10(PixArray_val_V_3_1_fu_234),
        .p_reg_reg_11(PixArray_val_V_2_1_fu_222),
        .p_reg_reg_12(PixArray_val_V_1_1_fu_210),
        .p_reg_reg_13(PixArray_val_V_0_1_fu_198),
        .p_reg_reg_14(PixArray_val_V_4_2_fu_238),
        .p_reg_reg_15(PixArray_val_V_3_2_fu_226),
        .p_reg_reg_16(PixArray_val_V_2_2_fu_214),
        .p_reg_reg_17(PixArray_val_V_1_2_fu_202),
        .p_reg_reg_2({FiltCoeff_4_0_U_n_4,FiltCoeff_4_0_U_n_5,FiltCoeff_4_0_U_n_6,FiltCoeff_4_0_U_n_7,FiltCoeff_4_0_U_n_8,FiltCoeff_4_0_U_n_9,FiltCoeff_4_0_U_n_10,FiltCoeff_4_0_U_n_11,FiltCoeff_4_0_U_n_12,FiltCoeff_4_0_U_n_13,FiltCoeff_4_0_U_n_14,FiltCoeff_4_0_U_n_15,FiltCoeff_4_0_U_n_16,FiltCoeff_4_0_U_n_17,FiltCoeff_4_0_U_n_18,FiltCoeff_4_0_U_n_19}),
        .p_reg_reg_3({FiltCoeff_5_0_U_n_4,FiltCoeff_5_0_U_n_5,FiltCoeff_5_0_U_n_6,FiltCoeff_5_0_U_n_7,FiltCoeff_5_0_U_n_8,FiltCoeff_5_0_U_n_9,FiltCoeff_5_0_U_n_10,FiltCoeff_5_0_U_n_11,FiltCoeff_5_0_U_n_12,FiltCoeff_5_0_U_n_13,FiltCoeff_5_0_U_n_14,FiltCoeff_5_0_U_n_15,FiltCoeff_5_0_U_n_16,FiltCoeff_5_0_U_n_17,FiltCoeff_5_0_U_n_18,FiltCoeff_5_0_U_n_19}),
        .p_reg_reg_4(select_ln608_1_reg_1363_reg),
        .p_reg_reg_5(ArrayLoc_0_reg_1616_pp1_iter3_reg),
        .p_reg_reg_6(PixArray_val_V_3_0_fu_230),
        .p_reg_reg_7(PixArray_val_V_2_0_fu_218),
        .p_reg_reg_8(PixArray_val_V_1_0_fu_206),
        .p_reg_reg_9(PixArray_val_V_0_0_fu_194),
        .q00(q00),
        .\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 (PixArray_val_V_6_0_7_fu_266),
        .\select_ln215_21_reg_1333_reg[7]_0 (PixArray_val_V_5_1_fu_258),
        .\select_ln215_21_reg_1333_reg[7]_1 (PixArray_val_V_4_1_fu_246),
        .\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 (PixArray_val_V_6_1_7_fu_270),
        .\select_ln215_35_reg_1363_reg[7]_0 (PixArray_val_V_6_2_fu_262),
        .\select_ln215_35_reg_1363_reg[7]_1 (PixArray_val_V_5_2_fu_250),
        .\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 (PixArray_val_V_6_2_1_fu_274),
        .\select_ln215_7_reg_1303_reg[7]_0 (PixArray_val_V_5_0_fu_254),
        .\select_ln215_7_reg_1303_reg[7]_1 (PixArray_val_V_4_0_fu_242),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    grp_hscale_polyphase_fu_519_ap_start_reg_i_1
       (.I0(icmp_ln696_reg_1572_pp1_iter2_reg),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(p_36_in),
        .I5(grp_hscale_polyphase_fu_519_ap_start_reg),
        .O(grp_hscale_polyphase_fu_519_ap_start_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    grp_hscale_polyphase_fu_519_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_hscale_polyphase_fu_519_ap_start_reg_i_1_n_4),
        .Q(grp_hscale_polyphase_fu_519_ap_start_reg),
        .R(SS));
  bd_0837_hsc_0_bd_0837_hsc_0_reg_ap_uint_9_s grp_reg_ap_uint_9_s_fu_759
       (.A({\xReadPos_2_reg_491[15]_i_2_n_4 ,\xReadPos_2_reg_491[15]_i_3_n_4 ,\xReadPos_2_reg_491[15]_i_4_n_4 ,\xReadPos_2_reg_491[15]_i_5_n_4 ,\xReadPos_2_reg_491[11]_i_2_n_4 ,\xReadPos_2_reg_491[11]_i_3_n_4 ,\xReadPos_2_reg_491[11]_i_4_n_4 ,\xReadPos_2_reg_491[11]_i_5_n_4 ,\xReadPos_2_reg_491[7]_i_2_n_4 ,\xReadPos_2_reg_491[7]_i_3_n_4 ,\xReadPos_2_reg_491[7]_i_4_n_4 ,\xReadPos_2_reg_491[7]_i_5_n_4 ,zext_ln659_fu_787_p1[3:2],\xReadPos_2_reg_491[3]_i_5_n_4 ,\xReadPos_2_reg_491[3]_i_6_n_4 }),
        .CO(\and_ln736_reg_1621_reg[0]_i_2_n_5 ),
        .D(ArrayLoc_0_fu_806_p4),
        .ReadEn_1_reg_505(ReadEn_1_reg_505),
        .ReadEn_1_reg_50517_out(ReadEn_1_reg_50517_out),
        .\ReadEn_1_reg_505_reg[0] (\ReadEn_reg_469_reg_n_4_[0] ),
        .\ReadEn_1_reg_505_reg[0]_0 (\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .\ReadEn_reg_469_reg[0] (grp_reg_ap_uint_9_s_fu_759_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .\d_read_reg_22_reg[5]_0 ({grp_reg_ap_uint_9_s_fu_759_n_8,grp_reg_ap_uint_9_s_fu_759_n_9,grp_reg_ap_uint_9_s_fu_759_n_10,grp_reg_ap_uint_9_s_fu_759_n_11,grp_reg_ap_uint_9_s_fu_759_n_12,grp_reg_ap_uint_9_s_fu_759_n_13}),
        .\d_read_reg_22_reg[8]_0 (\d_read_reg_22_reg[8] ),
        .out({grp_reg_ap_uint_9_s_fu_759_n_14,grp_reg_ap_uint_9_s_fu_759_n_15,grp_reg_ap_uint_9_s_fu_759_n_16,grp_reg_ap_uint_9_s_fu_759_n_17,grp_reg_ap_uint_9_s_fu_759_n_18,grp_reg_ap_uint_9_s_fu_759_n_19,grp_reg_ap_uint_9_s_fu_759_n_20,grp_reg_ap_uint_9_s_fu_759_n_21,grp_reg_ap_uint_9_s_fu_759_n_22,grp_reg_ap_uint_9_s_fu_759_n_23,grp_reg_ap_uint_9_s_fu_759_n_24,grp_reg_ap_uint_9_s_fu_759_n_25,grp_reg_ap_uint_9_s_fu_759_n_26,grp_reg_ap_uint_9_s_fu_759_n_27,grp_reg_ap_uint_9_s_fu_759_n_28,grp_reg_ap_uint_9_s_fu_759_n_29}),
        .p_36_in(p_36_in),
        .p_4_in(p_4_in));
  LUT6 #(
    .INIT(64'h0808080800080808)) 
    \i_reg_424[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln608_reg_1355),
        .O(i_reg_424));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_424[6]_i_2 
       (.I0(icmp_ln608_reg_1355),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(i_reg_4240));
  FDRE \i_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[0]),
        .Q(\i_reg_424_reg_n_4_[0] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[1]),
        .Q(\i_reg_424_reg_n_4_[1] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[2]),
        .Q(\i_reg_424_reg_n_4_[2] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[3]),
        .Q(\i_reg_424_reg_n_4_[3] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[4]),
        .Q(\i_reg_424_reg_n_4_[4] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg[5]),
        .Q(\i_reg_424_reg_n_4_[5] ),
        .R(i_reg_424));
  FDRE \i_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_4240),
        .D(select_ln608_1_reg_1363_reg__0),
        .Q(\i_reg_424_reg_n_4_[6] ),
        .R(i_reg_424));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln608_reg_1355[0]_i_1 
       (.I0(icmp_ln608_fu_591_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln608_reg_1355),
        .O(\icmp_ln608_reg_1355[0]_i_1_n_4 ));
  FDRE \icmp_ln608_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln608_reg_1355[0]_i_1_n_4 ),
        .Q(icmp_ln608_reg_1355),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln636_reg_1568[0]_i_15 
       (.I0(x_4_reg_1563_reg[4]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[4] ),
        .O(\x_4_reg_1563_reg[4]_0 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln636_reg_1568_pp1_iter11_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln636_reg_1568_pp1_iter11_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln636_reg_1568_pp1_iter11_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln636_reg_1568_pp1_iter9_reg),
        .Q(\icmp_ln636_reg_1568_pp1_iter11_reg_reg[0]_srl2_n_4 ));
  FDRE \icmp_ln636_reg_1568_pp1_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_1568_pp1_iter11_reg_reg[0]_srl2_n_4 ),
        .Q(icmp_ln636_reg_1568_pp1_iter12_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(icmp_ln636_reg_1568),
        .Q(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .Q(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .Q(icmp_ln636_reg_1568_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter3_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter4_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter5_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter6_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter7_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_1568_pp1_iter8_reg),
        .Q(icmp_ln636_reg_1568_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\icmp_ln636_reg_1568_reg[0]_1 ),
        .Q(icmp_ln636_reg_1568),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF1DFF00001D00)) 
    \icmp_ln647_reg_1581[0]_i_1 
       (.I0(ReadEn_1_reg_505),
        .I1(\icmp_reg_1585[0]_i_4_n_4 ),
        .I2(\ReadEn_reg_469_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .I5(icmp_ln647_reg_1581),
        .O(\icmp_ln647_reg_1581[0]_i_1_n_4 ));
  FDRE \icmp_ln647_reg_1581_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln647_reg_1581[0]_i_1_n_4 ),
        .Q(icmp_ln647_reg_1581),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4044404040004040)) 
    \icmp_ln659_reg_1607[0]_i_1 
       (.I0(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\ReadEn_reg_469_reg_n_4_[0] ),
        .I3(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(ReadEn_1_reg_505),
        .O(icmp_ln659_reg_16070));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_10 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[11]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [11]),
        .O(\icmp_ln659_reg_1607[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_11 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [14]),
        .I1(xReadPos_reg_480[14]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [15]),
        .I5(zext_ln659_fu_787_p1[15]),
        .O(\icmp_ln659_reg_1607[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_12 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [13]),
        .I1(xReadPos_reg_480[13]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [14]),
        .I5(zext_ln659_fu_787_p1[14]),
        .O(\icmp_ln659_reg_1607[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_13 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [12]),
        .I1(xReadPos_reg_480[12]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [13]),
        .I5(zext_ln659_fu_787_p1[13]),
        .O(\icmp_ln659_reg_1607[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_14 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [11]),
        .I1(xReadPos_reg_480[11]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [12]),
        .I5(zext_ln659_fu_787_p1[12]),
        .O(\icmp_ln659_reg_1607[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_16 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[10]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [10]),
        .O(\icmp_ln659_reg_1607[0]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_17 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[9]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [9]),
        .O(\icmp_ln659_reg_1607[0]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_18 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[8]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [8]),
        .O(\icmp_ln659_reg_1607[0]_i_18_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_19 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[7]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [7]),
        .O(\icmp_ln659_reg_1607[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_20 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [10]),
        .I1(xReadPos_reg_480[10]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [11]),
        .I5(zext_ln659_fu_787_p1[11]),
        .O(\icmp_ln659_reg_1607[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_21 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [9]),
        .I1(xReadPos_reg_480[9]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [10]),
        .I5(zext_ln659_fu_787_p1[10]),
        .O(\icmp_ln659_reg_1607[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_22 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [8]),
        .I1(xReadPos_reg_480[8]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [9]),
        .I5(zext_ln659_fu_787_p1[9]),
        .O(\icmp_ln659_reg_1607[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_23 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [7]),
        .I1(xReadPos_reg_480[7]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [8]),
        .I5(zext_ln659_fu_787_p1[8]),
        .O(\icmp_ln659_reg_1607[0]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_24 
       (.I0(xReadPos_reg_480[15]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .O(zext_ln659_fu_787_p1[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_25 
       (.I0(xReadPos_reg_480[14]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .O(zext_ln659_fu_787_p1[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_26 
       (.I0(xReadPos_reg_480[13]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .O(zext_ln659_fu_787_p1[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_27 
       (.I0(xReadPos_reg_480[12]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .O(zext_ln659_fu_787_p1[12]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_29 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[6]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [6]),
        .O(\icmp_ln659_reg_1607[0]_i_29_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_30 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[5]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [5]),
        .O(\icmp_ln659_reg_1607[0]_i_30_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_31 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[4]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [4]),
        .O(\icmp_ln659_reg_1607[0]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_32 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[3]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [3]),
        .O(\icmp_ln659_reg_1607[0]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_33 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [6]),
        .I1(xReadPos_reg_480[6]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [7]),
        .I5(zext_ln659_fu_787_p1[7]),
        .O(\icmp_ln659_reg_1607[0]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_34 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [5]),
        .I1(xReadPos_reg_480[5]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [6]),
        .I5(zext_ln659_fu_787_p1[6]),
        .O(\icmp_ln659_reg_1607[0]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_35 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [4]),
        .I1(xReadPos_reg_480[4]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [5]),
        .I5(zext_ln659_fu_787_p1[5]),
        .O(\icmp_ln659_reg_1607[0]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \icmp_ln659_reg_1607[0]_i_36 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [3]),
        .I1(xReadPos_reg_480[3]),
        .I2(\icmp_reg_1585[0]_i_4_n_4 ),
        .I3(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [4]),
        .I5(zext_ln659_fu_787_p1[4]),
        .O(\icmp_ln659_reg_1607[0]_i_36_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_37 
       (.I0(xReadPos_reg_480[11]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .O(zext_ln659_fu_787_p1[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_38 
       (.I0(xReadPos_reg_480[10]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .O(zext_ln659_fu_787_p1[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_39 
       (.I0(xReadPos_reg_480[9]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .O(zext_ln659_fu_787_p1[9]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_4 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[15]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [15]),
        .O(\icmp_ln659_reg_1607[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_40 
       (.I0(xReadPos_reg_480[8]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .O(zext_ln659_fu_787_p1[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_42 
       (.I0(xReadPos_reg_480[1]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[1] ),
        .O(zext_ln659_fu_787_p1[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_43 
       (.I0(xReadPos_reg_480[0]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[0] ),
        .O(zext_ln659_fu_787_p1[0]));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \icmp_ln659_reg_1607[0]_i_44 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [2]),
        .I1(\icmp_ln659_reg_1607_reg[0]_0 [3]),
        .I2(xReadPos_reg_480[3]),
        .I3(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .O(\icmp_ln659_reg_1607[0]_i_44_n_4 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln659_reg_1607[0]_i_45 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [2]),
        .I1(\xReadPos_2_reg_491_reg_n_4_[2] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_480[2]),
        .O(\icmp_ln659_reg_1607[0]_i_45_n_4 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \icmp_ln659_reg_1607[0]_i_46 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[1] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[1]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [1]),
        .O(\icmp_ln659_reg_1607[0]_i_46_n_4 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \icmp_ln659_reg_1607[0]_i_47 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[0]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [0]),
        .O(\icmp_ln659_reg_1607[0]_i_47_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_48 
       (.I0(xReadPos_reg_480[7]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .O(zext_ln659_fu_787_p1[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_49 
       (.I0(xReadPos_reg_480[6]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .O(zext_ln659_fu_787_p1[6]));
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    \icmp_ln659_reg_1607[0]_i_5 
       (.I0(\icmp_ln659_reg_1607_reg[0]_0 [15]),
        .I1(xReadPos_reg_480[15]),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .O(\icmp_ln659_reg_1607[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_50 
       (.I0(xReadPos_reg_480[5]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .O(zext_ln659_fu_787_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_1607[0]_i_51 
       (.I0(xReadPos_reg_480[4]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .O(zext_ln659_fu_787_p1[4]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_7 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[14]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [14]),
        .O(\icmp_ln659_reg_1607[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_8 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[13]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [13]),
        .O(\icmp_ln659_reg_1607[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_1607[0]_i_9 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[12]),
        .I4(\icmp_ln659_reg_1607_reg[0]_0 [12]),
        .O(\icmp_ln659_reg_1607[0]_i_9_n_4 ));
  FDRE \icmp_ln659_reg_1607_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln659_reg_16070),
        .D(icmp_ln659_fu_797_p2),
        .Q(icmp_ln659_reg_1607),
        .R(1'b0));
  CARRY4 \icmp_ln659_reg_1607_reg[0]_i_15 
       (.CI(\icmp_ln659_reg_1607_reg[0]_i_28_n_4 ),
        .CO({\icmp_ln659_reg_1607_reg[0]_i_15_n_4 ,\icmp_ln659_reg_1607_reg[0]_i_15_n_5 ,\icmp_ln659_reg_1607_reg[0]_i_15_n_6 ,\icmp_ln659_reg_1607_reg[0]_i_15_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln659_reg_1607[0]_i_29_n_4 ,\icmp_ln659_reg_1607[0]_i_30_n_4 ,\icmp_ln659_reg_1607[0]_i_31_n_4 ,\icmp_ln659_reg_1607[0]_i_32_n_4 }),
        .O(\NLW_icmp_ln659_reg_1607_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\icmp_ln659_reg_1607[0]_i_33_n_4 ,\icmp_ln659_reg_1607[0]_i_34_n_4 ,\icmp_ln659_reg_1607[0]_i_35_n_4 ,\icmp_ln659_reg_1607[0]_i_36_n_4 }));
  CARRY4 \icmp_ln659_reg_1607_reg[0]_i_2 
       (.CI(\icmp_ln659_reg_1607_reg[0]_i_3_n_4 ),
        .CO({\NLW_icmp_ln659_reg_1607_reg[0]_i_2_CO_UNCONNECTED [3:1],\icmp_ln659_reg_1607_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln659_reg_1607[0]_i_4_n_4 }),
        .O({\NLW_icmp_ln659_reg_1607_reg[0]_i_2_O_UNCONNECTED [3:2],icmp_ln659_fu_797_p2,\NLW_icmp_ln659_reg_1607_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\icmp_ln659_reg_1607[0]_i_5_n_4 }));
  CARRY4 \icmp_ln659_reg_1607_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\icmp_ln659_reg_1607_reg[0]_i_28_n_4 ,\icmp_ln659_reg_1607_reg[0]_i_28_n_5 ,\icmp_ln659_reg_1607_reg[0]_i_28_n_6 ,\icmp_ln659_reg_1607_reg[0]_i_28_n_7 }),
        .CYINIT(1'b1),
        .DI({DI,\icmp_ln659_reg_1607_reg[0]_0 [2],zext_ln659_fu_787_p1[1:0]}),
        .O(\NLW_icmp_ln659_reg_1607_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\icmp_ln659_reg_1607[0]_i_44_n_4 ,\icmp_ln659_reg_1607[0]_i_45_n_4 ,\icmp_ln659_reg_1607[0]_i_46_n_4 ,\icmp_ln659_reg_1607[0]_i_47_n_4 }));
  CARRY4 \icmp_ln659_reg_1607_reg[0]_i_3 
       (.CI(\icmp_ln659_reg_1607_reg[0]_i_6_n_4 ),
        .CO({\icmp_ln659_reg_1607_reg[0]_i_3_n_4 ,\icmp_ln659_reg_1607_reg[0]_i_3_n_5 ,\icmp_ln659_reg_1607_reg[0]_i_3_n_6 ,\icmp_ln659_reg_1607_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln659_reg_1607[0]_i_7_n_4 ,\icmp_ln659_reg_1607[0]_i_8_n_4 ,\icmp_ln659_reg_1607[0]_i_9_n_4 ,\icmp_ln659_reg_1607[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln659_reg_1607_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln659_reg_1607[0]_i_11_n_4 ,\icmp_ln659_reg_1607[0]_i_12_n_4 ,\icmp_ln659_reg_1607[0]_i_13_n_4 ,\icmp_ln659_reg_1607[0]_i_14_n_4 }));
  CARRY4 \icmp_ln659_reg_1607_reg[0]_i_6 
       (.CI(\icmp_ln659_reg_1607_reg[0]_i_15_n_4 ),
        .CO({\icmp_ln659_reg_1607_reg[0]_i_6_n_4 ,\icmp_ln659_reg_1607_reg[0]_i_6_n_5 ,\icmp_ln659_reg_1607_reg[0]_i_6_n_6 ,\icmp_ln659_reg_1607_reg[0]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln659_reg_1607[0]_i_16_n_4 ,\icmp_ln659_reg_1607[0]_i_17_n_4 ,\icmp_ln659_reg_1607[0]_i_18_n_4 ,\icmp_ln659_reg_1607[0]_i_19_n_4 }),
        .O(\NLW_icmp_ln659_reg_1607_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln659_reg_1607[0]_i_20_n_4 ,\icmp_ln659_reg_1607[0]_i_21_n_4 ,\icmp_ln659_reg_1607[0]_i_22_n_4 ,\icmp_ln659_reg_1607[0]_i_23_n_4 }));
  LUT6 #(
    .INIT(64'hFFFF10FF00001000)) 
    \icmp_ln696_reg_1572[0]_i_1 
       (.I0(\gen_write[1].mem_reg_i_18_n_4 ),
        .I1(\x_4_reg_1563[10]_i_5_n_4 ),
        .I2(\icmp_ln696_reg_1572[0]_i_2_n_4 ),
        .I3(p_36_in),
        .I4(\icmp_ln636_reg_1568_reg[0]_1 ),
        .I5(\icmp_ln696_reg_1572_reg_n_4_[0] ),
        .O(\icmp_ln696_reg_1572[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln696_reg_1572[0]_i_2 
       (.I0(\x_reg_457_reg[10]_0 [2]),
        .I1(\x_4_reg_1563_reg[10]_0 [2]),
        .I2(\x_reg_457_reg_n_4_[9] ),
        .I3(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I4(x_4_reg_1563_reg[9]),
        .O(\icmp_ln696_reg_1572[0]_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln696_reg_1572_pp1_iter11_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln696_reg_1572_pp1_iter11_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln696_reg_1572_pp1_iter11_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln696_reg_1572_pp1_iter9_reg),
        .Q(\icmp_ln696_reg_1572_pp1_iter11_reg_reg[0]_srl2_n_4 ));
  FDRE \icmp_ln696_reg_1572_pp1_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln696_reg_1572_pp1_iter11_reg_reg[0]_srl2_n_4 ),
        .Q(icmp_ln696_reg_1572_pp1_iter12_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\icmp_ln696_reg_1572_reg_n_4_[0] ),
        .Q(\icmp_ln696_reg_1572_pp1_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln696_reg_1572_pp1_iter1_reg_reg_n_4_[0] ),
        .Q(icmp_ln696_reg_1572_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter2_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter3_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter4_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter5_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter6_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter7_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_1572_pp1_iter8_reg),
        .Q(icmp_ln696_reg_1572_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln696_reg_1572[0]_i_1_n_4 ),
        .Q(\icmp_ln696_reg_1572_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBBFFF80888000)) 
    \icmp_reg_1585[0]_i_1 
       (.I0(\icmp_reg_1585[0]_i_2_n_4 ),
        .I1(icmp_ln647_reg_15810),
        .I2(\ReadEn_reg_469_reg_n_4_[0] ),
        .I3(\icmp_reg_1585[0]_i_4_n_4 ),
        .I4(ReadEn_1_reg_505),
        .I5(\icmp_reg_1585_reg_n_4_[0] ),
        .O(\icmp_reg_1585[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_reg_1585[0]_i_2 
       (.I0(\icmp_reg_1585[0]_i_5_n_4 ),
        .I1(\x_reg_457_pp1_iter1_reg_reg[10]_0 [3]),
        .I2(\x_reg_457_pp1_iter1_reg_reg[10]_0 [4]),
        .I3(\x_reg_457_pp1_iter1_reg_reg[10]_0 [1]),
        .I4(\x_reg_457_pp1_iter1_reg_reg[10]_0 [2]),
        .O(\icmp_reg_1585[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1585[0]_i_3 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_1568_pp1_iter1_reg_reg_n_4_[0] ),
        .O(icmp_ln647_reg_15810));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_reg_1585[0]_i_4 
       (.I0(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter3),
        .O(\icmp_reg_1585[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_reg_1585[0]_i_5 
       (.I0(\x_reg_457_pp1_iter1_reg_reg[10]_0 [5]),
        .I1(\x_reg_457_pp1_iter1_reg_reg[10]_0 [6]),
        .I2(\x_reg_457_pp1_iter1_reg_reg[10]_0 [7]),
        .I3(\x_reg_457_pp1_iter1_reg_reg[10]_0 [8]),
        .I4(\x_reg_457_pp1_iter1_reg_reg[10]_0 [10]),
        .I5(\x_reg_457_pp1_iter1_reg_reg[10]_0 [9]),
        .O(\icmp_reg_1585[0]_i_5_n_4 ));
  FDRE \icmp_reg_1585_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1585[0]_i_1_n_4 ),
        .Q(\icmp_reg_1585_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_413[0]_i_1 
       (.I0(indvar_flatten_reg_413_reg[0]),
        .O(add_ln608_1_fu_585_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_413[1]_i_1 
       (.I0(indvar_flatten_reg_413_reg[0]),
        .I1(indvar_flatten_reg_413_reg[1]),
        .O(add_ln608_1_fu_585_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_413[2]_i_1 
       (.I0(indvar_flatten_reg_413_reg[1]),
        .I1(indvar_flatten_reg_413_reg[0]),
        .I2(indvar_flatten_reg_413_reg[2]),
        .O(add_ln608_1_fu_585_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_413[3]_i_1 
       (.I0(indvar_flatten_reg_413_reg[2]),
        .I1(indvar_flatten_reg_413_reg[0]),
        .I2(indvar_flatten_reg_413_reg[1]),
        .I3(indvar_flatten_reg_413_reg[3]),
        .O(add_ln608_1_fu_585_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_413[4]_i_1 
       (.I0(indvar_flatten_reg_413_reg[3]),
        .I1(indvar_flatten_reg_413_reg[1]),
        .I2(indvar_flatten_reg_413_reg[0]),
        .I3(indvar_flatten_reg_413_reg[2]),
        .I4(indvar_flatten_reg_413_reg[4]),
        .O(add_ln608_1_fu_585_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_413[5]_i_1 
       (.I0(indvar_flatten_reg_413_reg[5]),
        .I1(indvar_flatten_reg_413_reg[2]),
        .I2(indvar_flatten_reg_413_reg[0]),
        .I3(indvar_flatten_reg_413_reg[1]),
        .I4(indvar_flatten_reg_413_reg[3]),
        .I5(indvar_flatten_reg_413_reg[4]),
        .O(add_ln608_1_fu_585_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_413[6]_i_1 
       (.I0(\indvar_flatten_reg_413[8]_i_2_n_4 ),
        .I1(indvar_flatten_reg_413_reg[6]),
        .O(add_ln608_1_fu_585_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \indvar_flatten_reg_413[7]_i_1 
       (.I0(indvar_flatten_reg_413_reg[6]),
        .I1(\indvar_flatten_reg_413[8]_i_2_n_4 ),
        .I2(indvar_flatten_reg_413_reg[7]),
        .O(add_ln608_1_fu_585_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar_flatten_reg_413[8]_i_1 
       (.I0(indvar_flatten_reg_413_reg[7]),
        .I1(\indvar_flatten_reg_413[8]_i_2_n_4 ),
        .I2(indvar_flatten_reg_413_reg[6]),
        .I3(indvar_flatten_reg_413_reg[8]),
        .O(add_ln608_1_fu_585_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_413[8]_i_2 
       (.I0(indvar_flatten_reg_413_reg[2]),
        .I1(indvar_flatten_reg_413_reg[0]),
        .I2(indvar_flatten_reg_413_reg[1]),
        .I3(indvar_flatten_reg_413_reg[3]),
        .I4(indvar_flatten_reg_413_reg[4]),
        .I5(indvar_flatten_reg_413_reg[5]),
        .O(\indvar_flatten_reg_413[8]_i_2_n_4 ));
  FDRE \indvar_flatten_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[0]),
        .Q(indvar_flatten_reg_413_reg[0]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[1]),
        .Q(indvar_flatten_reg_413_reg[1]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[2]),
        .Q(indvar_flatten_reg_413_reg[2]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[3]),
        .Q(indvar_flatten_reg_413_reg[3]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[4]),
        .Q(indvar_flatten_reg_413_reg[4]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[5]),
        .Q(indvar_flatten_reg_413_reg[5]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[6]),
        .Q(indvar_flatten_reg_413_reg[6]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[7]),
        .Q(indvar_flatten_reg_413_reg[7]),
        .R(indvar_flatten_reg_413));
  FDRE \indvar_flatten_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln608_1_fu_585_p2[8]),
        .Q(indvar_flatten_reg_413_reg[8]),
        .R(indvar_flatten_reg_413));
  LUT3 #(
    .INIT(8'h8A)) 
    int_ap_idle_i_4
       (.I0(Q[0]),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I2(ap_start),
        .O(hscale_core_polyphase_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_hfltCoeff_shift[0]_i_1 
       (.I0(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\int_hfltCoeff_shift_reg[0] ),
        .O(\j_reg_435_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_phasesH_shift[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(p_36_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \int_phasesH_shift[0]_i_2 
       (.I0(\x_reg_457_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_1568),
        .I4(x_4_reg_1563_reg[0]),
        .O(hscale_core_polyphase_U0_phasesH_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_435[0]_i_1 
       (.I0(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(add_ln611_fu_670_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h52)) 
    \j_reg_435[1]_i_1 
       (.I0(j_reg_435[1]),
        .I1(j_reg_435[2]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(add_ln611_fu_670_p2[1]));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    \j_reg_435[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln608_fu_591_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(indvar_flatten_reg_413));
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_435[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln608_fu_591_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_4130));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \j_reg_435[2]_i_3 
       (.I0(j_reg_435[2]),
        .I1(j_reg_435[1]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(add_ln611_fu_670_p2[2]));
  FDRE \j_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln611_fu_670_p2[0]),
        .Q(hscale_core_polyphase_U0_hfltCoeff_address0),
        .R(indvar_flatten_reg_413));
  FDRE \j_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln611_fu_670_p2[1]),
        .Q(j_reg_435[1]),
        .R(indvar_flatten_reg_413));
  FDRE \j_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(add_ln611_fu_670_p2[2]),
        .Q(j_reg_435[2]),
        .R(indvar_flatten_reg_413));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ),
        .I1(v_hcresampler_core_U0_srcImg_read),
        .I2(stream_scaled_empty_n),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_3__0 
       (.I0(hscale_core_polyphase_U0_stream_upsampled_read),
        .I1(stream_upsampled_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(and_ln736_reg_1621_pp1_iter12_reg),
        .I1(ap_enable_reg_pp1_iter13_reg_n_4),
        .I2(icmp_ln696_reg_1572_pp1_iter12_reg),
        .I3(icmp_ln636_reg_1568_pp1_iter12_reg),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(stream_scaled_full_n),
        .O(\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(hscale_core_polyphase_U0_hfltCoeff_ce0));
  LUT6 #(
    .INIT(64'hBFBFBF404040BF40)) 
    \select_ln608_1_reg_1363[0]_i_1 
       (.I0(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I1(j_reg_435[1]),
        .I2(j_reg_435[2]),
        .I3(\i_reg_424_reg_n_4_[0] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[0]),
        .O(\select_ln608_1_reg_1363[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln608_1_reg_1363[1]_i_1 
       (.I0(\select_ln608_1_reg_1363[1]_i_2_n_4 ),
        .I1(select_ln608_1_reg_1363_reg[0]),
        .I2(\i_reg_424_reg_n_4_[0] ),
        .I3(\i_reg_424_reg_n_4_[1] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[1]),
        .O(select_ln608_1_fu_617_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln608_1_reg_1363[1]_i_2 
       (.I0(j_reg_435[2]),
        .I1(j_reg_435[1]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(\select_ln608_1_reg_1363[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln608_1_reg_1363[2]_i_1 
       (.I0(select_ln608_1_reg_1363_reg[1]),
        .I1(\i_reg_424_reg_n_4_[1] ),
        .I2(\select_ln608_1_reg_1363[2]_i_2_n_4 ),
        .I3(\i_reg_424_reg_n_4_[2] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[2]),
        .O(select_ln608_1_fu_617_p3[2]));
  LUT6 #(
    .INIT(64'hFF1DFFFFFFFFFFFF)) 
    \select_ln608_1_reg_1363[2]_i_2 
       (.I0(\i_reg_424_reg_n_4_[0] ),
        .I1(i_reg_4240),
        .I2(select_ln608_1_reg_1363_reg[0]),
        .I3(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I4(j_reg_435[1]),
        .I5(j_reg_435[2]),
        .O(\select_ln608_1_reg_1363[2]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln608_1_reg_1363[3]_i_1 
       (.I0(\select_ln608_1_reg_1363[3]_i_2_n_4 ),
        .O(select_ln608_1_fu_617_p3[3]));
  LUT6 #(
    .INIT(64'h0A0A0CF3F5F50CF3)) 
    \select_ln608_1_reg_1363[3]_i_2 
       (.I0(select_ln608_1_reg_1363_reg[2]),
        .I1(\i_reg_424_reg_n_4_[2] ),
        .I2(\select_ln608_1_reg_1363[3]_i_3_n_4 ),
        .I3(\i_reg_424_reg_n_4_[3] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[3]),
        .O(\select_ln608_1_reg_1363[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \select_ln608_1_reg_1363[3]_i_3 
       (.I0(\select_ln608_1_reg_1363[1]_i_2_n_4 ),
        .I1(select_ln608_1_reg_1363_reg[0]),
        .I2(\i_reg_424_reg_n_4_[0] ),
        .I3(\i_reg_424_reg_n_4_[1] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[1]),
        .O(\select_ln608_1_reg_1363[3]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln608_1_reg_1363[4]_i_1 
       (.I0(\select_ln608_1_reg_1363[4]_i_2_n_4 ),
        .O(select_ln608_1_fu_617_p3[4]));
  LUT6 #(
    .INIT(64'hA9AAAAAA59555555)) 
    \select_ln608_1_reg_1363[4]_i_2 
       (.I0(\select_ln608_1_reg_1363[6]_i_3_n_4 ),
        .I1(select_ln608_1_reg_1363_reg[4]),
        .I2(icmp_ln608_reg_1355),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_reg_424_reg_n_4_[4] ),
        .O(\select_ln608_1_reg_1363[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h99A99959)) 
    \select_ln608_1_reg_1363[5]_i_1 
       (.I0(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .I1(\i_reg_424_reg_n_4_[5] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln608_reg_1355),
        .I4(select_ln608_1_reg_1363_reg[5]),
        .O(select_ln608_1_fu_617_p3[5]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \select_ln608_1_reg_1363[6]_i_1 
       (.I0(select_ln608_1_reg_1363_reg__0),
        .I1(i_reg_4240),
        .I2(\i_reg_424_reg_n_4_[6] ),
        .I3(\select_ln608_1_reg_1363[6]_i_2_n_4 ),
        .I4(\i_reg_424_reg_n_4_[5] ),
        .I5(select_ln608_1_reg_1363_reg[5]),
        .O(select_ln608_1_fu_617_p3[6]));
  LUT6 #(
    .INIT(64'h551555D5FFFFFFFF)) 
    \select_ln608_1_reg_1363[6]_i_2 
       (.I0(\i_reg_424_reg_n_4_[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln608_reg_1355),
        .I4(select_ln608_1_reg_1363_reg[4]),
        .I5(\select_ln608_1_reg_1363[6]_i_3_n_4 ),
        .O(\select_ln608_1_reg_1363[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0A0A0C0000000C00)) 
    \select_ln608_1_reg_1363[6]_i_3 
       (.I0(select_ln608_1_reg_1363_reg[2]),
        .I1(\i_reg_424_reg_n_4_[2] ),
        .I2(\select_ln608_1_reg_1363[3]_i_3_n_4 ),
        .I3(\i_reg_424_reg_n_4_[3] ),
        .I4(i_reg_4240),
        .I5(select_ln608_1_reg_1363_reg[3]),
        .O(\select_ln608_1_reg_1363[6]_i_3_n_4 ));
  FDRE \select_ln608_1_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(\select_ln608_1_reg_1363[0]_i_1_n_4 ),
        .Q(select_ln608_1_reg_1363_reg[0]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[1]),
        .Q(select_ln608_1_reg_1363_reg[1]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[2]),
        .Q(select_ln608_1_reg_1363_reg[2]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[3]),
        .Q(select_ln608_1_reg_1363_reg[3]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[4]),
        .Q(select_ln608_1_reg_1363_reg[4]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[5]),
        .Q(select_ln608_1_reg_1363_reg[5]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_1363_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_4130),
        .D(select_ln608_1_fu_617_p3[6]),
        .Q(select_ln608_1_reg_1363_reg__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln608_reg_1359[0]_i_1 
       (.I0(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln608_fu_591_p2),
        .I3(select_ln608_reg_1359[0]),
        .O(\select_ln608_reg_1359[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \select_ln608_reg_1359[1]_i_1 
       (.I0(j_reg_435[1]),
        .I1(j_reg_435[2]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln608_fu_591_p2),
        .I5(select_ln608_reg_1359[1]),
        .O(\select_ln608_reg_1359[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \select_ln608_reg_1359[2]_i_1 
       (.I0(j_reg_435[2]),
        .I1(j_reg_435[1]),
        .I2(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln608_fu_591_p2),
        .I5(select_ln608_reg_1359[2]),
        .O(\select_ln608_reg_1359[2]_i_1_n_4 ));
  FDRE \select_ln608_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln608_reg_1359[0]_i_1_n_4 ),
        .Q(select_ln608_reg_1359[0]),
        .R(1'b0));
  FDRE \select_ln608_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln608_reg_1359[1]_i_1_n_4 ),
        .Q(select_ln608_reg_1359[1]),
        .R(1'b0));
  FDRE \select_ln608_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln608_reg_1359[2]_i_1_n_4 ),
        .Q(select_ln608_reg_1359[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[11]_i_2 
       (.I0(xReadPos_reg_480[11]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .O(\xReadPos_2_reg_491[11]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[11]_i_3 
       (.I0(xReadPos_reg_480[10]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .O(\xReadPos_2_reg_491[11]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[11]_i_4 
       (.I0(xReadPos_reg_480[9]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .O(\xReadPos_2_reg_491[11]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[11]_i_5 
       (.I0(xReadPos_reg_480[8]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .O(\xReadPos_2_reg_491[11]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[15]_i_2 
       (.I0(xReadPos_reg_480[15]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .O(\xReadPos_2_reg_491[15]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[15]_i_3 
       (.I0(xReadPos_reg_480[14]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .O(\xReadPos_2_reg_491[15]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[15]_i_4 
       (.I0(xReadPos_reg_480[13]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .O(\xReadPos_2_reg_491[15]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[15]_i_5 
       (.I0(xReadPos_reg_480[12]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .O(\xReadPos_2_reg_491[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \xReadPos_2_reg_491[3]_i_3 
       (.I0(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_480[3]),
        .O(zext_ln659_fu_787_p1[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[3]_i_4 
       (.I0(xReadPos_reg_480[2]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[2] ),
        .O(zext_ln659_fu_787_p1[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[3]_i_5 
       (.I0(xReadPos_reg_480[1]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[1] ),
        .O(\xReadPos_2_reg_491[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[3]_i_6 
       (.I0(xReadPos_reg_480[0]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[0] ),
        .O(\xReadPos_2_reg_491[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[7]_i_2 
       (.I0(xReadPos_reg_480[7]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .O(\xReadPos_2_reg_491[7]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[7]_i_3 
       (.I0(xReadPos_reg_480[6]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .O(\xReadPos_2_reg_491[7]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[7]_i_4 
       (.I0(xReadPos_reg_480[5]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .O(\xReadPos_2_reg_491[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_491[7]_i_5 
       (.I0(xReadPos_reg_480[4]),
        .I1(\icmp_ln636_reg_1568_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .O(\xReadPos_2_reg_491[7]_i_5_n_4 ));
  FDRE \xReadPos_2_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_29),
        .Q(\xReadPos_2_reg_491_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_19),
        .Q(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_18),
        .Q(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_17),
        .Q(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_16),
        .Q(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_15),
        .Q(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_14),
        .Q(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_28),
        .Q(\xReadPos_2_reg_491_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_27),
        .Q(\xReadPos_2_reg_491_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_26),
        .Q(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_25),
        .Q(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_24),
        .Q(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_23),
        .Q(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_22),
        .Q(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_21),
        .Q(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \xReadPos_2_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(xReadPos_2_reg_491),
        .D(grp_reg_ap_uint_9_s_fu_759_n_20),
        .Q(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \xReadPos_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[0] ),
        .Q(xReadPos_reg_480[0]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[10] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[10] ),
        .Q(xReadPos_reg_480[10]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[11] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[11] ),
        .Q(xReadPos_reg_480[11]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[12] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[12] ),
        .Q(xReadPos_reg_480[12]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[13] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[13] ),
        .Q(xReadPos_reg_480[13]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[14] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[14] ),
        .Q(xReadPos_reg_480[14]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[15] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[15] ),
        .Q(xReadPos_reg_480[15]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[1] ),
        .Q(xReadPos_reg_480[1]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[2] ),
        .Q(xReadPos_reg_480[2]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[3] ),
        .Q(xReadPos_reg_480[3]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[4] ),
        .Q(xReadPos_reg_480[4]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[5] ),
        .Q(xReadPos_reg_480[5]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[6] ),
        .Q(xReadPos_reg_480[6]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[7] ),
        .Q(xReadPos_reg_480[7]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[8] ),
        .Q(xReadPos_reg_480[8]),
        .R(ReadEn_reg_469));
  FDRE \xReadPos_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(ReadEn_reg_4690),
        .D(\xReadPos_2_reg_491_reg_n_4_[9] ),
        .Q(xReadPos_reg_480[9]),
        .R(ReadEn_reg_469));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \x_4_reg_1563[0]_i_1 
       (.I0(x_4_reg_1563_reg[0]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[0] ),
        .O(\x_4_reg_1563_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \x_4_reg_1563[10]_i_1 
       (.I0(\x_4_reg_1563_reg[9]_0 ),
        .I1(\x_4_reg_1563_reg[7]_0 ),
        .I2(\x_4_reg_1563[10]_i_3_n_4 ),
        .I3(\x_4_reg_1563_reg[6]_0 ),
        .I4(\gen_write[1].mem_reg_i_19_n_4 ),
        .I5(\x_4_reg_1563[10]_i_5_n_4 ),
        .O(x_4_fu_717_p2[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \x_4_reg_1563[10]_i_2 
       (.I0(x_4_reg_1563_reg[7]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[7] ),
        .O(\x_4_reg_1563_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBFBBB)) 
    \x_4_reg_1563[10]_i_3 
       (.I0(\x_4_reg_1563[5]_i_2_n_4 ),
        .I1(\x_reg_457_reg[10]_0 [1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln636_reg_1568),
        .I5(\x_4_reg_1563_reg[10]_0 [1]),
        .O(\x_4_reg_1563[10]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \x_4_reg_1563[10]_i_4 
       (.I0(x_4_reg_1563_reg[6]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[6] ),
        .O(\x_4_reg_1563_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \x_4_reg_1563[10]_i_5 
       (.I0(\x_4_reg_1563_reg[10]_0 [3]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg[10]_0 [3]),
        .O(\x_4_reg_1563[10]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \x_4_reg_1563[1]_i_1 
       (.I0(\x_reg_457_reg_n_4_[0] ),
        .I1(x_4_reg_1563_reg[0]),
        .I2(\x_reg_457_reg[10]_0 [0]),
        .I3(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I4(\x_4_reg_1563_reg[10]_0 [0]),
        .O(x_4_fu_717_p2[1]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \x_4_reg_1563[2]_i_1 
       (.I0(\x_4_reg_1563_reg[10]_0 [0]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg[10]_0 [0]),
        .I3(x_4_reg_1563_reg[0]),
        .I4(\x_reg_457_reg_n_4_[0] ),
        .I5(\x_4_reg_1563_reg[2]_0 ),
        .O(x_4_fu_717_p2[2]));
  LUT6 #(
    .INIT(64'hDDDFFFDF22200020)) 
    \x_4_reg_1563[3]_i_1 
       (.I0(\x_4_reg_1563_reg[2]_0 ),
        .I1(\x_4_reg_1563_reg[0]_0 ),
        .I2(\x_reg_457_reg[10]_0 [0]),
        .I3(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I4(\x_4_reg_1563_reg[10]_0 [0]),
        .I5(\x_4_reg_1563_reg[3]_0 ),
        .O(x_4_fu_717_p2[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \x_4_reg_1563[3]_i_2 
       (.I0(x_4_reg_1563_reg[3]),
        .I1(icmp_ln636_reg_1568),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\x_reg_457_reg_n_4_[3] ),
        .O(\x_4_reg_1563_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \x_4_reg_1563[4]_i_1 
       (.I0(x_4_reg_1563_reg[3]),
        .I1(\x_reg_457_reg_n_4_[3] ),
        .I2(\x_4_reg_1563[4]_i_2_n_4 ),
        .I3(\x_reg_457_reg_n_4_[4] ),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(x_4_reg_1563_reg[4]),
        .O(x_4_fu_717_p2[4]));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \x_4_reg_1563[4]_i_2 
       (.I0(\x_4_reg_1563_reg[10]_0 [0]),
        .I1(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I2(\x_reg_457_reg[10]_0 [0]),
        .I3(x_4_reg_1563_reg[0]),
        .I4(\x_reg_457_reg_n_4_[0] ),
        .I5(\x_4_reg_1563_reg[2]_0 ),
        .O(\x_4_reg_1563[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \x_4_reg_1563[5]_i_1 
       (.I0(\x_4_reg_1563[5]_i_2_n_4 ),
        .I1(\x_reg_457_reg[10]_0 [1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln636_reg_1568),
        .I5(\x_4_reg_1563_reg[10]_0 [1]),
        .O(x_4_fu_717_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \x_4_reg_1563[5]_i_2 
       (.I0(x_4_reg_1563_reg[3]),
        .I1(\x_reg_457_reg_n_4_[3] ),
        .I2(\x_4_reg_1563[4]_i_2_n_4 ),
        .I3(\x_reg_457_reg_n_4_[4] ),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(x_4_reg_1563_reg[4]),
        .O(\x_4_reg_1563[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \x_4_reg_1563[6]_i_1 
       (.I0(\x_4_reg_1563[10]_i_3_n_4 ),
        .I1(\x_reg_457_reg_n_4_[6] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln636_reg_1568),
        .I5(x_4_reg_1563_reg[6]),
        .O(x_4_fu_717_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \x_4_reg_1563[7]_i_1 
       (.I0(x_4_reg_1563_reg[6]),
        .I1(\x_reg_457_reg_n_4_[6] ),
        .I2(\x_4_reg_1563[10]_i_3_n_4 ),
        .I3(\x_reg_457_reg_n_4_[7] ),
        .I4(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I5(x_4_reg_1563_reg[7]),
        .O(x_4_fu_717_p2[7]));
  LUT6 #(
    .INIT(64'hDDDFFFDF22200020)) 
    \x_4_reg_1563[8]_i_1 
       (.I0(\x_4_reg_1563_reg[7]_0 ),
        .I1(\x_4_reg_1563[10]_i_3_n_4 ),
        .I2(\x_reg_457_reg_n_4_[6] ),
        .I3(\icmp_ln636_reg_1568_reg[0]_0 ),
        .I4(x_4_reg_1563_reg[6]),
        .I5(\gen_write[1].mem_reg_i_19_n_4 ),
        .O(x_4_fu_717_p2[8]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \x_4_reg_1563[9]_i_1 
       (.I0(\gen_write[1].mem_reg_i_19_n_4 ),
        .I1(\x_4_reg_1563_reg[6]_0 ),
        .I2(\x_4_reg_1563[10]_i_3_n_4 ),
        .I3(\x_4_reg_1563_reg[7]_0 ),
        .I4(\x_4_reg_1563_reg[9]_0 ),
        .O(x_4_fu_717_p2[9]));
  FDRE \x_4_reg_1563_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_1563_reg[0]_0 ),
        .Q(x_4_reg_1563_reg[0]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[10]),
        .Q(\x_4_reg_1563_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[1]),
        .Q(\x_4_reg_1563_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[2]),
        .Q(x_4_reg_1563_reg[2]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[3]),
        .Q(x_4_reg_1563_reg[3]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[4]),
        .Q(x_4_reg_1563_reg[4]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[5]),
        .Q(\x_4_reg_1563_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[6]),
        .Q(x_4_reg_1563_reg[6]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[7]),
        .Q(x_4_reg_1563_reg[7]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[8]),
        .Q(\x_4_reg_1563_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \x_4_reg_1563_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(x_4_fu_717_p2[9]),
        .Q(x_4_reg_1563_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BFFF00000000)) 
    \x_reg_457[10]_i_1 
       (.I0(icmp_ln636_reg_1568),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_enable_reg_pp1_iter13_reg_0),
        .I5(Q[1]),
        .O(x_reg_457));
  LUT4 #(
    .INIT(16'h0080)) 
    \x_reg_457[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_1568),
        .O(x_reg_4570));
  FDRE \x_reg_457_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[0] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg[10]_0 [3]),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg[10]_0 [0]),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[2] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[3] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[4] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg[10]_0 [1]),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[6] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[7] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg[10]_0 [2]),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \x_reg_457_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\x_reg_457_reg_n_4_[9] ),
        .Q(\x_reg_457_pp1_iter1_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \x_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[0]),
        .Q(\x_reg_457_reg_n_4_[0] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(\x_4_reg_1563_reg[10]_0 [3]),
        .Q(\x_reg_457_reg[10]_0 [3]),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(\x_4_reg_1563_reg[10]_0 [0]),
        .Q(\x_reg_457_reg[10]_0 [0]),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[2]),
        .Q(\x_reg_457_reg_n_4_[2] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[3]),
        .Q(\x_reg_457_reg_n_4_[3] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[4]),
        .Q(\x_reg_457_reg_n_4_[4] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(\x_4_reg_1563_reg[10]_0 [1]),
        .Q(\x_reg_457_reg[10]_0 [1]),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[6]),
        .Q(\x_reg_457_reg_n_4_[6] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[7]),
        .Q(\x_reg_457_reg_n_4_[7] ),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(\x_4_reg_1563_reg[10]_0 [2]),
        .Q(\x_reg_457_reg[10]_0 [2]),
        .R(x_reg_457));
  FDRE \x_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_4570),
        .D(x_4_reg_1563_reg[9]),
        .Q(\x_reg_457_reg_n_4_[9] ),
        .R(x_reg_457));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_4_reg_1554[0]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [0]),
        .O(y_4_fu_706_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_4_reg_1554[1]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [0]),
        .I1(\y_reg_446_reg[9]_0 [1]),
        .O(y_4_fu_706_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_4_reg_1554[2]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [1]),
        .I1(\y_reg_446_reg[9]_0 [0]),
        .I2(\y_reg_446_reg[9]_0 [2]),
        .O(y_4_fu_706_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_4_reg_1554[3]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [3]),
        .I1(\y_reg_446_reg[9]_0 [2]),
        .I2(\y_reg_446_reg[9]_0 [0]),
        .I3(\y_reg_446_reg[9]_0 [1]),
        .O(y_4_fu_706_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_4_reg_1554[4]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [3]),
        .I1(\y_reg_446_reg[9]_0 [1]),
        .I2(\y_reg_446_reg[9]_0 [0]),
        .I3(\y_reg_446_reg[9]_0 [2]),
        .I4(\y_reg_446_reg[9]_0 [4]),
        .O(y_4_fu_706_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_4_reg_1554[5]_i_1 
       (.I0(\y_reg_446_reg[9]_0 [4]),
        .I1(\y_reg_446_reg[9]_0 [2]),
        .I2(\y_reg_446_reg[9]_0 [0]),
        .I3(\y_reg_446_reg[9]_0 [1]),
        .I4(\y_reg_446_reg[9]_0 [3]),
        .I5(\y_reg_446_reg[9]_0 [5]),
        .O(y_4_fu_706_p2[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \y_4_reg_1554[6]_i_1 
       (.I0(\y_reg_446_reg_n_4_[6] ),
        .I1(\y_reg_446_reg[9]_0 [5]),
        .I2(\y_4_reg_1554[8]_i_2_n_4 ),
        .I3(\y_reg_446_reg[9]_0 [4]),
        .O(y_4_fu_706_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_4_reg_1554[7]_i_1 
       (.I0(\y_reg_446_reg_n_4_[6] ),
        .I1(\y_reg_446_reg[9]_0 [4]),
        .I2(\y_4_reg_1554[8]_i_2_n_4 ),
        .I3(\y_reg_446_reg[9]_0 [5]),
        .I4(\y_reg_446_reg_n_4_[7] ),
        .O(y_4_fu_706_p2[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_4_reg_1554[8]_i_1 
       (.I0(\y_reg_446_reg_n_4_[7] ),
        .I1(\y_reg_446_reg[9]_0 [5]),
        .I2(\y_4_reg_1554[8]_i_2_n_4 ),
        .I3(\y_reg_446_reg[9]_0 [4]),
        .I4(\y_reg_446_reg_n_4_[6] ),
        .I5(\y_reg_446_reg_n_4_[8] ),
        .O(y_4_fu_706_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \y_4_reg_1554[8]_i_2 
       (.I0(\y_reg_446_reg[9]_0 [2]),
        .I1(\y_reg_446_reg[9]_0 [0]),
        .I2(\y_reg_446_reg[9]_0 [1]),
        .I3(\y_reg_446_reg[9]_0 [3]),
        .O(\y_4_reg_1554[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_4_reg_1554[9]_i_1 
       (.I0(\y_reg_446_reg_n_4_[8] ),
        .I1(\y_4_reg_1554[9]_i_2_n_4 ),
        .I2(\y_reg_446_reg_n_4_[7] ),
        .I3(\y_reg_446_reg[9]_0 [6]),
        .O(y_4_fu_706_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \y_4_reg_1554[9]_i_2 
       (.I0(\y_reg_446_reg[9]_0 [5]),
        .I1(\y_4_reg_1554[8]_i_2_n_4 ),
        .I2(\y_reg_446_reg[9]_0 [4]),
        .I3(\y_reg_446_reg_n_4_[6] ),
        .O(\y_4_reg_1554[9]_i_2_n_4 ));
  FDRE \y_4_reg_1554_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[0]),
        .Q(y_4_reg_1554[0]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[1]),
        .Q(y_4_reg_1554[1]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[2]),
        .Q(y_4_reg_1554[2]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[3]),
        .Q(y_4_reg_1554[3]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[4]),
        .Q(y_4_reg_1554[4]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[5]),
        .Q(y_4_reg_1554[5]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[6]),
        .Q(y_4_reg_1554[6]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[7]),
        .Q(y_4_reg_1554[7]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[8]),
        .Q(y_4_reg_1554[8]),
        .R(1'b0));
  FDRE \y_4_reg_1554_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_706_p2[9]),
        .Q(y_4_reg_1554[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_reg_446[9]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state20),
        .O(y_reg_446));
  FDRE \y_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[0]),
        .Q(\y_reg_446_reg[9]_0 [0]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[1]),
        .Q(\y_reg_446_reg[9]_0 [1]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[2]),
        .Q(\y_reg_446_reg[9]_0 [2]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[3]),
        .Q(\y_reg_446_reg[9]_0 [3]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[4]),
        .Q(\y_reg_446_reg[9]_0 [4]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[5]),
        .Q(\y_reg_446_reg[9]_0 [5]),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[6]),
        .Q(\y_reg_446_reg_n_4_[6] ),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[7]),
        .Q(\y_reg_446_reg_n_4_[7] ),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[8]),
        .Q(\y_reg_446_reg_n_4_[8] ),
        .R(y_reg_446));
  FDRE \y_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(y_4_reg_1554[9]),
        .Q(\y_reg_446_reg[9]_0 [6]),
        .R(y_reg_446));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    hfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]p_reg_reg;
  input [5:0]p_reg_reg_0;
  input ap_clk;
  input [15:0]hfltCoeff_q0;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [5:0]p_reg_reg;
  wire [5:0]p_reg_reg_0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_45 bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_12
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_1_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_1_0_address0;

  wire [5:0]FiltCoeff_1_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_44 bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_13
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_2_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_2_0_address0;

  wire [5:0]FiltCoeff_2_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_43 bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_14
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_3_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_3_0_address0;

  wire [5:0]FiltCoeff_3_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_42 bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_15
   (q00,
    select_ln608_reg_1359,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_4_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_4_0_address0;

  wire [5:0]FiltCoeff_4_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_41 bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_16
   (q00,
    select_ln608_reg_1359,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_5_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_5_0_address0;

  wire [5:0]FiltCoeff_5_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .hfltCoeff_q0(hfltCoeff_q0),
        .q00(q00),
        .select_ln608_reg_1359(select_ln608_reg_1359));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram
   (q00,
    select_ln608_reg_1359,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_5_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_5_0_address0;

  wire [5:0]FiltCoeff_5_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'hA8000000)) 
    ram_reg_0_63_0_0_i_1
       (.I0(select_ln608_reg_1359[2]),
        .I1(select_ln608_reg_1359[0]),
        .I2(select_ln608_reg_1359[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_41
   (q00,
    select_ln608_reg_1359,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_4_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_4_0_address0;

  wire [5:0]FiltCoeff_4_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(select_ln608_reg_1359[0]),
        .I1(select_ln608_reg_1359[1]),
        .I2(select_ln608_reg_1359[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_42
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_3_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_3_0_address0;

  wire [5:0]FiltCoeff_3_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(select_ln608_reg_1359[1]),
        .I1(select_ln608_reg_1359[0]),
        .I2(select_ln608_reg_1359[2]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_43
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_2_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_2_0_address0;

  wire [5:0]FiltCoeff_2_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(select_ln608_reg_1359[0]),
        .I1(select_ln608_reg_1359[1]),
        .I2(select_ln608_reg_1359[2]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_44
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_1_0_address0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_1_0_address0;

  wire [5:0]FiltCoeff_1_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(select_ln608_reg_1359[1]),
        .I1(select_ln608_reg_1359[0]),
        .I2(select_ln608_reg_1359[2]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_45
   (q00,
    select_ln608_reg_1359,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    hfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln608_reg_1359;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]p_reg_reg;
  input [5:0]p_reg_reg_0;
  input ap_clk;
  input [15:0]hfltCoeff_q0;

  wire [5:0]FiltCoeff_0_0_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [5:0]p_reg_reg_0;
  wire [15:0]q00;
  wire [2:0]select_ln608_reg_1359;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_0_63_0_0_i_2
       (.I0(select_ln608_reg_1359[2]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln608_reg_1359[1]),
        .I4(select_ln608_reg_1359[0]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__4
       (.I0(p_reg_reg[0]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[0]),
        .O(FiltCoeff_0_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__4
       (.I0(p_reg_reg[1]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[1]),
        .O(FiltCoeff_0_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__4
       (.I0(p_reg_reg[2]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[2]),
        .O(FiltCoeff_0_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__4
       (.I0(p_reg_reg[3]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[3]),
        .O(FiltCoeff_0_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__4
       (.I0(p_reg_reg[4]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[4]),
        .O(FiltCoeff_0_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_8
       (.I0(p_reg_reg[5]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_0[5]),
        .O(FiltCoeff_0_0_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_hscale_polyphase
   (p_36_in,
    FiltCoeff_5_0_address0,
    FiltCoeff_4_0_address0,
    FiltCoeff_3_0_address0,
    FiltCoeff_2_0_address0,
    FiltCoeff_1_0_address0,
    ap_block_pp1_stage0_subdone,
    in,
    ap_clk,
    q00,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    SS,
    grp_hscale_polyphase_fu_519_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_4,
    stream_scaled_full_n,
    and_ln736_reg_1621_pp1_iter12_reg,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ,
    icmp_ln696_reg_1572_pp1_iter12_reg,
    icmp_ln636_reg_1568_pp1_iter12_reg,
    icmp_ln659_reg_1607,
    icmp_ln647_reg_1581,
    stream_upsampled_empty_n,
    ap_enable_reg_pp1_iter3,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ,
    ap_enable_reg_pp1_iter4,
    icmp_ln696_reg_1572_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5,
    icmp_ln696_reg_1572_pp1_iter4_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_1572_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter5_reg,
    ap_enable_reg_pp1_iter7,
    icmp_ln636_reg_1568_pp1_iter6_reg,
    icmp_ln696_reg_1572_pp1_iter6_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln636_reg_1568_pp1_iter7_reg,
    icmp_ln696_reg_1572_pp1_iter7_reg,
    ap_enable_reg_pp1_iter9,
    icmp_ln636_reg_1568_pp1_iter8_reg,
    icmp_ln696_reg_1572_pp1_iter8_reg,
    ap_enable_reg_pp1_iter10,
    icmp_ln636_reg_1568_pp1_iter9_reg,
    icmp_ln696_reg_1572_pp1_iter9_reg,
    \select_ln215_7_reg_1303_reg[7]_0 ,
    \select_ln215_7_reg_1303_reg[7]_1 ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    \select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 ,
    \select_ln215_21_reg_1333_reg[7]_0 ,
    \select_ln215_21_reg_1333_reg[7]_1 ,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    \select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 ,
    \select_ln215_35_reg_1363_reg[7]_0 ,
    \select_ln215_35_reg_1363_reg[7]_1 ,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    \select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 ,
    \idxprom5_reg_1279_reg[5]_0 );
  output p_36_in;
  output [5:0]FiltCoeff_5_0_address0;
  output [5:0]FiltCoeff_4_0_address0;
  output [5:0]FiltCoeff_3_0_address0;
  output [5:0]FiltCoeff_2_0_address0;
  output [5:0]FiltCoeff_1_0_address0;
  output ap_block_pp1_stage0_subdone;
  output [23:0]in;
  input ap_clk;
  input [15:0]q00;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input [0:0]SS;
  input grp_hscale_polyphase_fu_519_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]p_reg_reg_4;
  input stream_scaled_full_n;
  input and_ln736_reg_1621_pp1_iter12_reg;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  input icmp_ln696_reg_1572_pp1_iter12_reg;
  input icmp_ln636_reg_1568_pp1_iter12_reg;
  input icmp_ln659_reg_1607;
  input icmp_ln647_reg_1581;
  input stream_upsampled_empty_n;
  input ap_enable_reg_pp1_iter3;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln696_reg_1572_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5;
  input icmp_ln696_reg_1572_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_1572_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln636_reg_1568_pp1_iter6_reg;
  input icmp_ln696_reg_1572_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln636_reg_1568_pp1_iter7_reg;
  input icmp_ln696_reg_1572_pp1_iter7_reg;
  input ap_enable_reg_pp1_iter9;
  input icmp_ln636_reg_1568_pp1_iter8_reg;
  input icmp_ln696_reg_1572_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln636_reg_1568_pp1_iter9_reg;
  input icmp_ln696_reg_1572_pp1_iter9_reg;
  input [7:0]\select_ln215_7_reg_1303_reg[7]_0 ;
  input [7:0]\select_ln215_7_reg_1303_reg[7]_1 ;
  input [1:0]p_reg_reg_5;
  input [7:0]p_reg_reg_6;
  input [7:0]p_reg_reg_7;
  input [7:0]p_reg_reg_8;
  input [7:0]p_reg_reg_9;
  input [7:0]\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 ;
  input [7:0]\select_ln215_21_reg_1333_reg[7]_0 ;
  input [7:0]\select_ln215_21_reg_1333_reg[7]_1 ;
  input [7:0]p_reg_reg_10;
  input [7:0]p_reg_reg_11;
  input [7:0]p_reg_reg_12;
  input [7:0]p_reg_reg_13;
  input [7:0]\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 ;
  input [7:0]\select_ln215_35_reg_1363_reg[7]_0 ;
  input [7:0]\select_ln215_35_reg_1363_reg[7]_1 ;
  input [7:0]p_reg_reg_14;
  input [7:0]p_reg_reg_15;
  input [7:0]p_reg_reg_16;
  input [7:0]p_reg_reg_17;
  input [7:0]\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 ;
  input [5:0]\idxprom5_reg_1279_reg[5]_0 ;

  wire FiltCoeff_0_0_ce0;
  wire [5:0]FiltCoeff_1_0_address0;
  wire FiltCoeff_1_0_ce0;
  wire [5:0]FiltCoeff_2_0_address0;
  wire FiltCoeff_2_0_ce0;
  wire [5:0]FiltCoeff_3_0_address0;
  wire FiltCoeff_3_0_ce0;
  wire [5:0]FiltCoeff_4_0_address0;
  wire FiltCoeff_4_0_ce0;
  wire [5:0]FiltCoeff_5_0_address0;
  wire FiltCoeff_5_0_ce0;
  wire [1:0]Q;
  wire [0:0]SS;
  wire and_ln736_reg_1621_pp1_iter12_reg;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire [5:0]grp_hscale_polyphase_fu_519_FiltCoeff1_address0;
  wire [5:0]grp_hscale_polyphase_fu_519_FiltCoeff2_address0;
  wire [5:0]grp_hscale_polyphase_fu_519_FiltCoeff3_address0;
  wire [5:0]grp_hscale_polyphase_fu_519_FiltCoeff4_address0;
  wire [5:0]grp_hscale_polyphase_fu_519_FiltCoeff5_address0;
  wire grp_hscale_polyphase_fu_519_ap_start_reg;
  wire icmp_ln636_reg_1568_pp1_iter12_reg;
  wire icmp_ln636_reg_1568_pp1_iter3_reg;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln636_reg_1568_pp1_iter9_reg;
  wire icmp_ln647_reg_1581;
  wire icmp_ln659_reg_1607;
  wire icmp_ln696_reg_1572_pp1_iter12_reg;
  wire icmp_ln696_reg_1572_pp1_iter3_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter9_reg;
  wire [5:0]\idxprom5_reg_1279_reg[5]_0 ;
  wire [23:0]in;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U37_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U38_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U39_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U40_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U41_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U42_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U43_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U44_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U45_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U46_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U47_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U48_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U49_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U50_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U51_n_9;
  wire p_36_in;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_10;
  wire [7:0]p_reg_reg_11;
  wire [7:0]p_reg_reg_12;
  wire [7:0]p_reg_reg_13;
  wire [7:0]p_reg_reg_14;
  wire [7:0]p_reg_reg_15;
  wire [7:0]p_reg_reg_16;
  wire [7:0]p_reg_reg_17;
  wire [15:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire [5:0]p_reg_reg_4;
  wire [1:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire [7:0]p_reg_reg_8;
  wire [7:0]p_reg_reg_9;
  wire [15:0]q00;
  wire [7:0]select_ln215_10_fu_517_p3;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_10_reg_1308_pp0_iter2_reg;
  wire [7:0]\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 ;
  wire [7:0]select_ln215_12_fu_533_p3;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3_n_4 ;
  wire \select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3_n_4 ;
  wire [7:0]select_ln215_12_reg_1313_pp0_iter3_reg;
  wire [7:0]select_ln215_13_fu_541_p3;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]select_ln215_13_reg_1318_pp0_iter4_reg;
  wire [7:0]select_ln215_17_fu_595_p3;
  wire [7:0]select_ln215_17_reg_1328;
  wire [7:0]select_ln215_21_fu_627_p3;
  wire [7:0]select_ln215_21_reg_1333;
  wire [7:0]select_ln215_21_reg_1333_pp0_iter1_reg;
  wire [7:0]\select_ln215_21_reg_1333_reg[7]_0 ;
  wire [7:0]\select_ln215_21_reg_1333_reg[7]_1 ;
  wire [7:0]select_ln215_24_fu_651_p3;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_24_reg_1338_pp0_iter2_reg;
  wire [7:0]\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 ;
  wire [7:0]select_ln215_26_fu_667_p3;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3_n_4 ;
  wire \select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3_n_4 ;
  wire [7:0]select_ln215_26_reg_1343_pp0_iter3_reg;
  wire [7:0]select_ln215_27_fu_675_p3;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]select_ln215_27_reg_1348_pp0_iter4_reg;
  wire [7:0]select_ln215_31_fu_729_p3;
  wire [7:0]select_ln215_31_reg_1358;
  wire [7:0]select_ln215_35_fu_761_p3;
  wire [7:0]select_ln215_35_reg_1363;
  wire [7:0]select_ln215_35_reg_1363_pp0_iter1_reg;
  wire [7:0]\select_ln215_35_reg_1363_reg[7]_0 ;
  wire [7:0]\select_ln215_35_reg_1363_reg[7]_1 ;
  wire [7:0]select_ln215_38_fu_785_p3;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_38_reg_1368_pp0_iter2_reg;
  wire [7:0]\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 ;
  wire [7:0]select_ln215_3_fu_455_p3;
  wire [7:0]select_ln215_3_reg_1298;
  wire [7:0]select_ln215_40_fu_801_p3;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3_n_4 ;
  wire \select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3_n_4 ;
  wire [7:0]select_ln215_40_reg_1373_pp0_iter3_reg;
  wire [7:0]select_ln215_41_fu_809_p3;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]select_ln215_41_reg_1378_pp0_iter4_reg;
  wire [7:0]select_ln215_7_fu_487_p3;
  wire [7:0]select_ln215_7_reg_1303;
  wire [7:0]select_ln215_7_reg_1303_pp0_iter1_reg;
  wire [7:0]\select_ln215_7_reg_1303_reg[7]_0 ;
  wire [7:0]\select_ln215_7_reg_1303_reg[7]_1 ;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(p_36_in),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(p_36_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(p_36_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(p_36_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[0]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[1]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[2]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[3]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[4]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[5]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[0]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[1]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[2]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[3]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[4]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[5]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[0]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[1]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[2]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[3]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[4]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[5]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[0]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[1]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[2]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[3]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[4]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[5]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [0]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [1]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [2]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [3]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [4]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\idxprom5_reg_1279_reg[5]_0 [5]),
        .Q(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[5]),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1 mac_muladd_8ns_16s_13ns_24_4_1_U37
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U37_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_6),
        .p_reg_reg_1(p_reg_reg_7),
        .p_reg_reg_2(p_reg_reg_5),
        .p_reg_reg_3(p_reg_reg_8),
        .p_reg_reg_4(p_reg_reg_9),
        .q00(q00));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_17 mac_muladd_8ns_16s_13ns_24_4_1_U38
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U38_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_10),
        .p_reg_reg_1(p_reg_reg_11),
        .p_reg_reg_2(p_reg_reg_5),
        .p_reg_reg_3(p_reg_reg_12),
        .p_reg_reg_4(p_reg_reg_13),
        .q00(q00));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_18 mac_muladd_8ns_16s_13ns_24_4_1_U39
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U39_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_27}),
        .Q(Q),
        .and_ln736_reg_1621_pp1_iter12_reg(and_ln736_reg_1621_pp1_iter12_reg),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 (\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 (\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ),
        .\ap_CS_fsm_reg[4] (p_36_in),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .grp_hscale_polyphase_fu_519_ap_start_reg(grp_hscale_polyphase_fu_519_ap_start_reg),
        .icmp_ln636_reg_1568_pp1_iter12_reg(icmp_ln636_reg_1568_pp1_iter12_reg),
        .icmp_ln636_reg_1568_pp1_iter3_reg(icmp_ln636_reg_1568_pp1_iter3_reg),
        .icmp_ln636_reg_1568_pp1_iter4_reg(icmp_ln636_reg_1568_pp1_iter4_reg),
        .icmp_ln647_reg_1581(icmp_ln647_reg_1581),
        .icmp_ln659_reg_1607(icmp_ln659_reg_1607),
        .icmp_ln696_reg_1572_pp1_iter12_reg(icmp_ln696_reg_1572_pp1_iter12_reg),
        .icmp_ln696_reg_1572_pp1_iter3_reg(icmp_ln696_reg_1572_pp1_iter3_reg),
        .icmp_ln696_reg_1572_pp1_iter4_reg(icmp_ln696_reg_1572_pp1_iter4_reg),
        .p_reg_reg(p_reg_reg_14),
        .p_reg_reg_0(p_reg_reg_15),
        .p_reg_reg_1(p_reg_reg_5),
        .p_reg_reg_2(p_reg_reg_16),
        .p_reg_reg_3(p_reg_reg_17),
        .q00(q00),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 mac_muladd_8ns_16s_24s_25_4_1_U40
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U40_n_4,mac_muladd_8ns_16s_24s_25_4_1_U40_n_5,mac_muladd_8ns_16s_24s_25_4_1_U40_n_6,mac_muladd_8ns_16s_24s_25_4_1_U40_n_7,mac_muladd_8ns_16s_24s_25_4_1_U40_n_8,mac_muladd_8ns_16s_24s_25_4_1_U40_n_9,mac_muladd_8ns_16s_24s_25_4_1_U40_n_10,mac_muladd_8ns_16s_24s_25_4_1_U40_n_11,mac_muladd_8ns_16s_24s_25_4_1_U40_n_12,mac_muladd_8ns_16s_24s_25_4_1_U40_n_13,mac_muladd_8ns_16s_24s_25_4_1_U40_n_14,mac_muladd_8ns_16s_24s_25_4_1_U40_n_15,mac_muladd_8ns_16s_24s_25_4_1_U40_n_16,mac_muladd_8ns_16s_24s_25_4_1_U40_n_17,mac_muladd_8ns_16s_24s_25_4_1_U40_n_18,mac_muladd_8ns_16s_24s_25_4_1_U40_n_19,mac_muladd_8ns_16s_24s_25_4_1_U40_n_20,mac_muladd_8ns_16s_24s_25_4_1_U40_n_21,mac_muladd_8ns_16s_24s_25_4_1_U40_n_22,mac_muladd_8ns_16s_24s_25_4_1_U40_n_23,mac_muladd_8ns_16s_24s_25_4_1_U40_n_24,mac_muladd_8ns_16s_24s_25_4_1_U40_n_25,mac_muladd_8ns_16s_24s_25_4_1_U40_n_26,mac_muladd_8ns_16s_24s_25_4_1_U40_n_27,mac_muladd_8ns_16s_24s_25_4_1_U40_n_28}),
        .Q(select_ln215_3_reg_1298),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_13ns_24_4_1_U37_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U37_n_27}));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_19 mac_muladd_8ns_16s_24s_25_4_1_U41
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U41_n_4,mac_muladd_8ns_16s_24s_25_4_1_U41_n_5,mac_muladd_8ns_16s_24s_25_4_1_U41_n_6,mac_muladd_8ns_16s_24s_25_4_1_U41_n_7,mac_muladd_8ns_16s_24s_25_4_1_U41_n_8,mac_muladd_8ns_16s_24s_25_4_1_U41_n_9,mac_muladd_8ns_16s_24s_25_4_1_U41_n_10,mac_muladd_8ns_16s_24s_25_4_1_U41_n_11,mac_muladd_8ns_16s_24s_25_4_1_U41_n_12,mac_muladd_8ns_16s_24s_25_4_1_U41_n_13,mac_muladd_8ns_16s_24s_25_4_1_U41_n_14,mac_muladd_8ns_16s_24s_25_4_1_U41_n_15,mac_muladd_8ns_16s_24s_25_4_1_U41_n_16,mac_muladd_8ns_16s_24s_25_4_1_U41_n_17,mac_muladd_8ns_16s_24s_25_4_1_U41_n_18,mac_muladd_8ns_16s_24s_25_4_1_U41_n_19,mac_muladd_8ns_16s_24s_25_4_1_U41_n_20,mac_muladd_8ns_16s_24s_25_4_1_U41_n_21,mac_muladd_8ns_16s_24s_25_4_1_U41_n_22,mac_muladd_8ns_16s_24s_25_4_1_U41_n_23,mac_muladd_8ns_16s_24s_25_4_1_U41_n_24,mac_muladd_8ns_16s_24s_25_4_1_U41_n_25,mac_muladd_8ns_16s_24s_25_4_1_U41_n_26,mac_muladd_8ns_16s_24s_25_4_1_U41_n_27,mac_muladd_8ns_16s_24s_25_4_1_U41_n_28}),
        .Q(select_ln215_17_reg_1328),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_13ns_24_4_1_U38_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U38_n_27}));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_20 mac_muladd_8ns_16s_24s_25_4_1_U42
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U42_n_4,mac_muladd_8ns_16s_24s_25_4_1_U42_n_5,mac_muladd_8ns_16s_24s_25_4_1_U42_n_6,mac_muladd_8ns_16s_24s_25_4_1_U42_n_7,mac_muladd_8ns_16s_24s_25_4_1_U42_n_8,mac_muladd_8ns_16s_24s_25_4_1_U42_n_9,mac_muladd_8ns_16s_24s_25_4_1_U42_n_10,mac_muladd_8ns_16s_24s_25_4_1_U42_n_11,mac_muladd_8ns_16s_24s_25_4_1_U42_n_12,mac_muladd_8ns_16s_24s_25_4_1_U42_n_13,mac_muladd_8ns_16s_24s_25_4_1_U42_n_14,mac_muladd_8ns_16s_24s_25_4_1_U42_n_15,mac_muladd_8ns_16s_24s_25_4_1_U42_n_16,mac_muladd_8ns_16s_24s_25_4_1_U42_n_17,mac_muladd_8ns_16s_24s_25_4_1_U42_n_18,mac_muladd_8ns_16s_24s_25_4_1_U42_n_19,mac_muladd_8ns_16s_24s_25_4_1_U42_n_20,mac_muladd_8ns_16s_24s_25_4_1_U42_n_21,mac_muladd_8ns_16s_24s_25_4_1_U42_n_22,mac_muladd_8ns_16s_24s_25_4_1_U42_n_23,mac_muladd_8ns_16s_24s_25_4_1_U42_n_24,mac_muladd_8ns_16s_24s_25_4_1_U42_n_25,mac_muladd_8ns_16s_24s_25_4_1_U42_n_26,mac_muladd_8ns_16s_24s_25_4_1_U42_n_27,mac_muladd_8ns_16s_24s_25_4_1_U42_n_28}),
        .Q(select_ln215_31_reg_1358),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .icmp_ln636_reg_1568_pp1_iter4_reg(icmp_ln636_reg_1568_pp1_iter4_reg),
        .icmp_ln636_reg_1568_pp1_iter5_reg(icmp_ln636_reg_1568_pp1_iter5_reg),
        .icmp_ln696_reg_1572_pp1_iter4_reg(icmp_ln696_reg_1572_pp1_iter4_reg),
        .icmp_ln696_reg_1572_pp1_iter5_reg(icmp_ln696_reg_1572_pp1_iter5_reg),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_13ns_24_4_1_U39_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U39_n_27}),
        .p_reg_reg_2(Q[0]));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 mac_muladd_8ns_16s_25s_26_4_1_U43
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U40_n_4,mac_muladd_8ns_16s_24s_25_4_1_U40_n_5,mac_muladd_8ns_16s_24s_25_4_1_U40_n_6,mac_muladd_8ns_16s_24s_25_4_1_U40_n_7,mac_muladd_8ns_16s_24s_25_4_1_U40_n_8,mac_muladd_8ns_16s_24s_25_4_1_U40_n_9,mac_muladd_8ns_16s_24s_25_4_1_U40_n_10,mac_muladd_8ns_16s_24s_25_4_1_U40_n_11,mac_muladd_8ns_16s_24s_25_4_1_U40_n_12,mac_muladd_8ns_16s_24s_25_4_1_U40_n_13,mac_muladd_8ns_16s_24s_25_4_1_U40_n_14,mac_muladd_8ns_16s_24s_25_4_1_U40_n_15,mac_muladd_8ns_16s_24s_25_4_1_U40_n_16,mac_muladd_8ns_16s_24s_25_4_1_U40_n_17,mac_muladd_8ns_16s_24s_25_4_1_U40_n_18,mac_muladd_8ns_16s_24s_25_4_1_U40_n_19,mac_muladd_8ns_16s_24s_25_4_1_U40_n_20,mac_muladd_8ns_16s_24s_25_4_1_U40_n_21,mac_muladd_8ns_16s_24s_25_4_1_U40_n_22,mac_muladd_8ns_16s_24s_25_4_1_U40_n_23,mac_muladd_8ns_16s_24s_25_4_1_U40_n_24,mac_muladd_8ns_16s_24s_25_4_1_U40_n_25,mac_muladd_8ns_16s_24s_25_4_1_U40_n_26,mac_muladd_8ns_16s_24s_25_4_1_U40_n_27,mac_muladd_8ns_16s_24s_25_4_1_U40_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U43_n_4,mac_muladd_8ns_16s_25s_26_4_1_U43_n_5,mac_muladd_8ns_16s_25s_26_4_1_U43_n_6,mac_muladd_8ns_16s_25s_26_4_1_U43_n_7,mac_muladd_8ns_16s_25s_26_4_1_U43_n_8,mac_muladd_8ns_16s_25s_26_4_1_U43_n_9,mac_muladd_8ns_16s_25s_26_4_1_U43_n_10,mac_muladd_8ns_16s_25s_26_4_1_U43_n_11,mac_muladd_8ns_16s_25s_26_4_1_U43_n_12,mac_muladd_8ns_16s_25s_26_4_1_U43_n_13,mac_muladd_8ns_16s_25s_26_4_1_U43_n_14,mac_muladd_8ns_16s_25s_26_4_1_U43_n_15,mac_muladd_8ns_16s_25s_26_4_1_U43_n_16,mac_muladd_8ns_16s_25s_26_4_1_U43_n_17,mac_muladd_8ns_16s_25s_26_4_1_U43_n_18,mac_muladd_8ns_16s_25s_26_4_1_U43_n_19,mac_muladd_8ns_16s_25s_26_4_1_U43_n_20,mac_muladd_8ns_16s_25s_26_4_1_U43_n_21,mac_muladd_8ns_16s_25s_26_4_1_U43_n_22,mac_muladd_8ns_16s_25s_26_4_1_U43_n_23,mac_muladd_8ns_16s_25s_26_4_1_U43_n_24,mac_muladd_8ns_16s_25s_26_4_1_U43_n_25,mac_muladd_8ns_16s_25s_26_4_1_U43_n_26,mac_muladd_8ns_16s_25s_26_4_1_U43_n_27,mac_muladd_8ns_16s_25s_26_4_1_U43_n_28,mac_muladd_8ns_16s_25s_26_4_1_U43_n_29,mac_muladd_8ns_16s_25s_26_4_1_U43_n_30,mac_muladd_8ns_16s_25s_26_4_1_U43_n_31,mac_muladd_8ns_16s_25s_26_4_1_U43_n_32,mac_muladd_8ns_16s_25s_26_4_1_U43_n_33,mac_muladd_8ns_16s_25s_26_4_1_U43_n_34,mac_muladd_8ns_16s_25s_26_4_1_U43_n_35,mac_muladd_8ns_16s_25s_26_4_1_U43_n_36,mac_muladd_8ns_16s_25s_26_4_1_U43_n_37,mac_muladd_8ns_16s_25s_26_4_1_U43_n_38,mac_muladd_8ns_16s_25s_26_4_1_U43_n_39,mac_muladd_8ns_16s_25s_26_4_1_U43_n_40,mac_muladd_8ns_16s_25s_26_4_1_U43_n_41,mac_muladd_8ns_16s_25s_26_4_1_U43_n_42,mac_muladd_8ns_16s_25s_26_4_1_U43_n_43,mac_muladd_8ns_16s_25s_26_4_1_U43_n_44,mac_muladd_8ns_16s_25s_26_4_1_U43_n_45,mac_muladd_8ns_16s_25s_26_4_1_U43_n_46,mac_muladd_8ns_16s_25s_26_4_1_U43_n_47,mac_muladd_8ns_16s_25s_26_4_1_U43_n_48,mac_muladd_8ns_16s_25s_26_4_1_U43_n_49,mac_muladd_8ns_16s_25s_26_4_1_U43_n_50,mac_muladd_8ns_16s_25s_26_4_1_U43_n_51}),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_0));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_21 mac_muladd_8ns_16s_25s_26_4_1_U44
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U41_n_4,mac_muladd_8ns_16s_24s_25_4_1_U41_n_5,mac_muladd_8ns_16s_24s_25_4_1_U41_n_6,mac_muladd_8ns_16s_24s_25_4_1_U41_n_7,mac_muladd_8ns_16s_24s_25_4_1_U41_n_8,mac_muladd_8ns_16s_24s_25_4_1_U41_n_9,mac_muladd_8ns_16s_24s_25_4_1_U41_n_10,mac_muladd_8ns_16s_24s_25_4_1_U41_n_11,mac_muladd_8ns_16s_24s_25_4_1_U41_n_12,mac_muladd_8ns_16s_24s_25_4_1_U41_n_13,mac_muladd_8ns_16s_24s_25_4_1_U41_n_14,mac_muladd_8ns_16s_24s_25_4_1_U41_n_15,mac_muladd_8ns_16s_24s_25_4_1_U41_n_16,mac_muladd_8ns_16s_24s_25_4_1_U41_n_17,mac_muladd_8ns_16s_24s_25_4_1_U41_n_18,mac_muladd_8ns_16s_24s_25_4_1_U41_n_19,mac_muladd_8ns_16s_24s_25_4_1_U41_n_20,mac_muladd_8ns_16s_24s_25_4_1_U41_n_21,mac_muladd_8ns_16s_24s_25_4_1_U41_n_22,mac_muladd_8ns_16s_24s_25_4_1_U41_n_23,mac_muladd_8ns_16s_24s_25_4_1_U41_n_24,mac_muladd_8ns_16s_24s_25_4_1_U41_n_25,mac_muladd_8ns_16s_24s_25_4_1_U41_n_26,mac_muladd_8ns_16s_24s_25_4_1_U41_n_27,mac_muladd_8ns_16s_24s_25_4_1_U41_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U44_n_4,mac_muladd_8ns_16s_25s_26_4_1_U44_n_5,mac_muladd_8ns_16s_25s_26_4_1_U44_n_6,mac_muladd_8ns_16s_25s_26_4_1_U44_n_7,mac_muladd_8ns_16s_25s_26_4_1_U44_n_8,mac_muladd_8ns_16s_25s_26_4_1_U44_n_9,mac_muladd_8ns_16s_25s_26_4_1_U44_n_10,mac_muladd_8ns_16s_25s_26_4_1_U44_n_11,mac_muladd_8ns_16s_25s_26_4_1_U44_n_12,mac_muladd_8ns_16s_25s_26_4_1_U44_n_13,mac_muladd_8ns_16s_25s_26_4_1_U44_n_14,mac_muladd_8ns_16s_25s_26_4_1_U44_n_15,mac_muladd_8ns_16s_25s_26_4_1_U44_n_16,mac_muladd_8ns_16s_25s_26_4_1_U44_n_17,mac_muladd_8ns_16s_25s_26_4_1_U44_n_18,mac_muladd_8ns_16s_25s_26_4_1_U44_n_19,mac_muladd_8ns_16s_25s_26_4_1_U44_n_20,mac_muladd_8ns_16s_25s_26_4_1_U44_n_21,mac_muladd_8ns_16s_25s_26_4_1_U44_n_22,mac_muladd_8ns_16s_25s_26_4_1_U44_n_23,mac_muladd_8ns_16s_25s_26_4_1_U44_n_24,mac_muladd_8ns_16s_25s_26_4_1_U44_n_25,mac_muladd_8ns_16s_25s_26_4_1_U44_n_26,mac_muladd_8ns_16s_25s_26_4_1_U44_n_27,mac_muladd_8ns_16s_25s_26_4_1_U44_n_28,mac_muladd_8ns_16s_25s_26_4_1_U44_n_29,mac_muladd_8ns_16s_25s_26_4_1_U44_n_30,mac_muladd_8ns_16s_25s_26_4_1_U44_n_31,mac_muladd_8ns_16s_25s_26_4_1_U44_n_32,mac_muladd_8ns_16s_25s_26_4_1_U44_n_33,mac_muladd_8ns_16s_25s_26_4_1_U44_n_34,mac_muladd_8ns_16s_25s_26_4_1_U44_n_35,mac_muladd_8ns_16s_25s_26_4_1_U44_n_36,mac_muladd_8ns_16s_25s_26_4_1_U44_n_37,mac_muladd_8ns_16s_25s_26_4_1_U44_n_38,mac_muladd_8ns_16s_25s_26_4_1_U44_n_39,mac_muladd_8ns_16s_25s_26_4_1_U44_n_40,mac_muladd_8ns_16s_25s_26_4_1_U44_n_41,mac_muladd_8ns_16s_25s_26_4_1_U44_n_42,mac_muladd_8ns_16s_25s_26_4_1_U44_n_43,mac_muladd_8ns_16s_25s_26_4_1_U44_n_44,mac_muladd_8ns_16s_25s_26_4_1_U44_n_45,mac_muladd_8ns_16s_25s_26_4_1_U44_n_46,mac_muladd_8ns_16s_25s_26_4_1_U44_n_47,mac_muladd_8ns_16s_25s_26_4_1_U44_n_48,mac_muladd_8ns_16s_25s_26_4_1_U44_n_49,mac_muladd_8ns_16s_25s_26_4_1_U44_n_50,mac_muladd_8ns_16s_25s_26_4_1_U44_n_51}),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_0));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_22 mac_muladd_8ns_16s_25s_26_4_1_U45
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U42_n_4,mac_muladd_8ns_16s_24s_25_4_1_U42_n_5,mac_muladd_8ns_16s_24s_25_4_1_U42_n_6,mac_muladd_8ns_16s_24s_25_4_1_U42_n_7,mac_muladd_8ns_16s_24s_25_4_1_U42_n_8,mac_muladd_8ns_16s_24s_25_4_1_U42_n_9,mac_muladd_8ns_16s_24s_25_4_1_U42_n_10,mac_muladd_8ns_16s_24s_25_4_1_U42_n_11,mac_muladd_8ns_16s_24s_25_4_1_U42_n_12,mac_muladd_8ns_16s_24s_25_4_1_U42_n_13,mac_muladd_8ns_16s_24s_25_4_1_U42_n_14,mac_muladd_8ns_16s_24s_25_4_1_U42_n_15,mac_muladd_8ns_16s_24s_25_4_1_U42_n_16,mac_muladd_8ns_16s_24s_25_4_1_U42_n_17,mac_muladd_8ns_16s_24s_25_4_1_U42_n_18,mac_muladd_8ns_16s_24s_25_4_1_U42_n_19,mac_muladd_8ns_16s_24s_25_4_1_U42_n_20,mac_muladd_8ns_16s_24s_25_4_1_U42_n_21,mac_muladd_8ns_16s_24s_25_4_1_U42_n_22,mac_muladd_8ns_16s_24s_25_4_1_U42_n_23,mac_muladd_8ns_16s_24s_25_4_1_U42_n_24,mac_muladd_8ns_16s_24s_25_4_1_U42_n_25,mac_muladd_8ns_16s_24s_25_4_1_U42_n_26,mac_muladd_8ns_16s_24s_25_4_1_U42_n_27,mac_muladd_8ns_16s_24s_25_4_1_U42_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U45_n_4,mac_muladd_8ns_16s_25s_26_4_1_U45_n_5,mac_muladd_8ns_16s_25s_26_4_1_U45_n_6,mac_muladd_8ns_16s_25s_26_4_1_U45_n_7,mac_muladd_8ns_16s_25s_26_4_1_U45_n_8,mac_muladd_8ns_16s_25s_26_4_1_U45_n_9,mac_muladd_8ns_16s_25s_26_4_1_U45_n_10,mac_muladd_8ns_16s_25s_26_4_1_U45_n_11,mac_muladd_8ns_16s_25s_26_4_1_U45_n_12,mac_muladd_8ns_16s_25s_26_4_1_U45_n_13,mac_muladd_8ns_16s_25s_26_4_1_U45_n_14,mac_muladd_8ns_16s_25s_26_4_1_U45_n_15,mac_muladd_8ns_16s_25s_26_4_1_U45_n_16,mac_muladd_8ns_16s_25s_26_4_1_U45_n_17,mac_muladd_8ns_16s_25s_26_4_1_U45_n_18,mac_muladd_8ns_16s_25s_26_4_1_U45_n_19,mac_muladd_8ns_16s_25s_26_4_1_U45_n_20,mac_muladd_8ns_16s_25s_26_4_1_U45_n_21,mac_muladd_8ns_16s_25s_26_4_1_U45_n_22,mac_muladd_8ns_16s_25s_26_4_1_U45_n_23,mac_muladd_8ns_16s_25s_26_4_1_U45_n_24,mac_muladd_8ns_16s_25s_26_4_1_U45_n_25,mac_muladd_8ns_16s_25s_26_4_1_U45_n_26,mac_muladd_8ns_16s_25s_26_4_1_U45_n_27,mac_muladd_8ns_16s_25s_26_4_1_U45_n_28,mac_muladd_8ns_16s_25s_26_4_1_U45_n_29,mac_muladd_8ns_16s_25s_26_4_1_U45_n_30,mac_muladd_8ns_16s_25s_26_4_1_U45_n_31,mac_muladd_8ns_16s_25s_26_4_1_U45_n_32,mac_muladd_8ns_16s_25s_26_4_1_U45_n_33,mac_muladd_8ns_16s_25s_26_4_1_U45_n_34,mac_muladd_8ns_16s_25s_26_4_1_U45_n_35,mac_muladd_8ns_16s_25s_26_4_1_U45_n_36,mac_muladd_8ns_16s_25s_26_4_1_U45_n_37,mac_muladd_8ns_16s_25s_26_4_1_U45_n_38,mac_muladd_8ns_16s_25s_26_4_1_U45_n_39,mac_muladd_8ns_16s_25s_26_4_1_U45_n_40,mac_muladd_8ns_16s_25s_26_4_1_U45_n_41,mac_muladd_8ns_16s_25s_26_4_1_U45_n_42,mac_muladd_8ns_16s_25s_26_4_1_U45_n_43,mac_muladd_8ns_16s_25s_26_4_1_U45_n_44,mac_muladd_8ns_16s_25s_26_4_1_U45_n_45,mac_muladd_8ns_16s_25s_26_4_1_U45_n_46,mac_muladd_8ns_16s_25s_26_4_1_U45_n_47,mac_muladd_8ns_16s_25s_26_4_1_U45_n_48,mac_muladd_8ns_16s_25s_26_4_1_U45_n_49,mac_muladd_8ns_16s_25s_26_4_1_U45_n_50,mac_muladd_8ns_16s_25s_26_4_1_U45_n_51}),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .icmp_ln636_reg_1568_pp1_iter5_reg(icmp_ln636_reg_1568_pp1_iter5_reg),
        .icmp_ln636_reg_1568_pp1_iter6_reg(icmp_ln636_reg_1568_pp1_iter6_reg),
        .icmp_ln696_reg_1572_pp1_iter5_reg(icmp_ln696_reg_1572_pp1_iter5_reg),
        .icmp_ln696_reg_1572_pp1_iter6_reg(icmp_ln696_reg_1572_pp1_iter6_reg),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(Q[0]));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 mac_muladd_8ns_16s_26s_26_4_1_U46
       (.A(select_ln215_10_reg_1308_pp0_iter2_reg),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U46_n_4,mac_muladd_8ns_16s_26s_26_4_1_U46_n_5,mac_muladd_8ns_16s_26s_26_4_1_U46_n_6,mac_muladd_8ns_16s_26s_26_4_1_U46_n_7,mac_muladd_8ns_16s_26s_26_4_1_U46_n_8,mac_muladd_8ns_16s_26s_26_4_1_U46_n_9,mac_muladd_8ns_16s_26s_26_4_1_U46_n_10,mac_muladd_8ns_16s_26s_26_4_1_U46_n_11,mac_muladd_8ns_16s_26s_26_4_1_U46_n_12,mac_muladd_8ns_16s_26s_26_4_1_U46_n_13,mac_muladd_8ns_16s_26s_26_4_1_U46_n_14,mac_muladd_8ns_16s_26s_26_4_1_U46_n_15,mac_muladd_8ns_16s_26s_26_4_1_U46_n_16,mac_muladd_8ns_16s_26s_26_4_1_U46_n_17,mac_muladd_8ns_16s_26s_26_4_1_U46_n_18,mac_muladd_8ns_16s_26s_26_4_1_U46_n_19,mac_muladd_8ns_16s_26s_26_4_1_U46_n_20,mac_muladd_8ns_16s_26s_26_4_1_U46_n_21,mac_muladd_8ns_16s_26s_26_4_1_U46_n_22,mac_muladd_8ns_16s_26s_26_4_1_U46_n_23,mac_muladd_8ns_16s_26s_26_4_1_U46_n_24,mac_muladd_8ns_16s_26s_26_4_1_U46_n_25,mac_muladd_8ns_16s_26s_26_4_1_U46_n_26,mac_muladd_8ns_16s_26s_26_4_1_U46_n_27,mac_muladd_8ns_16s_26s_26_4_1_U46_n_28,mac_muladd_8ns_16s_26s_26_4_1_U46_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U43_n_4,mac_muladd_8ns_16s_25s_26_4_1_U43_n_5,mac_muladd_8ns_16s_25s_26_4_1_U43_n_6,mac_muladd_8ns_16s_25s_26_4_1_U43_n_7,mac_muladd_8ns_16s_25s_26_4_1_U43_n_8,mac_muladd_8ns_16s_25s_26_4_1_U43_n_9,mac_muladd_8ns_16s_25s_26_4_1_U43_n_10,mac_muladd_8ns_16s_25s_26_4_1_U43_n_11,mac_muladd_8ns_16s_25s_26_4_1_U43_n_12,mac_muladd_8ns_16s_25s_26_4_1_U43_n_13,mac_muladd_8ns_16s_25s_26_4_1_U43_n_14,mac_muladd_8ns_16s_25s_26_4_1_U43_n_15,mac_muladd_8ns_16s_25s_26_4_1_U43_n_16,mac_muladd_8ns_16s_25s_26_4_1_U43_n_17,mac_muladd_8ns_16s_25s_26_4_1_U43_n_18,mac_muladd_8ns_16s_25s_26_4_1_U43_n_19,mac_muladd_8ns_16s_25s_26_4_1_U43_n_20,mac_muladd_8ns_16s_25s_26_4_1_U43_n_21,mac_muladd_8ns_16s_25s_26_4_1_U43_n_22,mac_muladd_8ns_16s_25s_26_4_1_U43_n_23,mac_muladd_8ns_16s_25s_26_4_1_U43_n_24,mac_muladd_8ns_16s_25s_26_4_1_U43_n_25,mac_muladd_8ns_16s_25s_26_4_1_U43_n_26,mac_muladd_8ns_16s_25s_26_4_1_U43_n_27,mac_muladd_8ns_16s_25s_26_4_1_U43_n_28,mac_muladd_8ns_16s_25s_26_4_1_U43_n_29,mac_muladd_8ns_16s_25s_26_4_1_U43_n_30,mac_muladd_8ns_16s_25s_26_4_1_U43_n_31,mac_muladd_8ns_16s_25s_26_4_1_U43_n_32,mac_muladd_8ns_16s_25s_26_4_1_U43_n_33,mac_muladd_8ns_16s_25s_26_4_1_U43_n_34,mac_muladd_8ns_16s_25s_26_4_1_U43_n_35,mac_muladd_8ns_16s_25s_26_4_1_U43_n_36,mac_muladd_8ns_16s_25s_26_4_1_U43_n_37,mac_muladd_8ns_16s_25s_26_4_1_U43_n_38,mac_muladd_8ns_16s_25s_26_4_1_U43_n_39,mac_muladd_8ns_16s_25s_26_4_1_U43_n_40,mac_muladd_8ns_16s_25s_26_4_1_U43_n_41,mac_muladd_8ns_16s_25s_26_4_1_U43_n_42,mac_muladd_8ns_16s_25s_26_4_1_U43_n_43,mac_muladd_8ns_16s_25s_26_4_1_U43_n_44,mac_muladd_8ns_16s_25s_26_4_1_U43_n_45,mac_muladd_8ns_16s_25s_26_4_1_U43_n_46,mac_muladd_8ns_16s_25s_26_4_1_U43_n_47,mac_muladd_8ns_16s_25s_26_4_1_U43_n_48,mac_muladd_8ns_16s_25s_26_4_1_U43_n_49,mac_muladd_8ns_16s_25s_26_4_1_U43_n_50,mac_muladd_8ns_16s_25s_26_4_1_U43_n_51}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_1));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_23 mac_muladd_8ns_16s_26s_26_4_1_U47
       (.A(select_ln215_24_reg_1338_pp0_iter2_reg),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U47_n_4,mac_muladd_8ns_16s_26s_26_4_1_U47_n_5,mac_muladd_8ns_16s_26s_26_4_1_U47_n_6,mac_muladd_8ns_16s_26s_26_4_1_U47_n_7,mac_muladd_8ns_16s_26s_26_4_1_U47_n_8,mac_muladd_8ns_16s_26s_26_4_1_U47_n_9,mac_muladd_8ns_16s_26s_26_4_1_U47_n_10,mac_muladd_8ns_16s_26s_26_4_1_U47_n_11,mac_muladd_8ns_16s_26s_26_4_1_U47_n_12,mac_muladd_8ns_16s_26s_26_4_1_U47_n_13,mac_muladd_8ns_16s_26s_26_4_1_U47_n_14,mac_muladd_8ns_16s_26s_26_4_1_U47_n_15,mac_muladd_8ns_16s_26s_26_4_1_U47_n_16,mac_muladd_8ns_16s_26s_26_4_1_U47_n_17,mac_muladd_8ns_16s_26s_26_4_1_U47_n_18,mac_muladd_8ns_16s_26s_26_4_1_U47_n_19,mac_muladd_8ns_16s_26s_26_4_1_U47_n_20,mac_muladd_8ns_16s_26s_26_4_1_U47_n_21,mac_muladd_8ns_16s_26s_26_4_1_U47_n_22,mac_muladd_8ns_16s_26s_26_4_1_U47_n_23,mac_muladd_8ns_16s_26s_26_4_1_U47_n_24,mac_muladd_8ns_16s_26s_26_4_1_U47_n_25,mac_muladd_8ns_16s_26s_26_4_1_U47_n_26,mac_muladd_8ns_16s_26s_26_4_1_U47_n_27,mac_muladd_8ns_16s_26s_26_4_1_U47_n_28,mac_muladd_8ns_16s_26s_26_4_1_U47_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U44_n_4,mac_muladd_8ns_16s_25s_26_4_1_U44_n_5,mac_muladd_8ns_16s_25s_26_4_1_U44_n_6,mac_muladd_8ns_16s_25s_26_4_1_U44_n_7,mac_muladd_8ns_16s_25s_26_4_1_U44_n_8,mac_muladd_8ns_16s_25s_26_4_1_U44_n_9,mac_muladd_8ns_16s_25s_26_4_1_U44_n_10,mac_muladd_8ns_16s_25s_26_4_1_U44_n_11,mac_muladd_8ns_16s_25s_26_4_1_U44_n_12,mac_muladd_8ns_16s_25s_26_4_1_U44_n_13,mac_muladd_8ns_16s_25s_26_4_1_U44_n_14,mac_muladd_8ns_16s_25s_26_4_1_U44_n_15,mac_muladd_8ns_16s_25s_26_4_1_U44_n_16,mac_muladd_8ns_16s_25s_26_4_1_U44_n_17,mac_muladd_8ns_16s_25s_26_4_1_U44_n_18,mac_muladd_8ns_16s_25s_26_4_1_U44_n_19,mac_muladd_8ns_16s_25s_26_4_1_U44_n_20,mac_muladd_8ns_16s_25s_26_4_1_U44_n_21,mac_muladd_8ns_16s_25s_26_4_1_U44_n_22,mac_muladd_8ns_16s_25s_26_4_1_U44_n_23,mac_muladd_8ns_16s_25s_26_4_1_U44_n_24,mac_muladd_8ns_16s_25s_26_4_1_U44_n_25,mac_muladd_8ns_16s_25s_26_4_1_U44_n_26,mac_muladd_8ns_16s_25s_26_4_1_U44_n_27,mac_muladd_8ns_16s_25s_26_4_1_U44_n_28,mac_muladd_8ns_16s_25s_26_4_1_U44_n_29,mac_muladd_8ns_16s_25s_26_4_1_U44_n_30,mac_muladd_8ns_16s_25s_26_4_1_U44_n_31,mac_muladd_8ns_16s_25s_26_4_1_U44_n_32,mac_muladd_8ns_16s_25s_26_4_1_U44_n_33,mac_muladd_8ns_16s_25s_26_4_1_U44_n_34,mac_muladd_8ns_16s_25s_26_4_1_U44_n_35,mac_muladd_8ns_16s_25s_26_4_1_U44_n_36,mac_muladd_8ns_16s_25s_26_4_1_U44_n_37,mac_muladd_8ns_16s_25s_26_4_1_U44_n_38,mac_muladd_8ns_16s_25s_26_4_1_U44_n_39,mac_muladd_8ns_16s_25s_26_4_1_U44_n_40,mac_muladd_8ns_16s_25s_26_4_1_U44_n_41,mac_muladd_8ns_16s_25s_26_4_1_U44_n_42,mac_muladd_8ns_16s_25s_26_4_1_U44_n_43,mac_muladd_8ns_16s_25s_26_4_1_U44_n_44,mac_muladd_8ns_16s_25s_26_4_1_U44_n_45,mac_muladd_8ns_16s_25s_26_4_1_U44_n_46,mac_muladd_8ns_16s_25s_26_4_1_U44_n_47,mac_muladd_8ns_16s_25s_26_4_1_U44_n_48,mac_muladd_8ns_16s_25s_26_4_1_U44_n_49,mac_muladd_8ns_16s_25s_26_4_1_U44_n_50,mac_muladd_8ns_16s_25s_26_4_1_U44_n_51}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_1));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_24 mac_muladd_8ns_16s_26s_26_4_1_U48
       (.A(select_ln215_38_reg_1368_pp0_iter2_reg),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U48_n_4,mac_muladd_8ns_16s_26s_26_4_1_U48_n_5,mac_muladd_8ns_16s_26s_26_4_1_U48_n_6,mac_muladd_8ns_16s_26s_26_4_1_U48_n_7,mac_muladd_8ns_16s_26s_26_4_1_U48_n_8,mac_muladd_8ns_16s_26s_26_4_1_U48_n_9,mac_muladd_8ns_16s_26s_26_4_1_U48_n_10,mac_muladd_8ns_16s_26s_26_4_1_U48_n_11,mac_muladd_8ns_16s_26s_26_4_1_U48_n_12,mac_muladd_8ns_16s_26s_26_4_1_U48_n_13,mac_muladd_8ns_16s_26s_26_4_1_U48_n_14,mac_muladd_8ns_16s_26s_26_4_1_U48_n_15,mac_muladd_8ns_16s_26s_26_4_1_U48_n_16,mac_muladd_8ns_16s_26s_26_4_1_U48_n_17,mac_muladd_8ns_16s_26s_26_4_1_U48_n_18,mac_muladd_8ns_16s_26s_26_4_1_U48_n_19,mac_muladd_8ns_16s_26s_26_4_1_U48_n_20,mac_muladd_8ns_16s_26s_26_4_1_U48_n_21,mac_muladd_8ns_16s_26s_26_4_1_U48_n_22,mac_muladd_8ns_16s_26s_26_4_1_U48_n_23,mac_muladd_8ns_16s_26s_26_4_1_U48_n_24,mac_muladd_8ns_16s_26s_26_4_1_U48_n_25,mac_muladd_8ns_16s_26s_26_4_1_U48_n_26,mac_muladd_8ns_16s_26s_26_4_1_U48_n_27,mac_muladd_8ns_16s_26s_26_4_1_U48_n_28,mac_muladd_8ns_16s_26s_26_4_1_U48_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U45_n_4,mac_muladd_8ns_16s_25s_26_4_1_U45_n_5,mac_muladd_8ns_16s_25s_26_4_1_U45_n_6,mac_muladd_8ns_16s_25s_26_4_1_U45_n_7,mac_muladd_8ns_16s_25s_26_4_1_U45_n_8,mac_muladd_8ns_16s_25s_26_4_1_U45_n_9,mac_muladd_8ns_16s_25s_26_4_1_U45_n_10,mac_muladd_8ns_16s_25s_26_4_1_U45_n_11,mac_muladd_8ns_16s_25s_26_4_1_U45_n_12,mac_muladd_8ns_16s_25s_26_4_1_U45_n_13,mac_muladd_8ns_16s_25s_26_4_1_U45_n_14,mac_muladd_8ns_16s_25s_26_4_1_U45_n_15,mac_muladd_8ns_16s_25s_26_4_1_U45_n_16,mac_muladd_8ns_16s_25s_26_4_1_U45_n_17,mac_muladd_8ns_16s_25s_26_4_1_U45_n_18,mac_muladd_8ns_16s_25s_26_4_1_U45_n_19,mac_muladd_8ns_16s_25s_26_4_1_U45_n_20,mac_muladd_8ns_16s_25s_26_4_1_U45_n_21,mac_muladd_8ns_16s_25s_26_4_1_U45_n_22,mac_muladd_8ns_16s_25s_26_4_1_U45_n_23,mac_muladd_8ns_16s_25s_26_4_1_U45_n_24,mac_muladd_8ns_16s_25s_26_4_1_U45_n_25,mac_muladd_8ns_16s_25s_26_4_1_U45_n_26,mac_muladd_8ns_16s_25s_26_4_1_U45_n_27,mac_muladd_8ns_16s_25s_26_4_1_U45_n_28,mac_muladd_8ns_16s_25s_26_4_1_U45_n_29,mac_muladd_8ns_16s_25s_26_4_1_U45_n_30,mac_muladd_8ns_16s_25s_26_4_1_U45_n_31,mac_muladd_8ns_16s_25s_26_4_1_U45_n_32,mac_muladd_8ns_16s_25s_26_4_1_U45_n_33,mac_muladd_8ns_16s_25s_26_4_1_U45_n_34,mac_muladd_8ns_16s_25s_26_4_1_U45_n_35,mac_muladd_8ns_16s_25s_26_4_1_U45_n_36,mac_muladd_8ns_16s_25s_26_4_1_U45_n_37,mac_muladd_8ns_16s_25s_26_4_1_U45_n_38,mac_muladd_8ns_16s_25s_26_4_1_U45_n_39,mac_muladd_8ns_16s_25s_26_4_1_U45_n_40,mac_muladd_8ns_16s_25s_26_4_1_U45_n_41,mac_muladd_8ns_16s_25s_26_4_1_U45_n_42,mac_muladd_8ns_16s_25s_26_4_1_U45_n_43,mac_muladd_8ns_16s_25s_26_4_1_U45_n_44,mac_muladd_8ns_16s_25s_26_4_1_U45_n_45,mac_muladd_8ns_16s_25s_26_4_1_U45_n_46,mac_muladd_8ns_16s_25s_26_4_1_U45_n_47,mac_muladd_8ns_16s_25s_26_4_1_U45_n_48,mac_muladd_8ns_16s_25s_26_4_1_U45_n_49,mac_muladd_8ns_16s_25s_26_4_1_U45_n_50,mac_muladd_8ns_16s_25s_26_4_1_U45_n_51}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .icmp_ln636_reg_1568_pp1_iter6_reg(icmp_ln636_reg_1568_pp1_iter6_reg),
        .icmp_ln636_reg_1568_pp1_iter7_reg(icmp_ln636_reg_1568_pp1_iter7_reg),
        .icmp_ln696_reg_1572_pp1_iter6_reg(icmp_ln696_reg_1572_pp1_iter6_reg),
        .icmp_ln696_reg_1572_pp1_iter7_reg(icmp_ln696_reg_1572_pp1_iter7_reg),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_1));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 mac_muladd_8ns_16s_26s_27_4_1_U49
       (.A(select_ln215_12_reg_1313_pp0_iter3_reg),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U46_n_4,mac_muladd_8ns_16s_26s_26_4_1_U46_n_5,mac_muladd_8ns_16s_26s_26_4_1_U46_n_6,mac_muladd_8ns_16s_26s_26_4_1_U46_n_7,mac_muladd_8ns_16s_26s_26_4_1_U46_n_8,mac_muladd_8ns_16s_26s_26_4_1_U46_n_9,mac_muladd_8ns_16s_26s_26_4_1_U46_n_10,mac_muladd_8ns_16s_26s_26_4_1_U46_n_11,mac_muladd_8ns_16s_26s_26_4_1_U46_n_12,mac_muladd_8ns_16s_26s_26_4_1_U46_n_13,mac_muladd_8ns_16s_26s_26_4_1_U46_n_14,mac_muladd_8ns_16s_26s_26_4_1_U46_n_15,mac_muladd_8ns_16s_26s_26_4_1_U46_n_16,mac_muladd_8ns_16s_26s_26_4_1_U46_n_17,mac_muladd_8ns_16s_26s_26_4_1_U46_n_18,mac_muladd_8ns_16s_26s_26_4_1_U46_n_19,mac_muladd_8ns_16s_26s_26_4_1_U46_n_20,mac_muladd_8ns_16s_26s_26_4_1_U46_n_21,mac_muladd_8ns_16s_26s_26_4_1_U46_n_22,mac_muladd_8ns_16s_26s_26_4_1_U46_n_23,mac_muladd_8ns_16s_26s_26_4_1_U46_n_24,mac_muladd_8ns_16s_26s_26_4_1_U46_n_25,mac_muladd_8ns_16s_26s_26_4_1_U46_n_26,mac_muladd_8ns_16s_26s_26_4_1_U46_n_27,mac_muladd_8ns_16s_26s_26_4_1_U46_n_28,mac_muladd_8ns_16s_26s_26_4_1_U46_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U49_n_4,mac_muladd_8ns_16s_26s_27_4_1_U49_n_5,mac_muladd_8ns_16s_26s_27_4_1_U49_n_6,mac_muladd_8ns_16s_26s_27_4_1_U49_n_7,mac_muladd_8ns_16s_26s_27_4_1_U49_n_8,mac_muladd_8ns_16s_26s_27_4_1_U49_n_9,mac_muladd_8ns_16s_26s_27_4_1_U49_n_10,mac_muladd_8ns_16s_26s_27_4_1_U49_n_11,mac_muladd_8ns_16s_26s_27_4_1_U49_n_12,mac_muladd_8ns_16s_26s_27_4_1_U49_n_13,mac_muladd_8ns_16s_26s_27_4_1_U49_n_14,mac_muladd_8ns_16s_26s_27_4_1_U49_n_15,mac_muladd_8ns_16s_26s_27_4_1_U49_n_16,mac_muladd_8ns_16s_26s_27_4_1_U49_n_17,mac_muladd_8ns_16s_26s_27_4_1_U49_n_18,mac_muladd_8ns_16s_26s_27_4_1_U49_n_19,mac_muladd_8ns_16s_26s_27_4_1_U49_n_20,mac_muladd_8ns_16s_26s_27_4_1_U49_n_21,mac_muladd_8ns_16s_26s_27_4_1_U49_n_22,mac_muladd_8ns_16s_26s_27_4_1_U49_n_23,mac_muladd_8ns_16s_26s_27_4_1_U49_n_24,mac_muladd_8ns_16s_26s_27_4_1_U49_n_25,mac_muladd_8ns_16s_26s_27_4_1_U49_n_26,mac_muladd_8ns_16s_26s_27_4_1_U49_n_27,mac_muladd_8ns_16s_26s_27_4_1_U49_n_28,mac_muladd_8ns_16s_26s_27_4_1_U49_n_29,mac_muladd_8ns_16s_26s_27_4_1_U49_n_30,mac_muladd_8ns_16s_26s_27_4_1_U49_n_31,mac_muladd_8ns_16s_26s_27_4_1_U49_n_32,mac_muladd_8ns_16s_26s_27_4_1_U49_n_33,mac_muladd_8ns_16s_26s_27_4_1_U49_n_34,mac_muladd_8ns_16s_26s_27_4_1_U49_n_35,mac_muladd_8ns_16s_26s_27_4_1_U49_n_36,mac_muladd_8ns_16s_26s_27_4_1_U49_n_37,mac_muladd_8ns_16s_26s_27_4_1_U49_n_38,mac_muladd_8ns_16s_26s_27_4_1_U49_n_39,mac_muladd_8ns_16s_26s_27_4_1_U49_n_40,mac_muladd_8ns_16s_26s_27_4_1_U49_n_41,mac_muladd_8ns_16s_26s_27_4_1_U49_n_42,mac_muladd_8ns_16s_26s_27_4_1_U49_n_43,mac_muladd_8ns_16s_26s_27_4_1_U49_n_44,mac_muladd_8ns_16s_26s_27_4_1_U49_n_45,mac_muladd_8ns_16s_26s_27_4_1_U49_n_46,mac_muladd_8ns_16s_26s_27_4_1_U49_n_47,mac_muladd_8ns_16s_26s_27_4_1_U49_n_48,mac_muladd_8ns_16s_26s_27_4_1_U49_n_49,mac_muladd_8ns_16s_26s_27_4_1_U49_n_50,mac_muladd_8ns_16s_26s_27_4_1_U49_n_51}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_2));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_25 mac_muladd_8ns_16s_26s_27_4_1_U50
       (.A(select_ln215_26_reg_1343_pp0_iter3_reg),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U47_n_4,mac_muladd_8ns_16s_26s_26_4_1_U47_n_5,mac_muladd_8ns_16s_26s_26_4_1_U47_n_6,mac_muladd_8ns_16s_26s_26_4_1_U47_n_7,mac_muladd_8ns_16s_26s_26_4_1_U47_n_8,mac_muladd_8ns_16s_26s_26_4_1_U47_n_9,mac_muladd_8ns_16s_26s_26_4_1_U47_n_10,mac_muladd_8ns_16s_26s_26_4_1_U47_n_11,mac_muladd_8ns_16s_26s_26_4_1_U47_n_12,mac_muladd_8ns_16s_26s_26_4_1_U47_n_13,mac_muladd_8ns_16s_26s_26_4_1_U47_n_14,mac_muladd_8ns_16s_26s_26_4_1_U47_n_15,mac_muladd_8ns_16s_26s_26_4_1_U47_n_16,mac_muladd_8ns_16s_26s_26_4_1_U47_n_17,mac_muladd_8ns_16s_26s_26_4_1_U47_n_18,mac_muladd_8ns_16s_26s_26_4_1_U47_n_19,mac_muladd_8ns_16s_26s_26_4_1_U47_n_20,mac_muladd_8ns_16s_26s_26_4_1_U47_n_21,mac_muladd_8ns_16s_26s_26_4_1_U47_n_22,mac_muladd_8ns_16s_26s_26_4_1_U47_n_23,mac_muladd_8ns_16s_26s_26_4_1_U47_n_24,mac_muladd_8ns_16s_26s_26_4_1_U47_n_25,mac_muladd_8ns_16s_26s_26_4_1_U47_n_26,mac_muladd_8ns_16s_26s_26_4_1_U47_n_27,mac_muladd_8ns_16s_26s_26_4_1_U47_n_28,mac_muladd_8ns_16s_26s_26_4_1_U47_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U50_n_4,mac_muladd_8ns_16s_26s_27_4_1_U50_n_5,mac_muladd_8ns_16s_26s_27_4_1_U50_n_6,mac_muladd_8ns_16s_26s_27_4_1_U50_n_7,mac_muladd_8ns_16s_26s_27_4_1_U50_n_8,mac_muladd_8ns_16s_26s_27_4_1_U50_n_9,mac_muladd_8ns_16s_26s_27_4_1_U50_n_10,mac_muladd_8ns_16s_26s_27_4_1_U50_n_11,mac_muladd_8ns_16s_26s_27_4_1_U50_n_12,mac_muladd_8ns_16s_26s_27_4_1_U50_n_13,mac_muladd_8ns_16s_26s_27_4_1_U50_n_14,mac_muladd_8ns_16s_26s_27_4_1_U50_n_15,mac_muladd_8ns_16s_26s_27_4_1_U50_n_16,mac_muladd_8ns_16s_26s_27_4_1_U50_n_17,mac_muladd_8ns_16s_26s_27_4_1_U50_n_18,mac_muladd_8ns_16s_26s_27_4_1_U50_n_19,mac_muladd_8ns_16s_26s_27_4_1_U50_n_20,mac_muladd_8ns_16s_26s_27_4_1_U50_n_21,mac_muladd_8ns_16s_26s_27_4_1_U50_n_22,mac_muladd_8ns_16s_26s_27_4_1_U50_n_23,mac_muladd_8ns_16s_26s_27_4_1_U50_n_24,mac_muladd_8ns_16s_26s_27_4_1_U50_n_25,mac_muladd_8ns_16s_26s_27_4_1_U50_n_26,mac_muladd_8ns_16s_26s_27_4_1_U50_n_27,mac_muladd_8ns_16s_26s_27_4_1_U50_n_28,mac_muladd_8ns_16s_26s_27_4_1_U50_n_29,mac_muladd_8ns_16s_26s_27_4_1_U50_n_30,mac_muladd_8ns_16s_26s_27_4_1_U50_n_31,mac_muladd_8ns_16s_26s_27_4_1_U50_n_32,mac_muladd_8ns_16s_26s_27_4_1_U50_n_33,mac_muladd_8ns_16s_26s_27_4_1_U50_n_34,mac_muladd_8ns_16s_26s_27_4_1_U50_n_35,mac_muladd_8ns_16s_26s_27_4_1_U50_n_36,mac_muladd_8ns_16s_26s_27_4_1_U50_n_37,mac_muladd_8ns_16s_26s_27_4_1_U50_n_38,mac_muladd_8ns_16s_26s_27_4_1_U50_n_39,mac_muladd_8ns_16s_26s_27_4_1_U50_n_40,mac_muladd_8ns_16s_26s_27_4_1_U50_n_41,mac_muladd_8ns_16s_26s_27_4_1_U50_n_42,mac_muladd_8ns_16s_26s_27_4_1_U50_n_43,mac_muladd_8ns_16s_26s_27_4_1_U50_n_44,mac_muladd_8ns_16s_26s_27_4_1_U50_n_45,mac_muladd_8ns_16s_26s_27_4_1_U50_n_46,mac_muladd_8ns_16s_26s_27_4_1_U50_n_47,mac_muladd_8ns_16s_26s_27_4_1_U50_n_48,mac_muladd_8ns_16s_26s_27_4_1_U50_n_49,mac_muladd_8ns_16s_26s_27_4_1_U50_n_50,mac_muladd_8ns_16s_26s_27_4_1_U50_n_51}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_2));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_26 mac_muladd_8ns_16s_26s_27_4_1_U51
       (.A(select_ln215_40_reg_1373_pp0_iter3_reg),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U48_n_4,mac_muladd_8ns_16s_26s_26_4_1_U48_n_5,mac_muladd_8ns_16s_26s_26_4_1_U48_n_6,mac_muladd_8ns_16s_26s_26_4_1_U48_n_7,mac_muladd_8ns_16s_26s_26_4_1_U48_n_8,mac_muladd_8ns_16s_26s_26_4_1_U48_n_9,mac_muladd_8ns_16s_26s_26_4_1_U48_n_10,mac_muladd_8ns_16s_26s_26_4_1_U48_n_11,mac_muladd_8ns_16s_26s_26_4_1_U48_n_12,mac_muladd_8ns_16s_26s_26_4_1_U48_n_13,mac_muladd_8ns_16s_26s_26_4_1_U48_n_14,mac_muladd_8ns_16s_26s_26_4_1_U48_n_15,mac_muladd_8ns_16s_26s_26_4_1_U48_n_16,mac_muladd_8ns_16s_26s_26_4_1_U48_n_17,mac_muladd_8ns_16s_26s_26_4_1_U48_n_18,mac_muladd_8ns_16s_26s_26_4_1_U48_n_19,mac_muladd_8ns_16s_26s_26_4_1_U48_n_20,mac_muladd_8ns_16s_26s_26_4_1_U48_n_21,mac_muladd_8ns_16s_26s_26_4_1_U48_n_22,mac_muladd_8ns_16s_26s_26_4_1_U48_n_23,mac_muladd_8ns_16s_26s_26_4_1_U48_n_24,mac_muladd_8ns_16s_26s_26_4_1_U48_n_25,mac_muladd_8ns_16s_26s_26_4_1_U48_n_26,mac_muladd_8ns_16s_26s_26_4_1_U48_n_27,mac_muladd_8ns_16s_26s_26_4_1_U48_n_28,mac_muladd_8ns_16s_26s_26_4_1_U48_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U51_n_4,mac_muladd_8ns_16s_26s_27_4_1_U51_n_5,mac_muladd_8ns_16s_26s_27_4_1_U51_n_6,mac_muladd_8ns_16s_26s_27_4_1_U51_n_7,mac_muladd_8ns_16s_26s_27_4_1_U51_n_8,mac_muladd_8ns_16s_26s_27_4_1_U51_n_9,mac_muladd_8ns_16s_26s_27_4_1_U51_n_10,mac_muladd_8ns_16s_26s_27_4_1_U51_n_11,mac_muladd_8ns_16s_26s_27_4_1_U51_n_12,mac_muladd_8ns_16s_26s_27_4_1_U51_n_13,mac_muladd_8ns_16s_26s_27_4_1_U51_n_14,mac_muladd_8ns_16s_26s_27_4_1_U51_n_15,mac_muladd_8ns_16s_26s_27_4_1_U51_n_16,mac_muladd_8ns_16s_26s_27_4_1_U51_n_17,mac_muladd_8ns_16s_26s_27_4_1_U51_n_18,mac_muladd_8ns_16s_26s_27_4_1_U51_n_19,mac_muladd_8ns_16s_26s_27_4_1_U51_n_20,mac_muladd_8ns_16s_26s_27_4_1_U51_n_21,mac_muladd_8ns_16s_26s_27_4_1_U51_n_22,mac_muladd_8ns_16s_26s_27_4_1_U51_n_23,mac_muladd_8ns_16s_26s_27_4_1_U51_n_24,mac_muladd_8ns_16s_26s_27_4_1_U51_n_25,mac_muladd_8ns_16s_26s_27_4_1_U51_n_26,mac_muladd_8ns_16s_26s_27_4_1_U51_n_27,mac_muladd_8ns_16s_26s_27_4_1_U51_n_28,mac_muladd_8ns_16s_26s_27_4_1_U51_n_29,mac_muladd_8ns_16s_26s_27_4_1_U51_n_30,mac_muladd_8ns_16s_26s_27_4_1_U51_n_31,mac_muladd_8ns_16s_26s_27_4_1_U51_n_32,mac_muladd_8ns_16s_26s_27_4_1_U51_n_33,mac_muladd_8ns_16s_26s_27_4_1_U51_n_34,mac_muladd_8ns_16s_26s_27_4_1_U51_n_35,mac_muladd_8ns_16s_26s_27_4_1_U51_n_36,mac_muladd_8ns_16s_26s_27_4_1_U51_n_37,mac_muladd_8ns_16s_26s_27_4_1_U51_n_38,mac_muladd_8ns_16s_26s_27_4_1_U51_n_39,mac_muladd_8ns_16s_26s_27_4_1_U51_n_40,mac_muladd_8ns_16s_26s_27_4_1_U51_n_41,mac_muladd_8ns_16s_26s_27_4_1_U51_n_42,mac_muladd_8ns_16s_26s_27_4_1_U51_n_43,mac_muladd_8ns_16s_26s_27_4_1_U51_n_44,mac_muladd_8ns_16s_26s_27_4_1_U51_n_45,mac_muladd_8ns_16s_26s_27_4_1_U51_n_46,mac_muladd_8ns_16s_26s_27_4_1_U51_n_47,mac_muladd_8ns_16s_26s_27_4_1_U51_n_48,mac_muladd_8ns_16s_26s_27_4_1_U51_n_49,mac_muladd_8ns_16s_26s_27_4_1_U51_n_50,mac_muladd_8ns_16s_26s_27_4_1_U51_n_51}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_1568_pp1_iter7_reg(icmp_ln636_reg_1568_pp1_iter7_reg),
        .icmp_ln636_reg_1568_pp1_iter8_reg(icmp_ln636_reg_1568_pp1_iter8_reg),
        .icmp_ln696_reg_1572_pp1_iter7_reg(icmp_ln696_reg_1572_pp1_iter7_reg),
        .icmp_ln696_reg_1572_pp1_iter8_reg(icmp_ln696_reg_1572_pp1_iter8_reg),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_2));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 mac_muladd_8ns_16s_27s_27_4_1_U52
       (.A(select_ln215_13_reg_1318_pp0_iter4_reg),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U49_n_4,mac_muladd_8ns_16s_26s_27_4_1_U49_n_5,mac_muladd_8ns_16s_26s_27_4_1_U49_n_6,mac_muladd_8ns_16s_26s_27_4_1_U49_n_7,mac_muladd_8ns_16s_26s_27_4_1_U49_n_8,mac_muladd_8ns_16s_26s_27_4_1_U49_n_9,mac_muladd_8ns_16s_26s_27_4_1_U49_n_10,mac_muladd_8ns_16s_26s_27_4_1_U49_n_11,mac_muladd_8ns_16s_26s_27_4_1_U49_n_12,mac_muladd_8ns_16s_26s_27_4_1_U49_n_13,mac_muladd_8ns_16s_26s_27_4_1_U49_n_14,mac_muladd_8ns_16s_26s_27_4_1_U49_n_15,mac_muladd_8ns_16s_26s_27_4_1_U49_n_16,mac_muladd_8ns_16s_26s_27_4_1_U49_n_17,mac_muladd_8ns_16s_26s_27_4_1_U49_n_18,mac_muladd_8ns_16s_26s_27_4_1_U49_n_19,mac_muladd_8ns_16s_26s_27_4_1_U49_n_20,mac_muladd_8ns_16s_26s_27_4_1_U49_n_21,mac_muladd_8ns_16s_26s_27_4_1_U49_n_22,mac_muladd_8ns_16s_26s_27_4_1_U49_n_23,mac_muladd_8ns_16s_26s_27_4_1_U49_n_24,mac_muladd_8ns_16s_26s_27_4_1_U49_n_25,mac_muladd_8ns_16s_26s_27_4_1_U49_n_26,mac_muladd_8ns_16s_26s_27_4_1_U49_n_27,mac_muladd_8ns_16s_26s_27_4_1_U49_n_28,mac_muladd_8ns_16s_26s_27_4_1_U49_n_29,mac_muladd_8ns_16s_26s_27_4_1_U49_n_30,mac_muladd_8ns_16s_26s_27_4_1_U49_n_31,mac_muladd_8ns_16s_26s_27_4_1_U49_n_32,mac_muladd_8ns_16s_26s_27_4_1_U49_n_33,mac_muladd_8ns_16s_26s_27_4_1_U49_n_34,mac_muladd_8ns_16s_26s_27_4_1_U49_n_35,mac_muladd_8ns_16s_26s_27_4_1_U49_n_36,mac_muladd_8ns_16s_26s_27_4_1_U49_n_37,mac_muladd_8ns_16s_26s_27_4_1_U49_n_38,mac_muladd_8ns_16s_26s_27_4_1_U49_n_39,mac_muladd_8ns_16s_26s_27_4_1_U49_n_40,mac_muladd_8ns_16s_26s_27_4_1_U49_n_41,mac_muladd_8ns_16s_26s_27_4_1_U49_n_42,mac_muladd_8ns_16s_26s_27_4_1_U49_n_43,mac_muladd_8ns_16s_26s_27_4_1_U49_n_44,mac_muladd_8ns_16s_26s_27_4_1_U49_n_45,mac_muladd_8ns_16s_26s_27_4_1_U49_n_46,mac_muladd_8ns_16s_26s_27_4_1_U49_n_47,mac_muladd_8ns_16s_26s_27_4_1_U49_n_48,mac_muladd_8ns_16s_26s_27_4_1_U49_n_49,mac_muladd_8ns_16s_26s_27_4_1_U49_n_50,mac_muladd_8ns_16s_26s_27_4_1_U49_n_51}),
        .ap_clk(ap_clk),
        .in(in[7:0]),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_3));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_27 mac_muladd_8ns_16s_27s_27_4_1_U53
       (.A(select_ln215_27_reg_1348_pp0_iter4_reg),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U50_n_4,mac_muladd_8ns_16s_26s_27_4_1_U50_n_5,mac_muladd_8ns_16s_26s_27_4_1_U50_n_6,mac_muladd_8ns_16s_26s_27_4_1_U50_n_7,mac_muladd_8ns_16s_26s_27_4_1_U50_n_8,mac_muladd_8ns_16s_26s_27_4_1_U50_n_9,mac_muladd_8ns_16s_26s_27_4_1_U50_n_10,mac_muladd_8ns_16s_26s_27_4_1_U50_n_11,mac_muladd_8ns_16s_26s_27_4_1_U50_n_12,mac_muladd_8ns_16s_26s_27_4_1_U50_n_13,mac_muladd_8ns_16s_26s_27_4_1_U50_n_14,mac_muladd_8ns_16s_26s_27_4_1_U50_n_15,mac_muladd_8ns_16s_26s_27_4_1_U50_n_16,mac_muladd_8ns_16s_26s_27_4_1_U50_n_17,mac_muladd_8ns_16s_26s_27_4_1_U50_n_18,mac_muladd_8ns_16s_26s_27_4_1_U50_n_19,mac_muladd_8ns_16s_26s_27_4_1_U50_n_20,mac_muladd_8ns_16s_26s_27_4_1_U50_n_21,mac_muladd_8ns_16s_26s_27_4_1_U50_n_22,mac_muladd_8ns_16s_26s_27_4_1_U50_n_23,mac_muladd_8ns_16s_26s_27_4_1_U50_n_24,mac_muladd_8ns_16s_26s_27_4_1_U50_n_25,mac_muladd_8ns_16s_26s_27_4_1_U50_n_26,mac_muladd_8ns_16s_26s_27_4_1_U50_n_27,mac_muladd_8ns_16s_26s_27_4_1_U50_n_28,mac_muladd_8ns_16s_26s_27_4_1_U50_n_29,mac_muladd_8ns_16s_26s_27_4_1_U50_n_30,mac_muladd_8ns_16s_26s_27_4_1_U50_n_31,mac_muladd_8ns_16s_26s_27_4_1_U50_n_32,mac_muladd_8ns_16s_26s_27_4_1_U50_n_33,mac_muladd_8ns_16s_26s_27_4_1_U50_n_34,mac_muladd_8ns_16s_26s_27_4_1_U50_n_35,mac_muladd_8ns_16s_26s_27_4_1_U50_n_36,mac_muladd_8ns_16s_26s_27_4_1_U50_n_37,mac_muladd_8ns_16s_26s_27_4_1_U50_n_38,mac_muladd_8ns_16s_26s_27_4_1_U50_n_39,mac_muladd_8ns_16s_26s_27_4_1_U50_n_40,mac_muladd_8ns_16s_26s_27_4_1_U50_n_41,mac_muladd_8ns_16s_26s_27_4_1_U50_n_42,mac_muladd_8ns_16s_26s_27_4_1_U50_n_43,mac_muladd_8ns_16s_26s_27_4_1_U50_n_44,mac_muladd_8ns_16s_26s_27_4_1_U50_n_45,mac_muladd_8ns_16s_26s_27_4_1_U50_n_46,mac_muladd_8ns_16s_26s_27_4_1_U50_n_47,mac_muladd_8ns_16s_26s_27_4_1_U50_n_48,mac_muladd_8ns_16s_26s_27_4_1_U50_n_49,mac_muladd_8ns_16s_26s_27_4_1_U50_n_50,mac_muladd_8ns_16s_26s_27_4_1_U50_n_51}),
        .ap_clk(ap_clk),
        .in(in[15:8]),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_3));
  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_28 mac_muladd_8ns_16s_27s_27_4_1_U54
       (.A(select_ln215_41_reg_1378_pp0_iter4_reg),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U51_n_4,mac_muladd_8ns_16s_26s_27_4_1_U51_n_5,mac_muladd_8ns_16s_26s_27_4_1_U51_n_6,mac_muladd_8ns_16s_26s_27_4_1_U51_n_7,mac_muladd_8ns_16s_26s_27_4_1_U51_n_8,mac_muladd_8ns_16s_26s_27_4_1_U51_n_9,mac_muladd_8ns_16s_26s_27_4_1_U51_n_10,mac_muladd_8ns_16s_26s_27_4_1_U51_n_11,mac_muladd_8ns_16s_26s_27_4_1_U51_n_12,mac_muladd_8ns_16s_26s_27_4_1_U51_n_13,mac_muladd_8ns_16s_26s_27_4_1_U51_n_14,mac_muladd_8ns_16s_26s_27_4_1_U51_n_15,mac_muladd_8ns_16s_26s_27_4_1_U51_n_16,mac_muladd_8ns_16s_26s_27_4_1_U51_n_17,mac_muladd_8ns_16s_26s_27_4_1_U51_n_18,mac_muladd_8ns_16s_26s_27_4_1_U51_n_19,mac_muladd_8ns_16s_26s_27_4_1_U51_n_20,mac_muladd_8ns_16s_26s_27_4_1_U51_n_21,mac_muladd_8ns_16s_26s_27_4_1_U51_n_22,mac_muladd_8ns_16s_26s_27_4_1_U51_n_23,mac_muladd_8ns_16s_26s_27_4_1_U51_n_24,mac_muladd_8ns_16s_26s_27_4_1_U51_n_25,mac_muladd_8ns_16s_26s_27_4_1_U51_n_26,mac_muladd_8ns_16s_26s_27_4_1_U51_n_27,mac_muladd_8ns_16s_26s_27_4_1_U51_n_28,mac_muladd_8ns_16s_26s_27_4_1_U51_n_29,mac_muladd_8ns_16s_26s_27_4_1_U51_n_30,mac_muladd_8ns_16s_26s_27_4_1_U51_n_31,mac_muladd_8ns_16s_26s_27_4_1_U51_n_32,mac_muladd_8ns_16s_26s_27_4_1_U51_n_33,mac_muladd_8ns_16s_26s_27_4_1_U51_n_34,mac_muladd_8ns_16s_26s_27_4_1_U51_n_35,mac_muladd_8ns_16s_26s_27_4_1_U51_n_36,mac_muladd_8ns_16s_26s_27_4_1_U51_n_37,mac_muladd_8ns_16s_26s_27_4_1_U51_n_38,mac_muladd_8ns_16s_26s_27_4_1_U51_n_39,mac_muladd_8ns_16s_26s_27_4_1_U51_n_40,mac_muladd_8ns_16s_26s_27_4_1_U51_n_41,mac_muladd_8ns_16s_26s_27_4_1_U51_n_42,mac_muladd_8ns_16s_26s_27_4_1_U51_n_43,mac_muladd_8ns_16s_26s_27_4_1_U51_n_44,mac_muladd_8ns_16s_26s_27_4_1_U51_n_45,mac_muladd_8ns_16s_26s_27_4_1_U51_n_46,mac_muladd_8ns_16s_26s_27_4_1_U51_n_47,mac_muladd_8ns_16s_26s_27_4_1_U51_n_48,mac_muladd_8ns_16s_26s_27_4_1_U51_n_49,mac_muladd_8ns_16s_26s_27_4_1_U51_n_50,mac_muladd_8ns_16s_26s_27_4_1_U51_n_51}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_1568_pp1_iter8_reg(icmp_ln636_reg_1568_pp1_iter8_reg),
        .icmp_ln636_reg_1568_pp1_iter9_reg(icmp_ln636_reg_1568_pp1_iter9_reg),
        .icmp_ln696_reg_1572_pp1_iter8_reg(icmp_ln696_reg_1572_pp1_iter8_reg),
        .icmp_ln696_reg_1572_pp1_iter9_reg(icmp_ln696_reg_1572_pp1_iter9_reg),
        .in(in[23:16]),
        .p_reg_reg(p_36_in),
        .p_reg_reg_0(p_reg_reg_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[0]),
        .O(FiltCoeff_5_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[0]),
        .O(FiltCoeff_4_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[0]),
        .O(FiltCoeff_3_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[0]),
        .O(FiltCoeff_2_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__4
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[0]),
        .O(FiltCoeff_1_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[1]),
        .O(FiltCoeff_5_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[1]),
        .O(FiltCoeff_4_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[1]),
        .O(FiltCoeff_3_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[1]),
        .O(FiltCoeff_2_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[1]),
        .O(FiltCoeff_1_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[2]),
        .O(FiltCoeff_5_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[2]),
        .O(FiltCoeff_4_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[2]),
        .O(FiltCoeff_3_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[2]),
        .O(FiltCoeff_2_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[2]),
        .O(FiltCoeff_1_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[3]),
        .O(FiltCoeff_5_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[3]),
        .O(FiltCoeff_4_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[3]),
        .O(FiltCoeff_3_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[3]),
        .O(FiltCoeff_2_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[3]),
        .O(FiltCoeff_1_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[4]),
        .O(FiltCoeff_5_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[4]),
        .O(FiltCoeff_4_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[4]),
        .O(FiltCoeff_3_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[4]),
        .O(FiltCoeff_2_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[4]),
        .O(FiltCoeff_1_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff5_address0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[5]),
        .O(FiltCoeff_5_0_address0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__0
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff4_address0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[5]),
        .O(FiltCoeff_4_0_address0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__1
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff3_address0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[5]),
        .O(FiltCoeff_3_0_address0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__2
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff2_address0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[5]),
        .O(FiltCoeff_2_0_address0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__3
       (.I0(grp_hscale_polyphase_fu_519_FiltCoeff1_address0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_4[5]),
        .O(FiltCoeff_1_0_address0[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[0]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[0]),
        .O(select_ln215_10_fu_517_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[1]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[1]),
        .O(select_ln215_10_fu_517_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[2]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[2]),
        .O(select_ln215_10_fu_517_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[3]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[3]),
        .O(select_ln215_10_fu_517_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[4]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[4]),
        .O(select_ln215_10_fu_517_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[5]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[5]),
        .O(select_ln215_10_fu_517_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[6]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[6]),
        .O(select_ln215_10_fu_517_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_10_fu_517_p3[7]),
        .Q(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(\select_ln215_7_reg_1303_reg[7]_0 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_7_reg_1303_reg[7]_1 [7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_6[7]),
        .O(select_ln215_10_fu_517_p3[7]));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_10_reg_1308_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_10_reg_1308_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[0]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [0]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [0]),
        .O(select_ln215_12_fu_533_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[1]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [1]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [1]),
        .O(select_ln215_12_fu_533_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[2]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [2]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [2]),
        .O(select_ln215_12_fu_533_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[3]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [3]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [3]),
        .O(select_ln215_12_fu_533_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[4]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [4]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [4]),
        .O(select_ln215_12_fu_533_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[5]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [5]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [5]),
        .O(select_ln215_12_fu_533_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[6]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [6]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [6]),
        .O(select_ln215_12_fu_533_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_12_fu_533_p3[7]),
        .Q(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_7_reg_1303_reg[7]_0 [7]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_7_reg_1303_reg[7]_1 [7]),
        .O(select_ln215_12_fu_533_p3[7]));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[0]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[1]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[2]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[3]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[4]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[5]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[6]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_12_reg_1313_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_12_reg_1313_pp0_iter2_reg_reg[7]_srl3_n_4 ),
        .Q(select_ln215_12_reg_1313_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[0]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [0]),
        .O(select_ln215_13_fu_541_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[1]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [1]),
        .O(select_ln215_13_fu_541_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[2]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [2]),
        .O(select_ln215_13_fu_541_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[3]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [3]),
        .O(select_ln215_13_fu_541_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[4]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [4]),
        .O(select_ln215_13_fu_541_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[5]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [5]),
        .O(select_ln215_13_fu_541_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[6]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [6]),
        .O(select_ln215_13_fu_541_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_13_fu_541_p3[7]),
        .Q(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_10_reg_1308_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_7_reg_1303_reg[7]_0 [7]),
        .O(select_ln215_13_fu_541_p3[7]));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_13_reg_1318_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_13_reg_1318_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(select_ln215_13_reg_1318_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[0]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [0]),
        .I1(p_reg_reg_10[0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[0]),
        .O(select_ln215_17_fu_595_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[1]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [1]),
        .I1(p_reg_reg_10[1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[1]),
        .O(select_ln215_17_fu_595_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[2]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [2]),
        .I1(p_reg_reg_10[2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[2]),
        .O(select_ln215_17_fu_595_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[3]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [3]),
        .I1(p_reg_reg_10[3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[3]),
        .O(select_ln215_17_fu_595_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[4]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [4]),
        .I1(p_reg_reg_10[4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[4]),
        .O(select_ln215_17_fu_595_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[5]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [5]),
        .I1(p_reg_reg_10[5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[5]),
        .O(select_ln215_17_fu_595_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[6]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [6]),
        .I1(p_reg_reg_10[6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[6]),
        .O(select_ln215_17_fu_595_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_17_reg_1328[7]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_1 [7]),
        .I1(p_reg_reg_10[7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_11[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_12[7]),
        .O(select_ln215_17_fu_595_p3[7]));
  FDRE \select_ln215_17_reg_1328_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[0]),
        .Q(select_ln215_17_reg_1328[0]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[1]),
        .Q(select_ln215_17_reg_1328[1]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[2]),
        .Q(select_ln215_17_reg_1328[2]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[3]),
        .Q(select_ln215_17_reg_1328[3]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[4]),
        .Q(select_ln215_17_reg_1328[4]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[5]),
        .Q(select_ln215_17_reg_1328[5]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[6]),
        .Q(select_ln215_17_reg_1328[6]),
        .R(1'b0));
  FDRE \select_ln215_17_reg_1328_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_17_fu_595_p3[7]),
        .Q(select_ln215_17_reg_1328[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[0]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [0]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[0]),
        .O(select_ln215_21_fu_627_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[1]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [1]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[1]),
        .O(select_ln215_21_fu_627_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[2]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [2]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[2]),
        .O(select_ln215_21_fu_627_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[3]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [3]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[3]),
        .O(select_ln215_21_fu_627_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[4]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [4]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[4]),
        .O(select_ln215_21_fu_627_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[5]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [5]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[5]),
        .O(select_ln215_21_fu_627_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[6]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [6]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[6]),
        .O(select_ln215_21_fu_627_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_21_reg_1333[7]_i_1 
       (.I0(\select_ln215_21_reg_1333_reg[7]_0 [7]),
        .I1(\select_ln215_21_reg_1333_reg[7]_1 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_10[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_11[7]),
        .O(select_ln215_21_fu_627_p3[7]));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[0]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[1]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[2]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[3]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[4]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[5]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[6]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_reg_1333[7]),
        .Q(select_ln215_21_reg_1333_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[0]),
        .Q(select_ln215_21_reg_1333[0]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[1]),
        .Q(select_ln215_21_reg_1333[1]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[2]),
        .Q(select_ln215_21_reg_1333[2]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[3]),
        .Q(select_ln215_21_reg_1333[3]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[4]),
        .Q(select_ln215_21_reg_1333[4]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[5]),
        .Q(select_ln215_21_reg_1333[5]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[6]),
        .Q(select_ln215_21_reg_1333[6]),
        .R(1'b0));
  FDRE \select_ln215_21_reg_1333_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_21_fu_627_p3[7]),
        .Q(select_ln215_21_reg_1333[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[0]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[0]),
        .O(select_ln215_24_fu_651_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[1]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[1]),
        .O(select_ln215_24_fu_651_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[2]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[2]),
        .O(select_ln215_24_fu_651_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[3]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[3]),
        .O(select_ln215_24_fu_651_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[4]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[4]),
        .O(select_ln215_24_fu_651_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[5]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[5]),
        .O(select_ln215_24_fu_651_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[6]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[6]),
        .O(select_ln215_24_fu_651_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_24_fu_651_p3[7]),
        .Q(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(\select_ln215_21_reg_1333_reg[7]_0 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_21_reg_1333_reg[7]_1 [7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_10[7]),
        .O(select_ln215_24_fu_651_p3[7]));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_24_reg_1338_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_24_reg_1338_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[0]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [0]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [0]),
        .O(select_ln215_26_fu_667_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[1]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [1]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [1]),
        .O(select_ln215_26_fu_667_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[2]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [2]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [2]),
        .O(select_ln215_26_fu_667_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[3]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [3]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [3]),
        .O(select_ln215_26_fu_667_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[4]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [4]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [4]),
        .O(select_ln215_26_fu_667_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[5]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [5]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [5]),
        .O(select_ln215_26_fu_667_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[6]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [6]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [6]),
        .O(select_ln215_26_fu_667_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_26_fu_667_p3[7]),
        .Q(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_21_reg_1333_reg[7]_0 [7]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_21_reg_1333_reg[7]_1 [7]),
        .O(select_ln215_26_fu_667_p3[7]));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[0]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[1]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[2]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[3]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[4]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[5]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[6]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_26_reg_1343_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_26_reg_1343_pp0_iter2_reg_reg[7]_srl3_n_4 ),
        .Q(select_ln215_26_reg_1343_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[0]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [0]),
        .O(select_ln215_27_fu_675_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[1]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [1]),
        .O(select_ln215_27_fu_675_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[2]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [2]),
        .O(select_ln215_27_fu_675_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[3]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [3]),
        .O(select_ln215_27_fu_675_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[4]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [4]),
        .O(select_ln215_27_fu_675_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[5]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [5]),
        .O(select_ln215_27_fu_675_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[6]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [6]),
        .O(select_ln215_27_fu_675_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_27_fu_675_p3[7]),
        .Q(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_24_reg_1338_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_21_reg_1333_reg[7]_0 [7]),
        .O(select_ln215_27_fu_675_p3[7]));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_27_reg_1348_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_27_reg_1348_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(select_ln215_27_reg_1348_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[0]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [0]),
        .I1(p_reg_reg_14[0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[0]),
        .O(select_ln215_31_fu_729_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[1]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [1]),
        .I1(p_reg_reg_14[1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[1]),
        .O(select_ln215_31_fu_729_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[2]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [2]),
        .I1(p_reg_reg_14[2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[2]),
        .O(select_ln215_31_fu_729_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[3]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [3]),
        .I1(p_reg_reg_14[3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[3]),
        .O(select_ln215_31_fu_729_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[4]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [4]),
        .I1(p_reg_reg_14[4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[4]),
        .O(select_ln215_31_fu_729_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[5]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [5]),
        .I1(p_reg_reg_14[5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[5]),
        .O(select_ln215_31_fu_729_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[6]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [6]),
        .I1(p_reg_reg_14[6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[6]),
        .O(select_ln215_31_fu_729_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_31_reg_1358[7]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_1 [7]),
        .I1(p_reg_reg_14[7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_15[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_16[7]),
        .O(select_ln215_31_fu_729_p3[7]));
  FDRE \select_ln215_31_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[0]),
        .Q(select_ln215_31_reg_1358[0]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[1]),
        .Q(select_ln215_31_reg_1358[1]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[2]),
        .Q(select_ln215_31_reg_1358[2]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[3]),
        .Q(select_ln215_31_reg_1358[3]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[4]),
        .Q(select_ln215_31_reg_1358[4]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[5]),
        .Q(select_ln215_31_reg_1358[5]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[6]),
        .Q(select_ln215_31_reg_1358[6]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_31_fu_729_p3[7]),
        .Q(select_ln215_31_reg_1358[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[0]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [0]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[0]),
        .O(select_ln215_35_fu_761_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[1]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [1]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[1]),
        .O(select_ln215_35_fu_761_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[2]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [2]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[2]),
        .O(select_ln215_35_fu_761_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[3]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [3]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[3]),
        .O(select_ln215_35_fu_761_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[4]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [4]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[4]),
        .O(select_ln215_35_fu_761_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[5]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [5]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[5]),
        .O(select_ln215_35_fu_761_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[6]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [6]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[6]),
        .O(select_ln215_35_fu_761_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_35_reg_1363[7]_i_1 
       (.I0(\select_ln215_35_reg_1363_reg[7]_0 [7]),
        .I1(\select_ln215_35_reg_1363_reg[7]_1 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_14[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_15[7]),
        .O(select_ln215_35_fu_761_p3[7]));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[0]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[1]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[2]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[3]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[4]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[5]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[6]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_reg_1363[7]),
        .Q(select_ln215_35_reg_1363_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[0]),
        .Q(select_ln215_35_reg_1363[0]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[1]),
        .Q(select_ln215_35_reg_1363[1]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[2]),
        .Q(select_ln215_35_reg_1363[2]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[3]),
        .Q(select_ln215_35_reg_1363[3]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[4]),
        .Q(select_ln215_35_reg_1363[4]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[5]),
        .Q(select_ln215_35_reg_1363[5]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[6]),
        .Q(select_ln215_35_reg_1363[6]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_1363_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_35_fu_761_p3[7]),
        .Q(select_ln215_35_reg_1363[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[0]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[0]),
        .O(select_ln215_38_fu_785_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[1]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[1]),
        .O(select_ln215_38_fu_785_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[2]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[2]),
        .O(select_ln215_38_fu_785_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[3]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[3]),
        .O(select_ln215_38_fu_785_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[4]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[4]),
        .O(select_ln215_38_fu_785_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[5]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[5]),
        .O(select_ln215_38_fu_785_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[6]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[6]),
        .O(select_ln215_38_fu_785_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_38_fu_785_p3[7]),
        .Q(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(\select_ln215_35_reg_1363_reg[7]_0 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(\select_ln215_35_reg_1363_reg[7]_1 [7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_14[7]),
        .O(select_ln215_38_fu_785_p3[7]));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_38_reg_1368_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_38_reg_1368_pp0_iter2_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[0]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [0]),
        .I1(p_reg_reg_6[0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[0]),
        .O(select_ln215_3_fu_455_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[1]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [1]),
        .I1(p_reg_reg_6[1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[1]),
        .O(select_ln215_3_fu_455_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[2]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [2]),
        .I1(p_reg_reg_6[2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[2]),
        .O(select_ln215_3_fu_455_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[3]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [3]),
        .I1(p_reg_reg_6[3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[3]),
        .O(select_ln215_3_fu_455_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[4]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [4]),
        .I1(p_reg_reg_6[4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[4]),
        .O(select_ln215_3_fu_455_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[5]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [5]),
        .I1(p_reg_reg_6[5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[5]),
        .O(select_ln215_3_fu_455_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[6]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [6]),
        .I1(p_reg_reg_6[6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[6]),
        .O(select_ln215_3_fu_455_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_3_reg_1298[7]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_1 [7]),
        .I1(p_reg_reg_6[7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_7[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_8[7]),
        .O(select_ln215_3_fu_455_p3[7]));
  FDRE \select_ln215_3_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[0]),
        .Q(select_ln215_3_reg_1298[0]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[1]),
        .Q(select_ln215_3_reg_1298[1]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[2]),
        .Q(select_ln215_3_reg_1298[2]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[3]),
        .Q(select_ln215_3_reg_1298[3]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[4]),
        .Q(select_ln215_3_reg_1298[4]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[5]),
        .Q(select_ln215_3_reg_1298[5]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[6]),
        .Q(select_ln215_3_reg_1298[6]),
        .R(1'b0));
  FDRE \select_ln215_3_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_3_fu_455_p3[7]),
        .Q(select_ln215_3_reg_1298[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[0]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [0]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [0]),
        .O(select_ln215_40_fu_801_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[1]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [1]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [1]),
        .O(select_ln215_40_fu_801_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[2]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [2]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [2]),
        .O(select_ln215_40_fu_801_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[3]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [3]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [3]),
        .O(select_ln215_40_fu_801_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[4]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [4]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [4]),
        .O(select_ln215_40_fu_801_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[5]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [5]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [5]),
        .O(select_ln215_40_fu_801_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[6]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [6]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [6]),
        .O(select_ln215_40_fu_801_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_40_fu_801_p3[7]),
        .Q(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I1(p_reg_reg_5[1]),
        .I2(\select_ln215_35_reg_1363_reg[7]_0 [7]),
        .I3(p_reg_reg_5[0]),
        .I4(\select_ln215_35_reg_1363_reg[7]_1 [7]),
        .O(select_ln215_40_fu_801_p3[7]));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[0]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[1]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[2]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[3]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[4]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[5]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[6]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_40_reg_1373_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_40_reg_1373_pp0_iter2_reg_reg[7]_srl3_n_4 ),
        .Q(select_ln215_40_reg_1373_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[0]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [0]),
        .O(select_ln215_41_fu_809_p3[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[1]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [1]),
        .O(select_ln215_41_fu_809_p3[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[2]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [2]),
        .O(select_ln215_41_fu_809_p3[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[3]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [3]),
        .O(select_ln215_41_fu_809_p3[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[4]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [4]),
        .O(select_ln215_41_fu_809_p3[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[5]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [5]),
        .O(select_ln215_41_fu_809_p3[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[6]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [6]),
        .O(select_ln215_41_fu_809_p3[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_36_in),
        .CLK(ap_clk),
        .D(select_ln215_41_fu_809_p3[7]),
        .Q(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\select_ln215_38_reg_1368_pp0_iter2_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_5[0]),
        .I3(\select_ln215_35_reg_1363_reg[7]_0 [7]),
        .O(select_ln215_41_fu_809_p3[7]));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_41_reg_1378_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(\select_ln215_41_reg_1378_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(select_ln215_41_reg_1378_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[0]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [0]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[0]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[0]),
        .O(select_ln215_7_fu_487_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[1]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [1]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[1]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[1]),
        .O(select_ln215_7_fu_487_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[2]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [2]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[2]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[2]),
        .O(select_ln215_7_fu_487_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[3]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [3]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[3]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[3]),
        .O(select_ln215_7_fu_487_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[4]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [4]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[4]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[4]),
        .O(select_ln215_7_fu_487_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[5]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [5]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[5]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[5]),
        .O(select_ln215_7_fu_487_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[6]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [6]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[6]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[6]),
        .O(select_ln215_7_fu_487_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln215_7_reg_1303[7]_i_1 
       (.I0(\select_ln215_7_reg_1303_reg[7]_0 [7]),
        .I1(\select_ln215_7_reg_1303_reg[7]_1 [7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_6[7]),
        .I4(p_reg_reg_5[0]),
        .I5(p_reg_reg_7[7]),
        .O(select_ln215_7_fu_487_p3[7]));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[0]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[1]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[2]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[3]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[4]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[5]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[6]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_reg_1303[7]),
        .Q(select_ln215_7_reg_1303_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[0]),
        .Q(select_ln215_7_reg_1303[0]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[1]),
        .Q(select_ln215_7_reg_1303[1]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[2]),
        .Q(select_ln215_7_reg_1303[2]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[3]),
        .Q(select_ln215_7_reg_1303[3]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[4]),
        .Q(select_ln215_7_reg_1303[4]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[5]),
        .Q(select_ln215_7_reg_1303[5]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[6]),
        .Q(select_ln215_7_reg_1303[6]),
        .R(1'b0));
  FDRE \select_ln215_7_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(p_36_in),
        .D(select_ln215_7_fu_487_p3[7]),
        .Q(select_ln215_7_reg_1303[7]),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1
   (P,
    p_reg_reg,
    FiltCoeff_0_0_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg;
  input FiltCoeff_0_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;

  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [15:0]q00;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_40 bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_17
   (P,
    p_reg_reg,
    FiltCoeff_0_0_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg;
  input FiltCoeff_0_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;

  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [15:0]q00;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_39 bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_18
   (P,
    \ap_CS_fsm_reg[4] ,
    FiltCoeff_0_0_ce0,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    q00,
    grp_hscale_polyphase_fu_519_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    stream_scaled_full_n,
    and_ln736_reg_1621_pp1_iter12_reg,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ,
    icmp_ln696_reg_1572_pp1_iter12_reg,
    icmp_ln636_reg_1568_pp1_iter12_reg,
    icmp_ln659_reg_1607,
    icmp_ln647_reg_1581,
    stream_upsampled_empty_n,
    ap_enable_reg_pp1_iter3,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ,
    ap_enable_reg_pp1_iter4,
    icmp_ln696_reg_1572_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5,
    icmp_ln696_reg_1572_pp1_iter4_reg,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  output \ap_CS_fsm_reg[4] ;
  output FiltCoeff_0_0_ce0;
  output ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [15:0]q00;
  input grp_hscale_polyphase_fu_519_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input stream_scaled_full_n;
  input and_ln736_reg_1621_pp1_iter12_reg;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  input icmp_ln696_reg_1572_pp1_iter12_reg;
  input icmp_ln636_reg_1568_pp1_iter12_reg;
  input icmp_ln659_reg_1607;
  input icmp_ln647_reg_1581;
  input stream_upsampled_empty_n;
  input ap_enable_reg_pp1_iter3;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln696_reg_1572_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5;
  input icmp_ln696_reg_1572_pp1_iter4_reg;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [1:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;

  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire and_ln736_reg_1621_pp1_iter12_reg;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire grp_hscale_polyphase_fu_519_ap_start_reg;
  wire icmp_ln636_reg_1568_pp1_iter12_reg;
  wire icmp_ln636_reg_1568_pp1_iter3_reg;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln647_reg_1581;
  wire icmp_ln659_reg_1607;
  wire icmp_ln696_reg_1572_pp1_iter12_reg;
  wire icmp_ln696_reg_1572_pp1_iter3_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]q00;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.FiltCoeff_0_0_ce0(FiltCoeff_0_0_ce0),
        .P(P),
        .Q(Q),
        .and_ln736_reg_1621_pp1_iter12_reg(and_ln736_reg_1621_pp1_iter12_reg),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 (\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 (\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .grp_hscale_polyphase_fu_519_ap_start_reg(grp_hscale_polyphase_fu_519_ap_start_reg),
        .icmp_ln636_reg_1568_pp1_iter12_reg(icmp_ln636_reg_1568_pp1_iter12_reg),
        .icmp_ln636_reg_1568_pp1_iter3_reg(icmp_ln636_reg_1568_pp1_iter3_reg),
        .icmp_ln636_reg_1568_pp1_iter4_reg(icmp_ln636_reg_1568_pp1_iter4_reg),
        .icmp_ln647_reg_1581(icmp_ln647_reg_1581),
        .icmp_ln659_reg_1607(icmp_ln659_reg_1607),
        .icmp_ln696_reg_1572_pp1_iter12_reg(icmp_ln696_reg_1572_pp1_iter12_reg),
        .icmp_ln696_reg_1572_pp1_iter3_reg(icmp_ln696_reg_1572_pp1_iter3_reg),
        .icmp_ln696_reg_1572_pp1_iter4_reg(icmp_ln696_reg_1572_pp1_iter4_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q00(q00),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
   (P,
    \ap_CS_fsm_reg[4] ,
    FiltCoeff_0_0_ce0,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    q00,
    grp_hscale_polyphase_fu_519_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    stream_scaled_full_n,
    and_ln736_reg_1621_pp1_iter12_reg,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ,
    icmp_ln696_reg_1572_pp1_iter12_reg,
    icmp_ln636_reg_1568_pp1_iter12_reg,
    icmp_ln659_reg_1607,
    icmp_ln647_reg_1581,
    stream_upsampled_empty_n,
    ap_enable_reg_pp1_iter3,
    \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ,
    ap_enable_reg_pp1_iter4,
    icmp_ln696_reg_1572_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter3_reg,
    icmp_ln636_reg_1568_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5,
    icmp_ln696_reg_1572_pp1_iter4_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  output \ap_CS_fsm_reg[4] ;
  output FiltCoeff_0_0_ce0;
  output ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [15:0]q00;
  input grp_hscale_polyphase_fu_519_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input stream_scaled_full_n;
  input and_ln736_reg_1621_pp1_iter12_reg;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  input icmp_ln696_reg_1572_pp1_iter12_reg;
  input icmp_ln636_reg_1568_pp1_iter12_reg;
  input icmp_ln659_reg_1607;
  input icmp_ln647_reg_1581;
  input stream_upsampled_empty_n;
  input ap_enable_reg_pp1_iter3;
  input \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln696_reg_1572_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter3_reg;
  input icmp_ln636_reg_1568_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5;
  input icmp_ln696_reg_1572_pp1_iter4_reg;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;

  wire \ArrayLoc_0_reg_1616_pp1_iter3_reg[1]_i_2_n_4 ;
  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire and_ln736_reg_1621_pp1_iter12_reg;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ;
  wire \and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire grp_hscale_polyphase_fu_519_ap_start_reg;
  wire icmp_ln636_reg_1568_pp1_iter12_reg;
  wire icmp_ln636_reg_1568_pp1_iter3_reg;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln647_reg_1581;
  wire icmp_ln659_reg_1607;
  wire icmp_ln696_reg_1572_pp1_iter12_reg;
  wire icmp_ln696_reg_1572_pp1_iter3_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire p_reg_reg_i_10_n_4;
  wire [15:0]q00;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire [7:0]tmp_2_fu_683_p10;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h3333333333332333)) 
    \ArrayLoc_0_reg_1616_pp1_iter3_reg[1]_i_1 
       (.I0(stream_scaled_full_n),
        .I1(\ArrayLoc_0_reg_1616_pp1_iter3_reg[1]_i_2_n_4 ),
        .I2(and_ln736_reg_1621_pp1_iter12_reg),
        .I3(\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0 ),
        .I4(icmp_ln696_reg_1572_pp1_iter12_reg),
        .I5(icmp_ln636_reg_1568_pp1_iter12_reg),
        .O(ap_block_pp1_stage0_subdone));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ArrayLoc_0_reg_1616_pp1_iter3_reg[1]_i_2 
       (.I0(icmp_ln659_reg_1607),
        .I1(icmp_ln647_reg_1581),
        .I2(stream_upsampled_empty_n),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 ),
        .O(\ArrayLoc_0_reg_1616_pp1_iter3_reg[1]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    ap_ce_reg_i_1
       (.I0(Q[1]),
        .I1(ap_block_pp1_stage0_subdone),
        .O(\ap_CS_fsm_reg[4] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_2_fu_683_p10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[4] ),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_0_ce0),
        .CEB2(\ap_CS_fsm_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[4] ),
        .CEP(\ap_CS_fsm_reg[4] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    p_reg_reg_i_10
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(icmp_ln696_reg_1572_pp1_iter3_reg),
        .I2(icmp_ln636_reg_1568_pp1_iter3_reg),
        .I3(icmp_ln636_reg_1568_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(icmp_ln696_reg_1572_pp1_iter4_reg),
        .O(p_reg_reg_i_10_n_4));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1__4
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(p_reg_reg_i_10_n_4),
        .I2(grp_hscale_polyphase_fu_519_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(FiltCoeff_0_0_ce0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1[7]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[7]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[7]),
        .O(tmp_2_fu_683_p10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1[6]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[6]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[6]),
        .O(tmp_2_fu_683_p10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1[5]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[5]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[5]),
        .O(tmp_2_fu_683_p10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1[4]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[4]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[4]),
        .O(tmp_2_fu_683_p10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1[3]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[3]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[3]),
        .O(tmp_2_fu_683_p10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1[2]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[2]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[2]),
        .O(tmp_2_fu_683_p10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1[1]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[1]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[1]),
        .O(tmp_2_fu_683_p10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1[0]),
        .I2(p_reg_reg_2[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_2[0]),
        .I5(p_reg_reg_4[0]),
        .O(tmp_2_fu_683_p10[0]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_39
   (P,
    p_reg_reg_0,
    FiltCoeff_0_0_ce0,
    ap_clk,
    q00,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output [23:0]P;
  input p_reg_reg_0;
  input FiltCoeff_0_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;

  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [15:0]q00;
  wire [7:0]tmp_1_fu_549_p10;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_1_fu_549_p10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[7]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[7]),
        .O(tmp_1_fu_549_p10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__5
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[6]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[6]),
        .O(tmp_1_fu_549_p10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[5]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[5]),
        .O(tmp_1_fu_549_p10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[4]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[4]),
        .O(tmp_1_fu_549_p10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[3]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[3]),
        .O(tmp_1_fu_549_p10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[2]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[2]),
        .O(tmp_1_fu_549_p10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[1]),
        .O(tmp_1_fu_549_p10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[0]),
        .O(tmp_1_fu_549_p10[0]));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_40
   (P,
    p_reg_reg_0,
    FiltCoeff_0_0_ce0,
    ap_clk,
    q00,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output [23:0]P;
  input p_reg_reg_0;
  input FiltCoeff_0_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;

  wire FiltCoeff_0_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [15:0]q00;
  wire [7:0]tmp_fu_367_p10;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_367_p10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__4
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[7]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[7]),
        .O(tmp_fu_367_p10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[6]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[6]),
        .O(tmp_fu_367_p10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[5]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[5]),
        .O(tmp_fu_367_p10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[4]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[4]),
        .O(tmp_fu_367_p10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[3]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[3]),
        .O(tmp_fu_367_p10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[2]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[2]),
        .O(tmp_fu_367_p10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[1]),
        .O(tmp_fu_367_p10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_3[0]),
        .I5(p_reg_reg_5[0]),
        .O(tmp_fu_367_p10[0]));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1
   (P,
    p_reg_reg,
    FiltCoeff_1_0_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input FiltCoeff_1_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_38 bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_19
   (P,
    p_reg_reg,
    FiltCoeff_1_0_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input FiltCoeff_1_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_37 bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_20
   (P,
    FiltCoeff_1_0_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_2,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_1572_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5,
    icmp_ln696_reg_1572_pp1_iter4_reg);
  output [24:0]P;
  output FiltCoeff_1_0_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_2;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_1572_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5;
  input icmp_ln696_reg_1572_pp1_iter4_reg;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_0_ce0(FiltCoeff_1_0_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .icmp_ln636_reg_1568_pp1_iter4_reg(icmp_ln636_reg_1568_pp1_iter4_reg),
        .icmp_ln636_reg_1568_pp1_iter5_reg(icmp_ln636_reg_1568_pp1_iter5_reg),
        .icmp_ln696_reg_1572_pp1_iter4_reg(icmp_ln696_reg_1572_pp1_iter4_reg),
        .icmp_ln696_reg_1572_pp1_iter5_reg(icmp_ln696_reg_1572_pp1_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
   (P,
    FiltCoeff_1_0_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_3,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_1572_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5,
    icmp_ln696_reg_1572_pp1_iter4_reg);
  output [24:0]P;
  output FiltCoeff_1_0_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_3;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_1572_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5;
  input icmp_ln696_reg_1572_pp1_iter4_reg;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire icmp_ln636_reg_1568_pp1_iter4_reg;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter4_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_i_2_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_i_2_n_4),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(p_reg_reg_3),
        .O(FiltCoeff_1_0_ce0));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    p_reg_reg_i_2
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(icmp_ln696_reg_1572_pp1_iter5_reg),
        .I2(icmp_ln636_reg_1568_pp1_iter5_reg),
        .I3(icmp_ln636_reg_1568_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(icmp_ln696_reg_1572_pp1_iter4_reg),
        .O(p_reg_reg_i_2_n_4));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_37
   (P,
    p_reg_reg_0,
    FiltCoeff_1_0_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input FiltCoeff_1_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_38
   (P,
    p_reg_reg_0,
    FiltCoeff_1_0_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input FiltCoeff_1_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;

  wire FiltCoeff_1_0_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1
   (PCOUT,
    p_reg_reg,
    FiltCoeff_2_0_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    P);
  output [47:0]PCOUT;
  input p_reg_reg;
  input FiltCoeff_2_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_36 bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_21
   (PCOUT,
    p_reg_reg,
    FiltCoeff_2_0_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    P);
  output [47:0]PCOUT;
  input p_reg_reg;
  input FiltCoeff_2_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_35 bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_22
   (PCOUT,
    FiltCoeff_2_0_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_1,
    ap_enable_reg_pp1_iter7,
    icmp_ln636_reg_1568_pp1_iter6_reg,
    icmp_ln696_reg_1572_pp1_iter6_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_1572_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter5_reg);
  output [47:0]PCOUT;
  output FiltCoeff_2_0_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_1;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln636_reg_1568_pp1_iter6_reg;
  input icmp_ln696_reg_1572_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_1572_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter5_reg;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_0_ce0(FiltCoeff_2_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .icmp_ln636_reg_1568_pp1_iter5_reg(icmp_ln636_reg_1568_pp1_iter5_reg),
        .icmp_ln636_reg_1568_pp1_iter6_reg(icmp_ln636_reg_1568_pp1_iter6_reg),
        .icmp_ln696_reg_1572_pp1_iter5_reg(icmp_ln696_reg_1572_pp1_iter5_reg),
        .icmp_ln696_reg_1572_pp1_iter6_reg(icmp_ln696_reg_1572_pp1_iter6_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
   (PCOUT,
    FiltCoeff_2_0_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_2,
    ap_enable_reg_pp1_iter7,
    icmp_ln636_reg_1568_pp1_iter6_reg,
    icmp_ln696_reg_1572_pp1_iter6_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_1572_pp1_iter5_reg,
    icmp_ln636_reg_1568_pp1_iter5_reg);
  output [47:0]PCOUT;
  output FiltCoeff_2_0_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_2;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln636_reg_1568_pp1_iter6_reg;
  input icmp_ln696_reg_1572_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_1572_pp1_iter5_reg;
  input icmp_ln636_reg_1568_pp1_iter5_reg;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire icmp_ln636_reg_1568_pp1_iter5_reg;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter5_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_i_2__0_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1__2
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_i_2__0_n_4),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(p_reg_reg_2),
        .O(FiltCoeff_2_0_ce0));
  LUT6 #(
    .INIT(64'h020202020202FF02)) 
    p_reg_reg_i_2__0
       (.I0(ap_enable_reg_pp1_iter7),
        .I1(icmp_ln636_reg_1568_pp1_iter6_reg),
        .I2(icmp_ln696_reg_1572_pp1_iter6_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln696_reg_1572_pp1_iter5_reg),
        .I5(icmp_ln636_reg_1568_pp1_iter5_reg),
        .O(p_reg_reg_i_2__0_n_4));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_35
   (PCOUT,
    p_reg_reg_0,
    FiltCoeff_2_0_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    P);
  output [47:0]PCOUT;
  input p_reg_reg_0;
  input FiltCoeff_2_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_36
   (PCOUT,
    p_reg_reg_0,
    FiltCoeff_2_0_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    P);
  output [47:0]PCOUT;
  input p_reg_reg_0;
  input FiltCoeff_2_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_0_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1
   (P,
    p_reg_reg,
    FiltCoeff_3_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_3_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_34 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_23
   (P,
    p_reg_reg,
    FiltCoeff_3_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_3_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_33 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_24
   (P,
    FiltCoeff_3_0_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter8,
    icmp_ln636_reg_1568_pp1_iter7_reg,
    icmp_ln696_reg_1572_pp1_iter7_reg,
    ap_enable_reg_pp1_iter7,
    icmp_ln636_reg_1568_pp1_iter6_reg,
    icmp_ln696_reg_1572_pp1_iter6_reg);
  output [25:0]P;
  output FiltCoeff_3_0_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln636_reg_1568_pp1_iter7_reg;
  input icmp_ln696_reg_1572_pp1_iter7_reg;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln636_reg_1568_pp1_iter6_reg;
  input icmp_ln696_reg_1572_pp1_iter6_reg;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_0_ce0(FiltCoeff_3_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .icmp_ln636_reg_1568_pp1_iter6_reg(icmp_ln636_reg_1568_pp1_iter6_reg),
        .icmp_ln636_reg_1568_pp1_iter7_reg(icmp_ln636_reg_1568_pp1_iter7_reg),
        .icmp_ln696_reg_1572_pp1_iter6_reg(icmp_ln696_reg_1572_pp1_iter6_reg),
        .icmp_ln696_reg_1572_pp1_iter7_reg(icmp_ln696_reg_1572_pp1_iter7_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
   (P,
    FiltCoeff_3_0_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter8,
    icmp_ln636_reg_1568_pp1_iter7_reg,
    icmp_ln696_reg_1572_pp1_iter7_reg,
    ap_enable_reg_pp1_iter7,
    icmp_ln636_reg_1568_pp1_iter6_reg,
    icmp_ln696_reg_1572_pp1_iter6_reg);
  output [25:0]P;
  output FiltCoeff_3_0_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln636_reg_1568_pp1_iter7_reg;
  input icmp_ln696_reg_1572_pp1_iter7_reg;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln636_reg_1568_pp1_iter6_reg;
  input icmp_ln696_reg_1572_pp1_iter6_reg;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire icmp_ln636_reg_1568_pp1_iter6_reg;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter6_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_i_2__1_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1__1
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_i_2__1_n_4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(FiltCoeff_3_0_ce0));
  LUT6 #(
    .INIT(64'h020202020202FF02)) 
    p_reg_reg_i_2__1
       (.I0(ap_enable_reg_pp1_iter8),
        .I1(icmp_ln636_reg_1568_pp1_iter7_reg),
        .I2(icmp_ln696_reg_1572_pp1_iter7_reg),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(icmp_ln636_reg_1568_pp1_iter6_reg),
        .I5(icmp_ln696_reg_1572_pp1_iter6_reg),
        .O(p_reg_reg_i_2__1_n_4));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_33
   (P,
    p_reg_reg_0,
    FiltCoeff_3_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_3_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_34
   (P,
    p_reg_reg_0,
    FiltCoeff_3_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_3_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_3_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1
   (PCOUT,
    p_reg_reg,
    FiltCoeff_4_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    P);
  output [47:0]PCOUT;
  input p_reg_reg;
  input FiltCoeff_4_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]P;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_32 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_25
   (PCOUT,
    p_reg_reg,
    FiltCoeff_4_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    P);
  output [47:0]PCOUT;
  input p_reg_reg;
  input FiltCoeff_4_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]P;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_31 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_26
   (PCOUT,
    FiltCoeff_4_0_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    P,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter9,
    icmp_ln636_reg_1568_pp1_iter8_reg,
    icmp_ln696_reg_1572_pp1_iter8_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln636_reg_1568_pp1_iter7_reg,
    icmp_ln696_reg_1572_pp1_iter7_reg);
  output [47:0]PCOUT;
  output FiltCoeff_4_0_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]P;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter9;
  input icmp_ln636_reg_1568_pp1_iter8_reg;
  input icmp_ln696_reg_1572_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln636_reg_1568_pp1_iter7_reg;
  input icmp_ln696_reg_1572_pp1_iter7_reg;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_0_ce0(FiltCoeff_4_0_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_1568_pp1_iter7_reg(icmp_ln636_reg_1568_pp1_iter7_reg),
        .icmp_ln636_reg_1568_pp1_iter8_reg(icmp_ln636_reg_1568_pp1_iter8_reg),
        .icmp_ln696_reg_1572_pp1_iter7_reg(icmp_ln696_reg_1572_pp1_iter7_reg),
        .icmp_ln696_reg_1572_pp1_iter8_reg(icmp_ln696_reg_1572_pp1_iter8_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
   (PCOUT,
    FiltCoeff_4_0_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    P,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter9,
    icmp_ln636_reg_1568_pp1_iter8_reg,
    icmp_ln696_reg_1572_pp1_iter8_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln636_reg_1568_pp1_iter7_reg,
    icmp_ln696_reg_1572_pp1_iter7_reg);
  output [47:0]PCOUT;
  output FiltCoeff_4_0_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]P;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter9;
  input icmp_ln636_reg_1568_pp1_iter8_reg;
  input icmp_ln696_reg_1572_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln636_reg_1568_pp1_iter7_reg;
  input icmp_ln696_reg_1572_pp1_iter7_reg;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln636_reg_1568_pp1_iter7_reg;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter7_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_i_2__2_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_i_2__2_n_4),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(FiltCoeff_4_0_ce0));
  LUT6 #(
    .INIT(64'h020202020202FF02)) 
    p_reg_reg_i_2__2
       (.I0(ap_enable_reg_pp1_iter9),
        .I1(icmp_ln636_reg_1568_pp1_iter8_reg),
        .I2(icmp_ln696_reg_1572_pp1_iter8_reg),
        .I3(ap_enable_reg_pp1_iter8),
        .I4(icmp_ln636_reg_1568_pp1_iter7_reg),
        .I5(icmp_ln696_reg_1572_pp1_iter7_reg),
        .O(p_reg_reg_i_2__2_n_4));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_31
   (PCOUT,
    p_reg_reg_0,
    FiltCoeff_4_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    P);
  output [47:0]PCOUT;
  input p_reg_reg_0;
  input FiltCoeff_4_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]P;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_32
   (PCOUT,
    p_reg_reg_0,
    FiltCoeff_4_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    P);
  output [47:0]PCOUT;
  input p_reg_reg_0;
  input FiltCoeff_4_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]P;

  wire [7:0]A;
  wire FiltCoeff_4_0_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1
   (in,
    p_reg_reg,
    FiltCoeff_5_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT);
  output [7:0]in;
  input p_reg_reg;
  input FiltCoeff_5_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]in;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_30 bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_27
   (in,
    p_reg_reg,
    FiltCoeff_5_0_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT);
  output [7:0]in;
  input p_reg_reg;
  input FiltCoeff_5_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]in;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_29 bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_28
   (FiltCoeff_5_0_ce0,
    in,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter10,
    icmp_ln636_reg_1568_pp1_iter9_reg,
    icmp_ln696_reg_1572_pp1_iter9_reg,
    ap_enable_reg_pp1_iter9,
    icmp_ln636_reg_1568_pp1_iter8_reg,
    icmp_ln696_reg_1572_pp1_iter8_reg);
  output FiltCoeff_5_0_ce0;
  output [7:0]in;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln636_reg_1568_pp1_iter9_reg;
  input icmp_ln696_reg_1572_pp1_iter9_reg;
  input ap_enable_reg_pp1_iter9;
  input icmp_ln636_reg_1568_pp1_iter8_reg;
  input icmp_ln696_reg_1572_pp1_iter8_reg;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln636_reg_1568_pp1_iter9_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter9_reg;
  wire [7:0]in;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;

  bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_0_ce0(FiltCoeff_5_0_ce0),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_1568_pp1_iter8_reg(icmp_ln636_reg_1568_pp1_iter8_reg),
        .icmp_ln636_reg_1568_pp1_iter9_reg(icmp_ln636_reg_1568_pp1_iter9_reg),
        .icmp_ln696_reg_1572_pp1_iter8_reg(icmp_ln696_reg_1572_pp1_iter8_reg),
        .icmp_ln696_reg_1572_pp1_iter9_reg(icmp_ln696_reg_1572_pp1_iter9_reg),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
   (FiltCoeff_5_0_ce0,
    in,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_enable_reg_pp1_iter10,
    icmp_ln636_reg_1568_pp1_iter9_reg,
    icmp_ln696_reg_1572_pp1_iter9_reg,
    ap_enable_reg_pp1_iter9,
    icmp_ln636_reg_1568_pp1_iter8_reg,
    icmp_ln696_reg_1572_pp1_iter8_reg);
  output FiltCoeff_5_0_ce0;
  output [7:0]in;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln636_reg_1568_pp1_iter9_reg;
  input icmp_ln696_reg_1572_pp1_iter9_reg;
  input ap_enable_reg_pp1_iter9;
  input icmp_ln636_reg_1568_pp1_iter8_reg;
  input icmp_ln696_reg_1572_pp1_iter8_reg;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire \SRL_SIG_reg[15][16]_srl16_i_2_n_4 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter9;
  wire [26:26]grp_fu_1268_p3;
  wire icmp_ln636_reg_1568_pp1_iter8_reg;
  wire icmp_ln636_reg_1568_pp1_iter9_reg;
  wire icmp_ln696_reg_1572_pp1_iter8_reg;
  wire icmp_ln696_reg_1572_pp1_iter9_reg;
  wire [7:0]in;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_i_2__3_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_8_fu_1047_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][16]_srl16_i_2 
       (.I0(tmp_8_fu_1047_p4[0]),
        .I1(tmp_8_fu_1047_p4[1]),
        .I2(tmp_8_fu_1047_p4[2]),
        .I3(tmp_8_fu_1047_p4[3]),
        .I4(tmp_8_fu_1047_p4[4]),
        .I5(tmp_8_fu_1047_p4[5]),
        .O(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__2 
       (.I0(grp_fu_1268_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(in[7]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1268_p3,tmp_8_fu_1047_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF808080)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_i_2__3_n_4),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(FiltCoeff_5_0_ce0));
  LUT6 #(
    .INIT(64'h020202020202FF02)) 
    p_reg_reg_i_2__3
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln636_reg_1568_pp1_iter9_reg),
        .I2(icmp_ln696_reg_1572_pp1_iter9_reg),
        .I3(ap_enable_reg_pp1_iter9),
        .I4(icmp_ln636_reg_1568_pp1_iter8_reg),
        .I5(icmp_ln696_reg_1572_pp1_iter8_reg),
        .O(p_reg_reg_i_2__3_n_4));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_29
   (in,
    p_reg_reg_0,
    FiltCoeff_5_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT);
  output [7:0]in;
  input p_reg_reg_0;
  input FiltCoeff_5_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire \SRL_SIG_reg[15][8]_srl16_i_2_n_4 ;
  wire ap_clk;
  wire [26:26]grp_fu_1257_p3;
  wire [7:0]in;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_6_fu_988_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(tmp_6_fu_988_p4[0]),
        .I1(tmp_6_fu_988_p4[1]),
        .I2(tmp_6_fu_988_p4[2]),
        .I3(tmp_6_fu_988_p4[3]),
        .I4(tmp_6_fu_988_p4[4]),
        .I5(tmp_6_fu_988_p4[5]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__2 
       (.I0(grp_fu_1257_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(in[1]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1257_p3,tmp_6_fu_988_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_30
   (in,
    p_reg_reg_0,
    FiltCoeff_5_0_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    PCOUT);
  output [7:0]in;
  input p_reg_reg_0;
  input FiltCoeff_5_0_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire FiltCoeff_5_0_ce0;
  wire [47:0]PCOUT;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_4 ;
  wire ap_clk;
  wire [26:26]grp_fu_1246_p3;
  wire [7:0]in;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_4_fu_929_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__3 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(tmp_4_fu_929_p4[0]),
        .I1(tmp_4_fu_929_p4[1]),
        .I2(tmp_4_fu_929_p4[2]),
        .I3(tmp_4_fu_929_p4[3]),
        .I4(tmp_4_fu_929_p4[4]),
        .I5(tmp_4_fu_929_p4[5]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__2 
       (.I0(grp_fu_1246_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(in[7]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_0_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1246_p3,tmp_4_fu_929_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_reg_ap_uint_9_s
   (\ReadEn_reg_469_reg[0] ,
    p_4_in,
    D,
    \d_read_reg_22_reg[5]_0 ,
    out,
    p_36_in,
    ap_clk,
    \ReadEn_1_reg_505_reg[0] ,
    \ReadEn_1_reg_505_reg[0]_0 ,
    ap_enable_reg_pp1_iter3,
    ReadEn_1_reg_505,
    ReadEn_1_reg_50517_out,
    CO,
    \d_read_reg_22_reg[8]_0 ,
    A);
  output \ReadEn_reg_469_reg[0] ;
  output p_4_in;
  output [1:0]D;
  output [5:0]\d_read_reg_22_reg[5]_0 ;
  output [15:0]out;
  input p_36_in;
  input ap_clk;
  input \ReadEn_1_reg_505_reg[0] ;
  input \ReadEn_1_reg_505_reg[0]_0 ;
  input ap_enable_reg_pp1_iter3;
  input [0:0]ReadEn_1_reg_505;
  input ReadEn_1_reg_50517_out;
  input [0:0]CO;
  input [8:0]\d_read_reg_22_reg[8]_0 ;
  input [15:0]A;

  wire [15:0]A;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]ReadEn_1_reg_505;
  wire ReadEn_1_reg_50517_out;
  wire \ReadEn_1_reg_505[0]_i_4_n_4 ;
  wire \ReadEn_1_reg_505_reg[0] ;
  wire \ReadEn_1_reg_505_reg[0]_0 ;
  wire \ReadEn_reg_469_reg[0] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter3;
  wire [8:0]ap_return_int_reg;
  wire [8:0]d_read_reg_22;
  wire [5:0]\d_read_reg_22_reg[5]_0 ;
  wire [8:0]\d_read_reg_22_reg[8]_0 ;
  wire [15:0]out;
  wire p_36_in;
  wire p_4_in;
  wire \xReadPos_2_reg_491[3]_i_2_n_4 ;
  wire \xReadPos_2_reg_491_reg[11]_i_1_n_4 ;
  wire \xReadPos_2_reg_491_reg[11]_i_1_n_5 ;
  wire \xReadPos_2_reg_491_reg[11]_i_1_n_6 ;
  wire \xReadPos_2_reg_491_reg[11]_i_1_n_7 ;
  wire \xReadPos_2_reg_491_reg[15]_i_1_n_5 ;
  wire \xReadPos_2_reg_491_reg[15]_i_1_n_6 ;
  wire \xReadPos_2_reg_491_reg[15]_i_1_n_7 ;
  wire \xReadPos_2_reg_491_reg[3]_i_1_n_4 ;
  wire \xReadPos_2_reg_491_reg[3]_i_1_n_5 ;
  wire \xReadPos_2_reg_491_reg[3]_i_1_n_6 ;
  wire \xReadPos_2_reg_491_reg[3]_i_1_n_7 ;
  wire \xReadPos_2_reg_491_reg[7]_i_1_n_4 ;
  wire \xReadPos_2_reg_491_reg[7]_i_1_n_5 ;
  wire \xReadPos_2_reg_491_reg[7]_i_1_n_6 ;
  wire \xReadPos_2_reg_491_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_xReadPos_2_reg_491_reg[15]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ArrayLoc_0_reg_1616[0]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ArrayLoc_0_reg_1616[1]_i_2 
       (.I0(d_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[7]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .O(\d_read_reg_22_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[1]),
        .O(\d_read_reg_22_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[2]),
        .O(\d_read_reg_22_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[3]),
        .O(\d_read_reg_22_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[4]),
        .O(\d_read_reg_22_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_1611[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .O(\d_read_reg_22_reg[5]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \ReadEn_1_reg_505[0]_i_2 
       (.I0(\ReadEn_1_reg_505_reg[0] ),
        .I1(\ReadEn_1_reg_505_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(ReadEn_1_reg_505),
        .I4(ReadEn_1_reg_50517_out),
        .I5(\ReadEn_1_reg_505[0]_i_4_n_4 ),
        .O(\ReadEn_reg_469_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \ReadEn_1_reg_505[0]_i_4 
       (.I0(ap_return_int_reg[7]),
        .I1(d_read_reg_22[7]),
        .I2(ap_return_int_reg[6]),
        .I3(ap_ce_reg),
        .I4(d_read_reg_22[6]),
        .O(\ReadEn_1_reg_505[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2230)) 
    \and_ln736_reg_1621[0]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(CO),
        .I2(ap_return_int_reg[8]),
        .I3(ap_ce_reg),
        .O(p_4_in));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_36_in),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFBBFCB8)) 
    \xReadPos_2_reg_491[3]_i_2 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .I3(d_read_reg_22[7]),
        .I4(ap_return_int_reg[7]),
        .I5(ReadEn_1_reg_50517_out),
        .O(\xReadPos_2_reg_491[3]_i_2_n_4 ));
  CARRY4 \xReadPos_2_reg_491_reg[11]_i_1 
       (.CI(\xReadPos_2_reg_491_reg[7]_i_1_n_4 ),
        .CO({\xReadPos_2_reg_491_reg[11]_i_1_n_4 ,\xReadPos_2_reg_491_reg[11]_i_1_n_5 ,\xReadPos_2_reg_491_reg[11]_i_1_n_6 ,\xReadPos_2_reg_491_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out[11:8]),
        .S(A[11:8]));
  CARRY4 \xReadPos_2_reg_491_reg[15]_i_1 
       (.CI(\xReadPos_2_reg_491_reg[11]_i_1_n_4 ),
        .CO({\NLW_xReadPos_2_reg_491_reg[15]_i_1_CO_UNCONNECTED [3],\xReadPos_2_reg_491_reg[15]_i_1_n_5 ,\xReadPos_2_reg_491_reg[15]_i_1_n_6 ,\xReadPos_2_reg_491_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out[15:12]),
        .S(A[15:12]));
  CARRY4 \xReadPos_2_reg_491_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xReadPos_2_reg_491_reg[3]_i_1_n_4 ,\xReadPos_2_reg_491_reg[3]_i_1_n_5 ,\xReadPos_2_reg_491_reg[3]_i_1_n_6 ,\xReadPos_2_reg_491_reg[3]_i_1_n_7 }),
        .CYINIT(\xReadPos_2_reg_491[3]_i_2_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out[3:0]),
        .S(A[3:0]));
  CARRY4 \xReadPos_2_reg_491_reg[7]_i_1 
       (.CI(\xReadPos_2_reg_491_reg[3]_i_1_n_4 ),
        .CO({\xReadPos_2_reg_491_reg[7]_i_1_n_4 ,\xReadPos_2_reg_491_reg[7]_i_1_n_5 ,\xReadPos_2_reg_491_reg[7]_i_1_n_6 ,\xReadPos_2_reg_491_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out[7:4]),
        .S(A[7:4]));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    \sof_reg_213_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    D,
    \icmp_ln1351_reg_531_reg[0] ,
    SR,
    MultiPixStream2AXIvideo_U0_ap_done,
    E,
    \ap_CS_fsm_reg[4]_0 ,
    \icmp_ln1351_reg_531_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    mOutPtr110_out,
    \B_V_data_1_state_reg[0]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_rst_n,
    ap_enable_reg_pp1_iter2_reg,
    sof_reg_213,
    sof_2_reg_238,
    \sof_2_reg_238_reg[0] ,
    \icmp_ln1351_reg_531_reg[0]_1 ,
    Q,
    m_axis_video_TREADY,
    \icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ,
    stream_out_420_empty_n,
    \j_reg_227_reg[10] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \axi_last_V_reg_535_reg[0] ,
    axi_last_V_reg_535,
    \mOutPtr_reg[4] ,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter0_reg_0;
  output \sof_reg_213_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output [3:0]D;
  output \icmp_ln1351_reg_531_reg[0] ;
  output [0:0]SR;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]E;
  output \ap_CS_fsm_reg[4]_0 ;
  output \icmp_ln1351_reg_531_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output mOutPtr110_out;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[4]_2 ;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter2_reg;
  input sof_reg_213;
  input sof_2_reg_238;
  input \sof_2_reg_238_reg[0] ;
  input [0:0]\icmp_ln1351_reg_531_reg[0]_1 ;
  input [4:0]Q;
  input m_axis_video_TREADY;
  input \icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ;
  input stream_out_420_empty_n;
  input [0:0]\j_reg_227_reg[10] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]\axi_last_V_reg_535_reg[0] ;
  input axi_last_V_reg_535;
  input \mOutPtr_reg[4] ;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [3:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_2_n_4 ;
  wire \ap_CS_fsm[5]_i_2__1_n_4 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire [0:0]\ap_CS_fsm_reg[4]_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_rst_n;
  wire axi_last_V_reg_535;
  wire [0:0]\axi_last_V_reg_535_reg[0] ;
  wire \icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ;
  wire \icmp_ln1351_reg_531_reg[0] ;
  wire \icmp_ln1351_reg_531_reg[0]_0 ;
  wire [0:0]\icmp_ln1351_reg_531_reg[0]_1 ;
  wire [0:0]\j_reg_227_reg[10] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire sof_2_reg_238;
  wire \sof_2_reg_238_reg[0] ;
  wire sof_reg_213;
  wire \sof_reg_213_reg[0] ;
  wire stream_out_420_empty_n;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln1351_reg_531_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\icmp_ln1351_reg_531_reg[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(Q[3]),
        .I3(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .O(\icmp_ln1351_reg_531_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\icmp_ln1351_reg_531_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAA8AFFFF)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\j_reg_227_reg[10] ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h040404040FFF0404)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(\sof_2_reg_238_reg[0] ),
        .I1(ap_enable_reg_pp1_iter2_reg),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(stream_out_420_empty_n),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm[5]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hDF00DFDF00000000)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(\icmp_ln1351_reg_531_reg[0]_1 ),
        .I1(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_4 ),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'hC0A000A0)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I4(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'hF000880000008800)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_enable_reg_pp1_iter2_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I5(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_535[0]_i_1 
       (.I0(\axi_last_V_reg_535_reg[0] ),
        .I1(\icmp_ln1351_reg_531_reg[0]_1 ),
        .I2(Q[3]),
        .I3(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I4(axi_last_V_reg_535),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \i_2_reg_517[9]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1351_reg_531[0]_i_1 
       (.I0(\icmp_ln1351_reg_531_reg[0]_1 ),
        .I1(Q[3]),
        .I2(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I3(\icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1351_reg_531_pp1_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1351_reg_531_pp1_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I3(\sof_2_reg_238_reg[0] ),
        .O(\icmp_ln1351_reg_531_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \int_isr[0]_i_3 
       (.I0(\j_reg_227_reg[10] ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    \j_reg_227[10]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(Q[2]),
        .I4(\j_reg_227_reg[10] ),
        .O(SR));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_227[10]_i_2 
       (.I0(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I1(Q[3]),
        .I2(\icmp_ln1351_reg_531_reg[0]_1 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(Q[2]),
        .I4(\j_reg_227_reg[10] ),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\B_V_data_1_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4__1 
       (.I0(\icmp_ln1351_reg_531_reg[0] ),
        .I1(stream_out_420_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
  LUT6 #(
    .INIT(64'hCCCCCC0CAAAAAAAA)) 
    \sof_2_reg_238[0]_i_1 
       (.I0(sof_reg_213),
        .I1(sof_2_reg_238),
        .I2(ap_enable_reg_pp1_iter2_reg),
        .I3(\sof_2_reg_238_reg[0] ),
        .I4(\ap_CS_fsm[5]_i_2__1_n_4 ),
        .I5(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(\sof_reg_213_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_regslice_both" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both_49
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp1_iter1_reg,
    internal_full_n_reg,
    \sof_5_reg_254_reg[0] ,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    D,
    E,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[6] ,
    p_18_in,
    ap_rst_n_0,
    ap_rst_n_1,
    \icmp_ln1244_reg_472_reg[0] ,
    \icmp_ln1244_reg_472_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \axi_data_V_8_reg_286_reg[23] ,
    \icmp_ln1244_reg_472_reg[0]_1 ,
    \ap_CS_fsm_reg[5] ,
    \axi_data_V_3_reg_275_reg[23] ,
    \icmp_ln1219_reg_493_reg[0] ,
    \eol_reg_242_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \sof_reg_171_reg[0] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    SS,
    ap_clk,
    SR,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    CO,
    ap_rst_n,
    sof_5_reg_254,
    sof_4_reg_193,
    Q,
    ap_enable_reg_pp1_iter0_reg,
    \icmp_ln1219_reg_493_reg[0]_0 ,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_rd_reg_1,
    stream_in_full_n,
    \pix_val_V_1_2_reg_506_reg[0] ,
    \axi_data_V_8_reg_286_reg[23]_0 ,
    \axi_data_V_8_reg_286_reg[23]_1 ,
    \axi_data_V_8_reg_286_reg[23]_2 ,
    \eol_reg_242_reg[0]_0 ,
    eol_reg_242,
    axi_last_V_9_reg_323,
    sof_reg_171,
    B_V_data_1_sel,
    B_V_data_1_sel_0,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp1_iter1_reg;
  output internal_full_n_reg;
  output \sof_5_reg_254_reg[0] ;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[6] ;
  output p_18_in;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [7:0]\icmp_ln1244_reg_472_reg[0] ;
  output [7:0]\icmp_ln1244_reg_472_reg[0]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output [23:0]\axi_data_V_8_reg_286_reg[23] ;
  output [7:0]\icmp_ln1244_reg_472_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [23:0]\axi_data_V_3_reg_275_reg[23] ;
  output \icmp_ln1219_reg_493_reg[0] ;
  output \eol_reg_242_reg[0] ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \sof_reg_171_reg[0] ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  input [0:0]SS;
  input ap_clk;
  input [0:0]SR;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]CO;
  input ap_rst_n;
  input sof_5_reg_254;
  input sof_4_reg_193;
  input [4:0]Q;
  input [0:0]ap_enable_reg_pp1_iter0_reg;
  input \icmp_ln1219_reg_493_reg[0]_0 ;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[0]_2 ;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_3 ;
  input B_V_data_1_sel_rd_reg_1;
  input stream_in_full_n;
  input \pix_val_V_1_2_reg_506_reg[0] ;
  input [23:0]\axi_data_V_8_reg_286_reg[23]_0 ;
  input \axi_data_V_8_reg_286_reg[23]_1 ;
  input [23:0]\axi_data_V_8_reg_286_reg[23]_2 ;
  input \eol_reg_242_reg[0]_0 ;
  input eol_reg_242;
  input axi_last_V_9_reg_323;
  input sof_reg_171;
  input B_V_data_1_sel;
  input B_V_data_1_sel_0;
  input [23:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_rd_i_2_n_4;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state[0]_i_2_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_2_n_4;
  wire [0:0]ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire [23:0]\axi_data_V_3_reg_275_reg[23] ;
  wire \axi_data_V_8_reg_286[23]_i_4_n_4 ;
  wire [23:0]\axi_data_V_8_reg_286_reg[23] ;
  wire [23:0]\axi_data_V_8_reg_286_reg[23]_0 ;
  wire \axi_data_V_8_reg_286_reg[23]_1 ;
  wire [23:0]\axi_data_V_8_reg_286_reg[23]_2 ;
  wire axi_last_V_9_reg_323;
  wire eol_reg_242;
  wire \eol_reg_242_reg[0] ;
  wire \eol_reg_242_reg[0]_0 ;
  wire \icmp_ln1219_reg_493_reg[0] ;
  wire \icmp_ln1219_reg_493_reg[0]_0 ;
  wire [7:0]\icmp_ln1244_reg_472_reg[0] ;
  wire [7:0]\icmp_ln1244_reg_472_reg[0]_0 ;
  wire [7:0]\icmp_ln1244_reg_472_reg[0]_1 ;
  wire internal_full_n_reg;
  wire p_18_in;
  wire \pix_val_V_0_2_reg_501[0]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[0]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[1]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[1]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[2]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[2]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[3]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[3]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[4]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[4]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[5]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[5]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[6]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_501[6]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[7]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_501[7]_i_4_n_4 ;
  wire \pix_val_V_1_2_reg_506[0]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[1]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[2]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[3]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[4]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[5]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[6]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506[7]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_506_reg[0] ;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_reg_193;
  wire sof_5_reg_254;
  wire \sof_5_reg_254_reg[0] ;
  wire sof_reg_171;
  wire \sof_reg_171_reg[0] ;
  wire stream_in_full_n;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5551FFFFAAAE0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(p_18_in),
        .I2(CO),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5551FFFFAAAE0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(p_18_in),
        .I2(CO),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000EFFFFFFF10)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I1(CO),
        .I2(p_18_in),
        .I3(B_V_data_1_sel_rd_i_2_n_4),
        .I4(\sof_reg_171_reg[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h40)) 
    B_V_data_1_sel_rd_i_2
       (.I0(axi_last_V_9_reg_323),
        .I1(Q[4]),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_sel_rd_i_2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel__0),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state[0]_i_2_n_4 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state[0]_i_2_n_4 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[0]_2 ),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state[0]_i_2_n_4 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[0]_3 ),
        .I5(B_V_data_1_sel_rd_reg_1),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I1(CO),
        .I2(internal_full_n_reg),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\B_V_data_1_state[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(p_18_in),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[4]),
        .I1(axi_last_V_9_reg_323),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(sof_reg_171),
        .O(\ap_CS_fsm_reg[6] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(stream_in_full_n),
        .I1(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(Q[2]),
        .I4(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_reg),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(CO),
        .I4(internal_full_n_reg),
        .I5(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[2]),
        .I1(internal_full_n_reg),
        .I2(CO),
        .I3(ap_enable_reg_pp1_iter0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1111111111111F11)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_4_n_4 ),
        .I1(stream_in_full_n),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .O(\ap_CS_fsm[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(CO),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_4),
        .I2(ap_enable_reg_pp1_iter0_reg),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(internal_full_n_reg),
        .I1(Q[2]),
        .O(ap_enable_reg_pp1_iter0_i_2_n_4));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(SR),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(internal_full_n_reg),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \axi_data_V_3_reg_275[23]_i_1 
       (.I0(internal_full_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I4(ap_enable_reg_pp1_iter0_reg),
        .I5(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[0]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [0]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .O(\axi_data_V_3_reg_275_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[10]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [10]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .O(\axi_data_V_3_reg_275_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[11]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [11]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .O(\axi_data_V_3_reg_275_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[12]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [12]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .O(\axi_data_V_3_reg_275_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[13]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [13]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .O(\axi_data_V_3_reg_275_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[14]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [14]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .O(\axi_data_V_3_reg_275_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[15]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [15]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .O(\axi_data_V_3_reg_275_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[16]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [16]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .O(\axi_data_V_3_reg_275_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[17]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [17]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .O(\axi_data_V_3_reg_275_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[18]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [18]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .O(\axi_data_V_3_reg_275_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[19]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [19]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .O(\axi_data_V_3_reg_275_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[1]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [1]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .O(\axi_data_V_3_reg_275_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[20]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [20]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .O(\axi_data_V_3_reg_275_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[21]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [21]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .O(\axi_data_V_3_reg_275_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[22]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [22]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .O(\axi_data_V_3_reg_275_reg[23] [22]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \axi_data_V_4_reg_311[23]_i_1 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(Q[4]),
        .I3(axi_last_V_9_reg_323),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[23]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [23]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .O(\axi_data_V_3_reg_275_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[2]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [2]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .O(\axi_data_V_3_reg_275_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[3]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [3]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .O(\axi_data_V_3_reg_275_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[4]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [4]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .O(\axi_data_V_3_reg_275_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[5]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [5]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .O(\axi_data_V_3_reg_275_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[6]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [6]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .O(\axi_data_V_3_reg_275_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[7]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [7]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .O(\axi_data_V_3_reg_275_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[8]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [8]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .O(\axi_data_V_3_reg_275_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_311[9]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_2 [9]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .O(\axi_data_V_3_reg_275_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[0]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [0]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [0]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .O(\axi_data_V_8_reg_286_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[10]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [10]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [10]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .O(\axi_data_V_8_reg_286_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[11]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [11]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [11]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .O(\axi_data_V_8_reg_286_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[12]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [12]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [12]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .O(\axi_data_V_8_reg_286_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[13]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [13]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [13]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .O(\axi_data_V_8_reg_286_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[14]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [14]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [14]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .O(\axi_data_V_8_reg_286_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[15]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [15]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [15]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .O(\axi_data_V_8_reg_286_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[16]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [16]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [16]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .O(\axi_data_V_8_reg_286_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[17]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [17]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [17]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .O(\axi_data_V_8_reg_286_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[18]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [18]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [18]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .O(\axi_data_V_8_reg_286_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[19]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [19]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [19]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .O(\axi_data_V_8_reg_286_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[1]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [1]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [1]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .O(\axi_data_V_8_reg_286_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[20]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [20]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [20]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .O(\axi_data_V_8_reg_286_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[21]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [21]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [21]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .O(\axi_data_V_8_reg_286_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[22]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [22]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [22]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .O(\axi_data_V_8_reg_286_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_8_reg_286[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(internal_full_n_reg),
        .O(p_18_in));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[23]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [23]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [23]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .O(\axi_data_V_8_reg_286_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0080)) 
    \axi_data_V_8_reg_286[23]_i_4 
       (.I0(\eol_reg_242_reg[0]_0 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I4(eol_reg_242),
        .I5(sof_5_reg_254),
        .O(\axi_data_V_8_reg_286[23]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[2]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [2]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [2]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .O(\axi_data_V_8_reg_286_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[3]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [3]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [3]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .O(\axi_data_V_8_reg_286_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[4]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [4]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [4]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .O(\axi_data_V_8_reg_286_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[5]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [5]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [5]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .O(\axi_data_V_8_reg_286_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[6]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [6]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [6]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .O(\axi_data_V_8_reg_286_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[7]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [7]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [7]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .O(\axi_data_V_8_reg_286_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[8]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [8]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [8]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .O(\axi_data_V_8_reg_286_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_8_reg_286[9]_i_1 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [9]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [9]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(CO),
        .I5(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .O(\axi_data_V_8_reg_286_reg[23] [9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_147[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_159[0]_i_1 
       (.I0(sof_reg_171),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\sof_reg_171_reg[0] ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \eol_reg_242[0]_i_1 
       (.I0(eol_reg_242),
        .I1(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I2(\eol_reg_242_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter0_reg),
        .I4(Q[1]),
        .O(\eol_reg_242_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln1219_reg_493[0]_i_1 
       (.I0(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I1(internal_full_n_reg),
        .I2(Q[2]),
        .I3(CO),
        .O(\icmp_ln1219_reg_493_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_231[10]_i_2 
       (.I0(CO),
        .I1(Q[2]),
        .I2(internal_full_n_reg),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[0]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[0]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[0]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [16]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [16]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .O(\pix_val_V_0_2_reg_501[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[0]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [0]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [0]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .O(\pix_val_V_0_2_reg_501[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[1]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[1]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[1]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [17]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [17]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .O(\pix_val_V_0_2_reg_501[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[1]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [1]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [1]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .O(\pix_val_V_0_2_reg_501[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[2]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[2]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[2]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [18]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [18]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .O(\pix_val_V_0_2_reg_501[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[2]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [2]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [2]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .O(\pix_val_V_0_2_reg_501[2]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[3]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[3]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[3]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [19]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [19]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .O(\pix_val_V_0_2_reg_501[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[3]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [3]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [3]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .O(\pix_val_V_0_2_reg_501[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[4]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[4]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[4]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [20]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [20]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .O(\pix_val_V_0_2_reg_501[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[4]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [4]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [4]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .O(\pix_val_V_0_2_reg_501[4]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[5]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[5]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[5]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [21]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [21]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .O(\pix_val_V_0_2_reg_501[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[5]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [5]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [5]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .O(\pix_val_V_0_2_reg_501[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[6]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[6]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[6]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [22]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [22]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .O(\pix_val_V_0_2_reg_501[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[6]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [6]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [6]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .O(\pix_val_V_0_2_reg_501[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pix_val_V_0_2_reg_501[7]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .I2(internal_full_n_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_501[7]_i_2 
       (.I0(\pix_val_V_0_2_reg_501[7]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[7]_i_4_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[7]_i_3 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [23]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [23]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .O(\pix_val_V_0_2_reg_501[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_501[7]_i_4 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [7]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [7]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .O(\pix_val_V_0_2_reg_501[7]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[0]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[0]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[0]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [8]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [8]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .O(\pix_val_V_1_2_reg_506[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[1]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[1]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[1]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [9]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [9]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .O(\pix_val_V_1_2_reg_506[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[2]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[2]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[2]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [10]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [10]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .O(\pix_val_V_1_2_reg_506[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[3]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[3]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[3]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [11]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [11]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .O(\pix_val_V_1_2_reg_506[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[4]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[4]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[4]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [12]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [12]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .O(\pix_val_V_1_2_reg_506[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[5]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[5]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[5]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [13]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [13]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .O(\pix_val_V_1_2_reg_506[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[6]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[6]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[6]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [14]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [14]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .O(\pix_val_V_1_2_reg_506[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_506[7]_i_1 
       (.I0(\pix_val_V_0_2_reg_501[7]_i_4_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_1_2_reg_506[7]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_506[7]_i_2 
       (.I0(\axi_data_V_8_reg_286_reg[23]_0 [15]),
        .I1(\axi_data_V_8_reg_286_reg[23]_1 ),
        .I2(\axi_data_V_8_reg_286_reg[23]_2 [15]),
        .I3(\axi_data_V_8_reg_286[23]_i_4_n_4 ),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .O(\pix_val_V_1_2_reg_506[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[0]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[0]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[0]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[1]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[1]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[1]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[2]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[2]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[2]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[3]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[3]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[3]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[4]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[4]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[4]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[5]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[5]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[5]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[6]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[6]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[6]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_511[7]_i_1 
       (.I0(\pix_val_V_1_2_reg_506[7]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_506_reg[0] ),
        .I2(\pix_val_V_0_2_reg_501[7]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_472_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'h00C0AACA)) 
    \sof_5_reg_254[0]_i_1 
       (.I0(sof_5_reg_254),
        .I1(sof_4_reg_193),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0_reg),
        .I4(AXIvideo2MultiPixStream_U0_stream_in_write),
        .O(\sof_5_reg_254_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sof_5_reg_254[0]_i_2 
       (.I0(\icmp_ln1219_reg_493_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(Q[2]),
        .I3(internal_full_n_reg),
        .O(AXIvideo2MultiPixStream_U0_stream_in_write));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_regslice_both" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_V_reg_535,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_V_reg_535;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_reg_535;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_V_reg_535),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_535),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAA882A00)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_regslice_both" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_46
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_238,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 ,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_238;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_4 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire sof_2_reg_238;

  LUT6 #(
    .INIT(64'hFFFFFFA2000000A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_238),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_238),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAA882A00)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_regslice_both" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_50
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \sof_5_reg_254_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    \eol_reg_242_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \axi_last_V_3_reg_265_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    p_18_in,
    Q,
    \axi_last_V_8_reg_298_reg[0] ,
    \axi_last_V_8_reg_298_reg[0]_0 ,
    eol_reg_242,
    s_axis_video_TLAST,
    axi_last_V_3_reg_265,
    \axi_last_V_8_reg_298_reg[0]_1 ,
    \axi_last_V_8_reg_298_reg[0]_2 ,
    CO,
    sof_5_reg_254);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \sof_5_reg_254_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output \eol_reg_242_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \axi_last_V_3_reg_265_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input p_18_in;
  input [1:0]Q;
  input \axi_last_V_8_reg_298_reg[0] ;
  input \axi_last_V_8_reg_298_reg[0]_0 ;
  input eol_reg_242;
  input [0:0]s_axis_video_TLAST;
  input axi_last_V_3_reg_265;
  input \axi_last_V_8_reg_298_reg[0]_1 ;
  input \axi_last_V_8_reg_298_reg[0]_2 ;
  input [0:0]CO;
  input sof_5_reg_254;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire axi_last_V_3_reg_265;
  wire \axi_last_V_3_reg_265_reg[0] ;
  wire \axi_last_V_8_reg_298_reg[0] ;
  wire \axi_last_V_8_reg_298_reg[0]_0 ;
  wire \axi_last_V_8_reg_298_reg[0]_1 ;
  wire \axi_last_V_8_reg_298_reg[0]_2 ;
  wire eol_reg_242;
  wire \eol_reg_242_reg[0] ;
  wire p_18_in;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire sof_5_reg_254;
  wire \sof_5_reg_254_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(p_18_in),
        .I4(\sof_5_reg_254_reg[0] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  LUT5 #(
    .INIT(32'h00015501)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(CO),
        .I1(sof_5_reg_254),
        .I2(eol_reg_242),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\axi_last_V_8_reg_298_reg[0]_2 ),
        .O(\sof_5_reg_254_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_8_reg_286[23]_i_3 
       (.I0(Q[0]),
        .I1(\axi_last_V_8_reg_298_reg[0] ),
        .I2(\axi_last_V_8_reg_298_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFCFAFCF00C0A0C0)) 
    \axi_last_V_8_reg_298[0]_i_1 
       (.I0(axi_last_V_3_reg_265),
        .I1(s_axis_video_TLAST_int_regslice),
        .I2(p_18_in),
        .I3(\axi_last_V_8_reg_298_reg[0]_1 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\axi_last_V_8_reg_298_reg[0]_2 ),
        .O(\axi_last_V_3_reg_265_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_9_reg_323[0]_i_1 
       (.I0(eol_reg_242),
        .I1(Q[1]),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\eol_reg_242_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_159[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_regslice_both" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_regslice_both__parameterized1_51
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \sof_reg_171_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    sof_reg_171,
    E,
    AXIvideo2MultiPixStream_U0_ColorMode_read,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    \B_V_data_1_state_reg[1]_3 ,
    s_axis_video_TUSER);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \sof_reg_171_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input sof_reg_171;
  input [0:0]E;
  input AXIvideo2MultiPixStream_U0_ColorMode_read;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input [0:0]\B_V_data_1_state_reg[1]_2 ;
  input \B_V_data_1_state_reg[1]_3 ;
  input [0:0]s_axis_video_TUSER;

  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]\B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sof_reg_171;
  wire \sof_reg_171_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \sof_reg_171[0]_i_1 
       (.I0(sof_reg_171),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .O(\sof_reg_171_reg[0] ));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0
   (start_for_AXIvideo2MultiPixStream_U0_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    \mOutPtr_reg[0]_0 ,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    int_ap_idle_i_2,
    \mOutPtr_reg[0]_1 ,
    SS);
  output start_for_AXIvideo2MultiPixStream_U0_full_n;
  output AXIvideo2MultiPixStream_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input [1:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]int_ap_idle_i_2;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]int_ap_idle_i_2;
  wire internal_empty_n_i_1__11_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__11_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;

  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_7
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(Q[0]),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(int_ap_idle_i_2),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(AXIvideo2MultiPixStream_U0_ap_start),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_4),
        .Q(AXIvideo2MultiPixStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .O(internal_full_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_4),
        .Q(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q[1]),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_Block_split1_proc_U0
   (start_for_Block_split1_proc_U0_full_n,
    Block_split1_proc_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    \mOutPtr_reg[0]_1 ,
    v_hscaler_entry32_U0_ap_start,
    ColorMode_c_empty_n,
    ap_done_reg,
    Block_split1_proc_U0_ap_continue,
    SS);
  output start_for_Block_split1_proc_U0_full_n;
  output Block_split1_proc_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input \mOutPtr_reg[0]_1 ;
  input v_hscaler_entry32_U0_ap_start;
  input ColorMode_c_empty_n;
  input ap_done_reg;
  input Block_split1_proc_U0_ap_continue;
  input [0:0]SS;

  wire Block_split1_proc_U0_ap_continue;
  wire Block_split1_proc_U0_ap_start;
  wire ColorMode_c_empty_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire internal_empty_n_i_1__14_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split1_proc_U0_full_n;
  wire v_hscaler_entry32_U0_ap_start;

  LUT4 #(
    .INIT(16'h07FF)) 
    int_ap_idle_i_5
       (.I0(start_for_Block_split1_proc_U0_full_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(v_hscaler_entry32_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_4),
        .Q(Block_split1_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(start_for_Block_split1_proc_U0_full_n),
        .O(internal_full_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_4),
        .Q(start_for_Block_split1_proc_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA6AAAAA55955555)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_Block_split1_proc_U0_full_n),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(v_hscaler_entry32_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDDDDBDDD22224222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ColorMode_c_empty_n),
        .I3(Block_split1_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h07FF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(Block_split1_proc_U0_ap_start),
        .I1(ColorMode_c_empty_n),
        .I2(ap_done_reg),
        .I3(Block_split1_proc_U0_ap_continue),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    v_vcresampler_core_U0_ap_start,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ap_done,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input v_vcresampler_core_U0_ap_start;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__13_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_4;
  wire internal_full_n_i_3__4_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_vcresampler_core_U0_ap_start;

  LUT3 #(
    .INIT(8'h1F)) 
    int_ap_idle_i_3
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(v_vcresampler_core_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_4),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n4_out),
        .I5(internal_full_n_i_3__4_n_4),
        .O(internal_full_n_i_1__13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__8
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h7777F777)) 
    internal_full_n_i_3__4
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_3__4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_4),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDFFFBAAA20004555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_hcresampler_core_U0
   (start_for_v_hcresampler_core_U0_full_n,
    v_hcresampler_core_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    Q,
    internal_empty_n_reg_1,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    ap_start,
    \mOutPtr_reg[3]_0 ,
    start_for_v_vcresampler_core_U0_full_n,
    SS,
    E);
  output start_for_v_hcresampler_core_U0_full_n;
  output v_hcresampler_core_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input [0:0]internal_empty_n_reg_1;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input ap_start;
  input \mOutPtr_reg[3]_0 ;
  input start_for_v_vcresampler_core_U0_full_n;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_4;
  wire internal_full_n_i_2__11_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__6_n_4 ;
  wire \mOutPtr[2]_i_1__6_n_4 ;
  wire \mOutPtr[3]_i_2__1_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire v_hcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(Q),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__11_n_4),
        .I1(internal_full_n),
        .I2(start_for_v_hcresampler_core_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_4));
  LUT4 #(
    .INIT(16'h00F7)) 
    internal_full_n_i_2__11
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q),
        .I2(internal_empty_n_reg_1),
        .I3(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_3__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_4),
        .Q(start_for_v_hcresampler_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_4 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[3]_i_3__2 
       (.I0(start_for_v_hcresampler_core_U0_full_n),
        .I1(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(start_for_v_vcresampler_core_U0_full_n),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__1_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_hscaler_entry32_U0
   (start_for_v_hscaler_entry32_U0_full_n,
    v_hscaler_entry32_U0_ap_start,
    ap_sync_v_hscaler_entry4_U0_ap_ready,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    ap_start,
    ColorMode_c1_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_for_Block_split1_proc_U0_full_n,
    ap_rst_n,
    \mOutPtr_reg[1]_1 ,
    SS);
  output start_for_v_hscaler_entry32_U0_full_n;
  output v_hscaler_entry32_U0_ap_start;
  output ap_sync_v_hscaler_entry4_U0_ap_ready;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input ap_start;
  input ColorMode_c1_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_for_Block_split1_proc_U0_full_n;
  input ap_rst_n;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]SS;

  wire ColorMode_c1_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_v_hscaler_entry4_U0_ap_ready;
  wire internal_empty_n_i_1__15_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_2__4_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split1_proc_U0_full_n;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_once_reg;
  wire v_hscaler_entry32_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    int_ap_ready_i_2
       (.I0(start_for_v_hscaler_entry32_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ColorMode_c1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(ap_sync_v_hscaler_entry4_U0_ap_ready));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(v_hscaler_entry32_U0_ap_start),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr[1]_i_2__4_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_4),
        .Q(v_hscaler_entry32_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF5555FF55)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr[1]_i_2__4_n_4 ),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(start_for_v_hscaler_entry32_U0_full_n),
        .O(internal_full_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_4),
        .Q(start_for_v_hscaler_entry32_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA9AAAAA55655555)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_v_hscaler_entry32_U0_full_n),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr[1]_i_2__4_n_4 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(v_hscaler_entry32_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(start_for_Block_split1_proc_U0_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(start_for_v_hscaler_entry32_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_2__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_vcresampler_core_U0
   (start_for_v_vcresampler_core_U0_full_n,
    v_vcresampler_core_U0_ap_start,
    E,
    internal_full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    Q,
    v_hcresampler_core_U0_ap_start,
    ap_sync_reg_Block_split12_proc_U0_ap_ready,
    ap_start,
    \mOutPtr_reg[3]_1 ,
    start_for_v_hcresampler_core_U0_full_n,
    ap_rst_n,
    v_vcresampler_core_U0_ap_ready,
    internal_full_n_reg_1,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    CO,
    SS,
    \mOutPtr_reg[3]_2 );
  output start_for_v_vcresampler_core_U0_full_n;
  output v_vcresampler_core_U0_ap_start;
  output [0:0]E;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]\mOutPtr_reg[3]_0 ;
  input [0:0]Q;
  input v_hcresampler_core_U0_ap_start;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;
  input ap_start;
  input \mOutPtr_reg[3]_1 ;
  input start_for_v_hcresampler_core_U0_full_n;
  input ap_rst_n;
  input v_vcresampler_core_U0_ap_ready;
  input internal_full_n_reg_1;
  input mOutPtr110_out;
  input [0:0]internal_empty_n_reg_0;
  input [0:0]CO;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[3]_2 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire internal_empty_n;
  wire internal_empty_n_i_1__10_n_4;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_1__9_n_4 ;
  wire \mOutPtr[2]_i_1__7_n_4 ;
  wire \mOutPtr[3]_i_2__2_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [0:0]\mOutPtr_reg[3]_2 ;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_1),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(internal_empty_n_reg_0),
        .I4(CO),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_4),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(ap_rst_n),
        .I3(v_vcresampler_core_U0_ap_ready),
        .I4(v_vcresampler_core_U0_ap_start),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_4),
        .Q(start_for_v_vcresampler_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \mOutPtr[3]_i_1__6 
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(Q),
        .I3(v_hcresampler_core_U0_ap_start),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_4 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[3]_i_3__1 
       (.I0(start_for_v_vcresampler_core_U0_full_n),
        .I1(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(start_for_v_hcresampler_core_U0_full_n),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_2 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_2 ),
        .D(\mOutPtr[1]_i_1__9_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_2 ),
        .D(\mOutPtr[2]_i_1__7_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_2 ),
        .D(\mOutPtr[3]_i_2__2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_hcresampler_core
   (Q,
    v_hcresampler_core_U0_srcImg_read,
    out,
    \y_reg_187_reg[14]_0 ,
    \y_reg_187_reg[7]_0 ,
    \y_reg_187_reg[13]_0 ,
    in,
    mOutPtr110_out,
    E,
    \icmp_ln1448_reg_791_reg[0]_0 ,
    shiftReg_ce,
    select_ln1443_fu_209_p3,
    ap_clk,
    v_hcresampler_core_U0_bPassThru_dout,
    SS,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    bPassThruHcr2_c_empty_n,
    v_hcresampler_core_U0_ap_start,
    stream_scaled_empty_n,
    stream_out_422_full_n,
    \ap_CS_fsm_reg[2]_i_2__0 ,
    \icmp_ln1458_reg_801_reg[0]_0 ,
    \mOutPtr_reg[4] ,
    v_vcresampler_core_U0_stream_out_422_read,
    stream_out_422_empty_n,
    D,
    \mpix_cr_val_V_0_1_fu_108_reg[7]_0 );
  output [1:0]Q;
  output v_hcresampler_core_U0_srcImg_read;
  output [14:0]out;
  output [14:0]\y_reg_187_reg[14]_0 ;
  output [2:0]\y_reg_187_reg[7]_0 ;
  output [2:0]\y_reg_187_reg[13]_0 ;
  output [23:0]in;
  output mOutPtr110_out;
  output [0:0]E;
  output \icmp_ln1448_reg_791_reg[0]_0 ;
  output shiftReg_ce;
  input [0:0]select_ln1443_fu_209_p3;
  input ap_clk;
  input v_hcresampler_core_U0_bPassThru_dout;
  input [0:0]SS;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter2_reg_0;
  input bPassThruHcr2_c_empty_n;
  input v_hcresampler_core_U0_ap_start;
  input stream_scaled_empty_n;
  input stream_out_422_full_n;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__0 ;
  input [0:0]\icmp_ln1458_reg_801_reg[0]_0 ;
  input \mOutPtr_reg[4] ;
  input v_vcresampler_core_U0_stream_out_422_read;
  input stream_out_422_empty_n;
  input [15:0]D;
  input [23:0]\mpix_cr_val_V_0_1_fu_108_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__0_n_4 ;
  wire [0:0]SS;
  wire [9:2]add_ln1346_3_fu_462_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__0 ;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter3_i_2__0_n_4;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_rst_n;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThru_read_reg_757;
  wire \cmp116_i_reg_805[0]_i_1_n_4 ;
  wire \cmp116_i_reg_805[0]_i_2_n_4 ;
  wire \cmp116_i_reg_805[0]_i_3_n_4 ;
  wire \cmp116_i_reg_805[0]_i_4_n_4 ;
  wire \cmp116_i_reg_805[0]_i_5_n_4 ;
  wire \cmp116_i_reg_805[0]_i_6_n_4 ;
  wire cmp116_i_reg_805_pp0_iter1_reg;
  wire \cmp116_i_reg_805_reg_n_4_[0] ;
  wire filt_res1_fu_84;
  wire filt_res1_fu_841;
  wire \filt_res1_fu_84[1]_i_2_n_4 ;
  wire \filt_res1_fu_84[1]_i_3_n_4 ;
  wire \filt_res1_fu_84[1]_i_4_n_4 ;
  wire \filt_res1_fu_84[1]_i_5_n_4 ;
  wire \filt_res1_fu_84[1]_i_6_n_4 ;
  wire \filt_res1_fu_84[1]_i_7_n_4 ;
  wire \filt_res1_fu_84[1]_i_8_n_4 ;
  wire \filt_res1_fu_84[1]_i_9_n_4 ;
  wire \filt_res1_fu_84[5]_i_2_n_4 ;
  wire \filt_res1_fu_84[5]_i_3_n_4 ;
  wire \filt_res1_fu_84[5]_i_4_n_4 ;
  wire \filt_res1_fu_84[5]_i_5_n_4 ;
  wire \filt_res1_fu_84[5]_i_6_n_4 ;
  wire \filt_res1_fu_84[5]_i_7_n_4 ;
  wire \filt_res1_fu_84[5]_i_8_n_4 ;
  wire \filt_res1_fu_84[5]_i_9_n_4 ;
  wire \filt_res1_fu_84[7]_i_3_n_4 ;
  wire \filt_res1_fu_84[7]_i_4_n_4 ;
  wire \filt_res1_fu_84_reg[1]_i_1_n_4 ;
  wire \filt_res1_fu_84_reg[1]_i_1_n_5 ;
  wire \filt_res1_fu_84_reg[1]_i_1_n_6 ;
  wire \filt_res1_fu_84_reg[1]_i_1_n_7 ;
  wire \filt_res1_fu_84_reg[5]_i_1_n_4 ;
  wire \filt_res1_fu_84_reg[5]_i_1_n_5 ;
  wire \filt_res1_fu_84_reg[5]_i_1_n_6 ;
  wire \filt_res1_fu_84_reg[5]_i_1_n_7 ;
  wire \filt_res1_fu_84_reg_n_4_[0] ;
  wire \filt_res1_fu_84_reg_n_4_[1] ;
  wire \filt_res1_fu_84_reg_n_4_[2] ;
  wire \filt_res1_fu_84_reg_n_4_[3] ;
  wire \filt_res1_fu_84_reg_n_4_[4] ;
  wire \filt_res1_fu_84_reg_n_4_[5] ;
  wire \filt_res1_fu_84_reg_n_4_[6] ;
  wire \filt_res1_fu_84_reg_n_4_[7] ;
  wire icmp_ln1448_fu_248_p2;
  wire icmp_ln1448_reg_791;
  wire \icmp_ln1448_reg_791[0]_i_10_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_11_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_12_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_13_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_14_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_15_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_16_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_17_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_18_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_3_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_4_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_5_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_6_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_7_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_8_n_4 ;
  wire \icmp_ln1448_reg_791[0]_i_9_n_4 ;
  wire icmp_ln1448_reg_791_pp0_iter1_reg;
  wire \icmp_ln1448_reg_791_reg[0]_0 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_1_n_5 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_1_n_6 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_1_n_7 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_2_n_4 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_2_n_5 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_2_n_6 ;
  wire \icmp_ln1448_reg_791_reg[0]_i_2_n_7 ;
  wire icmp_ln1458_reg_801;
  wire \icmp_ln1458_reg_801[0]_i_1_n_4 ;
  wire [0:0]\icmp_ln1458_reg_801_reg[0]_0 ;
  wire [23:0]in;
  wire [15:0]loopWidth_reg_772;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [7:0]mpix_cb_val_V_0_2_fu_144;
  wire [7:0]mpix_cb_val_V_0_fu_92;
  wire [23:0]\mpix_cr_val_V_0_1_fu_108_reg[7]_0 ;
  wire [7:0]mpix_cr_val_V_0_2_fu_112;
  wire [7:0]mpix_cr_val_V_0_fu_96;
  wire [7:0]mpix_y_val_V_0_7_fu_132;
  wire [7:0]mpix_y_val_V_0_fu_88;
  wire odd_col_reg_795;
  wire \odd_col_reg_795[0]_i_2_n_4 ;
  wire \odd_col_reg_795[0]_i_3_n_4 ;
  wire \odd_col_reg_795[0]_i_4_n_4 ;
  wire \odd_col_reg_795[0]_i_5_n_4 ;
  wire odd_col_reg_795_pp0_iter1_reg;
  wire \odd_col_reg_795_reg[0]_i_1_n_11 ;
  wire \odd_col_reg_795_reg[0]_i_1_n_4 ;
  wire \odd_col_reg_795_reg[0]_i_1_n_5 ;
  wire \odd_col_reg_795_reg[0]_i_1_n_6 ;
  wire \odd_col_reg_795_reg[0]_i_1_n_7 ;
  wire [14:0]out;
  wire p_0_in;
  wire p_6_in;
  wire p_8_in;
  wire [7:0]pixbuf_y_val_V_1_0_05_i_fu_116;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[0]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[1]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[2]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[3]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[4]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[5]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[6]_srl2_n_4 ;
  wire \pixbuf_y_val_V_2_0_06_i_fu_120_reg[7]_srl2_n_4 ;
  wire [7:0]pixbuf_y_val_V_4_0_08_i_fu_128;
  wire [7:0]rhs_12_fu_384_p3;
  wire [7:0]rhs_5_fu_136;
  wire [7:0]rhs_7_fu_140;
  wire [7:0]rhs_8_fu_148;
  wire [7:0]rhs_9_fu_152;
  wire [7:0]rhs_fu_405_p3;
  wire [0:0]select_ln1443_fu_209_p3;
  wire [1:1]select_ln1443_reg_762;
  wire [7:0]select_ln1561_fu_419_p3;
  wire [7:0]select_ln1561_reg_819;
  wire select_ln1561_reg_8190;
  wire [7:0]select_ln1572_fu_545_p3;
  wire [7:0]select_ln1572_reg_824;
  wire \select_ln1572_reg_824[1]_i_10_n_4 ;
  wire \select_ln1572_reg_824[1]_i_3_n_4 ;
  wire \select_ln1572_reg_824[1]_i_4_n_4 ;
  wire \select_ln1572_reg_824[1]_i_5_n_4 ;
  wire \select_ln1572_reg_824[1]_i_6_n_4 ;
  wire \select_ln1572_reg_824[1]_i_7_n_4 ;
  wire \select_ln1572_reg_824[1]_i_8_n_4 ;
  wire \select_ln1572_reg_824[1]_i_9_n_4 ;
  wire \select_ln1572_reg_824[5]_i_10_n_4 ;
  wire \select_ln1572_reg_824[5]_i_3_n_4 ;
  wire \select_ln1572_reg_824[5]_i_4_n_4 ;
  wire \select_ln1572_reg_824[5]_i_5_n_4 ;
  wire \select_ln1572_reg_824[5]_i_6_n_4 ;
  wire \select_ln1572_reg_824[5]_i_7_n_4 ;
  wire \select_ln1572_reg_824[5]_i_8_n_4 ;
  wire \select_ln1572_reg_824[5]_i_9_n_4 ;
  wire \select_ln1572_reg_824[7]_i_3_n_4 ;
  wire \select_ln1572_reg_824[7]_i_4_n_4 ;
  wire \select_ln1572_reg_824_reg[1]_i_2_n_4 ;
  wire \select_ln1572_reg_824_reg[1]_i_2_n_5 ;
  wire \select_ln1572_reg_824_reg[1]_i_2_n_6 ;
  wire \select_ln1572_reg_824_reg[1]_i_2_n_7 ;
  wire \select_ln1572_reg_824_reg[5]_i_2_n_4 ;
  wire \select_ln1572_reg_824_reg[5]_i_2_n_5 ;
  wire \select_ln1572_reg_824_reg[5]_i_2_n_6 ;
  wire \select_ln1572_reg_824_reg[5]_i_2_n_7 ;
  wire shiftReg_ce;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire stream_scaled_empty_n;
  wire tmp_reg_815;
  wire \tmp_reg_815[0]_i_10_n_4 ;
  wire \tmp_reg_815[0]_i_11_n_4 ;
  wire \tmp_reg_815[0]_i_12_n_4 ;
  wire \tmp_reg_815[0]_i_13_n_4 ;
  wire \tmp_reg_815[0]_i_14_n_4 ;
  wire \tmp_reg_815[0]_i_15_n_4 ;
  wire \tmp_reg_815[0]_i_4_n_4 ;
  wire \tmp_reg_815[0]_i_5_n_4 ;
  wire \tmp_reg_815[0]_i_6_n_4 ;
  wire \tmp_reg_815[0]_i_8_n_4 ;
  wire \tmp_reg_815[0]_i_9_n_4 ;
  wire tmp_reg_815_pp0_iter1_reg;
  wire tmp_reg_815_pp0_iter2_reg;
  wire \tmp_reg_815_pp0_iter2_reg[0]_i_1_n_4 ;
  wire \tmp_reg_815_reg[0]_i_2_n_5 ;
  wire \tmp_reg_815_reg[0]_i_2_n_6 ;
  wire \tmp_reg_815_reg[0]_i_2_n_7 ;
  wire \tmp_reg_815_reg[0]_i_3_n_4 ;
  wire \tmp_reg_815_reg[0]_i_3_n_5 ;
  wire \tmp_reg_815_reg[0]_i_3_n_6 ;
  wire \tmp_reg_815_reg[0]_i_3_n_7 ;
  wire \tmp_reg_815_reg[0]_i_7_n_4 ;
  wire \tmp_reg_815_reg[0]_i_7_n_5 ;
  wire \tmp_reg_815_reg[0]_i_7_n_6 ;
  wire \tmp_reg_815_reg[0]_i_7_n_7 ;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire v_hcresampler_core_U0_srcImg_read;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire x_reg_198;
  wire x_reg_1980;
  wire \x_reg_198[0]_i_4_n_4 ;
  wire \x_reg_198_reg[0]_i_3_n_10 ;
  wire \x_reg_198_reg[0]_i_3_n_11 ;
  wire \x_reg_198_reg[0]_i_3_n_4 ;
  wire \x_reg_198_reg[0]_i_3_n_5 ;
  wire \x_reg_198_reg[0]_i_3_n_6 ;
  wire \x_reg_198_reg[0]_i_3_n_7 ;
  wire \x_reg_198_reg[0]_i_3_n_8 ;
  wire \x_reg_198_reg[0]_i_3_n_9 ;
  wire \x_reg_198_reg[12]_i_1_n_10 ;
  wire \x_reg_198_reg[12]_i_1_n_11 ;
  wire \x_reg_198_reg[12]_i_1_n_6 ;
  wire \x_reg_198_reg[12]_i_1_n_7 ;
  wire \x_reg_198_reg[12]_i_1_n_9 ;
  wire \x_reg_198_reg[4]_i_1_n_10 ;
  wire \x_reg_198_reg[4]_i_1_n_11 ;
  wire \x_reg_198_reg[4]_i_1_n_4 ;
  wire \x_reg_198_reg[4]_i_1_n_5 ;
  wire \x_reg_198_reg[4]_i_1_n_6 ;
  wire \x_reg_198_reg[4]_i_1_n_7 ;
  wire \x_reg_198_reg[4]_i_1_n_8 ;
  wire \x_reg_198_reg[4]_i_1_n_9 ;
  wire \x_reg_198_reg[8]_i_1_n_10 ;
  wire \x_reg_198_reg[8]_i_1_n_11 ;
  wire \x_reg_198_reg[8]_i_1_n_4 ;
  wire \x_reg_198_reg[8]_i_1_n_5 ;
  wire \x_reg_198_reg[8]_i_1_n_6 ;
  wire \x_reg_198_reg[8]_i_1_n_7 ;
  wire \x_reg_198_reg[8]_i_1_n_8 ;
  wire \x_reg_198_reg[8]_i_1_n_9 ;
  wire [14:0]y_3_fu_223_p2;
  wire [14:0]y_3_reg_777;
  wire \y_3_reg_777_reg[12]_i_1_n_4 ;
  wire \y_3_reg_777_reg[12]_i_1_n_5 ;
  wire \y_3_reg_777_reg[12]_i_1_n_6 ;
  wire \y_3_reg_777_reg[12]_i_1_n_7 ;
  wire \y_3_reg_777_reg[14]_i_1_n_7 ;
  wire \y_3_reg_777_reg[4]_i_1_n_4 ;
  wire \y_3_reg_777_reg[4]_i_1_n_5 ;
  wire \y_3_reg_777_reg[4]_i_1_n_6 ;
  wire \y_3_reg_777_reg[4]_i_1_n_7 ;
  wire \y_3_reg_777_reg[8]_i_1_n_4 ;
  wire \y_3_reg_777_reg[8]_i_1_n_5 ;
  wire \y_3_reg_777_reg[8]_i_1_n_6 ;
  wire \y_3_reg_777_reg[8]_i_1_n_7 ;
  wire y_reg_187;
  wire [2:0]\y_reg_187_reg[13]_0 ;
  wire [14:0]\y_reg_187_reg[14]_0 ;
  wire [2:0]\y_reg_187_reg[7]_0 ;
  wire [7:0]zext_ln1346_3_fu_442_p1;
  wire [7:0]zext_ln1346_7_fu_494_p1;
  wire [7:0]zext_ln534_fu_530_p1;
  wire [1:0]\NLW_filt_res1_fu_84_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_filt_res1_fu_84_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_filt_res1_fu_84_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1448_reg_791_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1448_reg_791_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_odd_col_reg_795_reg[0]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_select_ln1572_reg_824_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1572_reg_824_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_select_ln1572_reg_824_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_815_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_tmp_reg_815_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_815_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_815_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_198_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_198_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_y_3_reg_777_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_3_reg_777_reg[14]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(stream_out_422_full_n),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_4 ),
        .I2(stream_scaled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1458_reg_801),
        .I5(icmp_ln1448_reg_791),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(select_ln1561_reg_819[0]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h0800080008FF0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__0 
       (.I0(icmp_ln1448_reg_791_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(tmp_reg_815_pp0_iter1_reg),
        .I3(bPassThru_read_reg_757),
        .I4(ap_enable_reg_pp0_iter3_reg_n_4),
        .I5(tmp_reg_815_pp0_iter2_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_4 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[2]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[3]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[4]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[5]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[6]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[7]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[0]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[1]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[2]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[3]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[1]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[4]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[5]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[6]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(mpix_cr_val_V_0_fu_96[7]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(bPassThru_read_reg_757),
        .I3(tmp_reg_815_pp0_iter2_reg),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[2]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[3]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[4]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[5]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[6]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(select_ln1561_reg_819[7]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_88[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[0]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(select_ln1572_reg_824[1]),
        .I1(tmp_reg_815_pp0_iter2_reg),
        .I2(bPassThru_read_reg_757),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_92[1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h44F4F4F4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(bPassThruHcr2_c_empty_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(bPassThruHcr2_c_empty_n),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\y_reg_187_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [9]),
        .I2(\y_reg_187_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [8]),
        .O(\y_reg_187_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\y_reg_187_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [7]),
        .I2(\y_reg_187_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [6]),
        .O(\y_reg_187_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(\y_reg_187_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [5]),
        .I2(\y_reg_187_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [4]),
        .O(\y_reg_187_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(\y_reg_187_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [3]),
        .I2(\y_reg_187_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [2]),
        .O(\y_reg_187_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(\y_reg_187_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [1]),
        .I2(\y_reg_187_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [0]),
        .O(\y_reg_187_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFF88FF88FF888F88)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\y_reg_187_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [11]),
        .I2(\y_reg_187_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [10]),
        .O(\y_reg_187_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_01001),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(icmp_ln1448_reg_791),
        .I1(icmp_ln1458_reg_801),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_scaled_empty_n),
        .I4(stream_out_422_full_n),
        .I5(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_4 ),
        .O(ap_block_pp0_stage0_01001));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[1]),
        .I4(icmp_ln1448_fu_248_p2),
        .I5(ap_enable_reg_pp0_iter0_i_2__0_n_4),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter3_i_2__0_n_4),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter3_i_2__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  FDRE \bPassThru_read_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(v_hcresampler_core_U0_bPassThru_dout),
        .Q(bPassThru_read_reg_757),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F088F0F0F0F0F0)) 
    \cmp116_i_reg_805[0]_i_1 
       (.I0(\cmp116_i_reg_805[0]_i_2_n_4 ),
        .I1(\cmp116_i_reg_805[0]_i_3_n_4 ),
        .I2(\cmp116_i_reg_805_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .I5(icmp_ln1448_fu_248_p2),
        .O(\cmp116_i_reg_805[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cmp116_i_reg_805[0]_i_2 
       (.I0(\cmp116_i_reg_805[0]_i_4_n_4 ),
        .I1(out[14]),
        .I2(out[13]),
        .I3(out[11]),
        .I4(out[10]),
        .I5(\cmp116_i_reg_805[0]_i_5_n_4 ),
        .O(\cmp116_i_reg_805[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h080A)) 
    \cmp116_i_reg_805[0]_i_3 
       (.I0(\cmp116_i_reg_805[0]_i_6_n_4 ),
        .I1(out[13]),
        .I2(out[14]),
        .I3(out[12]),
        .O(\cmp116_i_reg_805[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp116_i_reg_805[0]_i_4 
       (.I0(out[8]),
        .I1(out[7]),
        .I2(out[5]),
        .I3(out[4]),
        .O(\cmp116_i_reg_805[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \cmp116_i_reg_805[0]_i_5 
       (.I0(out[4]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\cmp116_i_reg_805[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \cmp116_i_reg_805[0]_i_6 
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[9]),
        .I3(out[7]),
        .I4(out[8]),
        .I5(out[6]),
        .O(\cmp116_i_reg_805[0]_i_6_n_4 ));
  FDRE \cmp116_i_reg_805_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\cmp116_i_reg_805_reg_n_4_[0] ),
        .Q(cmp116_i_reg_805_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp116_i_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp116_i_reg_805[0]_i_1_n_4 ),
        .Q(\cmp116_i_reg_805_reg_n_4_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[1]_i_2 
       (.I0(mpix_cr_val_V_0_2_fu_112[2]),
        .I1(mpix_cr_val_V_0_fu_96[2]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[2]),
        .I4(rhs_9_fu_152[1]),
        .O(\filt_res1_fu_84[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \filt_res1_fu_84[1]_i_3 
       (.I0(rhs_9_fu_152[0]),
        .I1(mpix_cr_val_V_0_fu_96[0]),
        .I2(rhs_8_fu_148[1]),
        .I3(cmp116_i_reg_805_pp0_iter1_reg),
        .I4(mpix_cr_val_V_0_fu_96[1]),
        .O(\filt_res1_fu_84[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \filt_res1_fu_84[1]_i_4 
       (.I0(rhs_8_fu_148[1]),
        .I1(mpix_cr_val_V_0_fu_96[1]),
        .I2(rhs_9_fu_152[0]),
        .I3(cmp116_i_reg_805_pp0_iter1_reg),
        .I4(mpix_cr_val_V_0_fu_96[0]),
        .O(\filt_res1_fu_84[1]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_84[1]_i_5 
       (.I0(mpix_cr_val_V_0_fu_96[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[0]),
        .O(\filt_res1_fu_84[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[1]_i_6 
       (.I0(mpix_cr_val_V_0_fu_96[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[2]),
        .I3(\filt_res1_fu_84[1]_i_2_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[3]),
        .I5(rhs_8_fu_148[3]),
        .O(\filt_res1_fu_84[1]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[1]_i_7 
       (.I0(mpix_cr_val_V_0_fu_96[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[1]),
        .I3(\filt_res1_fu_84[1]_i_3_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[2]),
        .I5(rhs_8_fu_148[2]),
        .O(\filt_res1_fu_84[1]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h55553CC3)) 
    \filt_res1_fu_84[1]_i_8 
       (.I0(mpix_cr_val_V_0_fu_96[0]),
        .I1(rhs_9_fu_152[0]),
        .I2(rhs_8_fu_148[1]),
        .I3(mpix_cr_val_V_0_2_fu_112[1]),
        .I4(cmp116_i_reg_805_pp0_iter1_reg),
        .O(\filt_res1_fu_84[1]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h06)) 
    \filt_res1_fu_84[1]_i_9 
       (.I0(mpix_cr_val_V_0_2_fu_112[0]),
        .I1(rhs_8_fu_148[0]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .O(\filt_res1_fu_84[1]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[5]_i_2 
       (.I0(mpix_cr_val_V_0_2_fu_112[6]),
        .I1(mpix_cr_val_V_0_fu_96[6]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[6]),
        .I4(rhs_9_fu_152[5]),
        .O(\filt_res1_fu_84[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[5]_i_3 
       (.I0(mpix_cr_val_V_0_2_fu_112[5]),
        .I1(mpix_cr_val_V_0_fu_96[5]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[5]),
        .I4(rhs_9_fu_152[4]),
        .O(\filt_res1_fu_84[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[5]_i_4 
       (.I0(mpix_cr_val_V_0_2_fu_112[4]),
        .I1(mpix_cr_val_V_0_fu_96[4]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[4]),
        .I4(rhs_9_fu_152[3]),
        .O(\filt_res1_fu_84[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[5]_i_5 
       (.I0(mpix_cr_val_V_0_2_fu_112[3]),
        .I1(mpix_cr_val_V_0_fu_96[3]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[3]),
        .I4(rhs_9_fu_152[2]),
        .O(\filt_res1_fu_84[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[5]_i_6 
       (.I0(mpix_cr_val_V_0_fu_96[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[6]),
        .I3(\filt_res1_fu_84[5]_i_2_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[7]),
        .I5(rhs_8_fu_148[7]),
        .O(\filt_res1_fu_84[5]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[5]_i_7 
       (.I0(mpix_cr_val_V_0_fu_96[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[5]),
        .I3(\filt_res1_fu_84[5]_i_3_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[6]),
        .I5(rhs_8_fu_148[6]),
        .O(\filt_res1_fu_84[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[5]_i_8 
       (.I0(mpix_cr_val_V_0_fu_96[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[4]),
        .I3(\filt_res1_fu_84[5]_i_4_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[5]),
        .I5(rhs_8_fu_148[5]),
        .O(\filt_res1_fu_84[5]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \filt_res1_fu_84[5]_i_9 
       (.I0(mpix_cr_val_V_0_fu_96[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[3]),
        .I3(\filt_res1_fu_84[5]_i_5_n_4 ),
        .I4(mpix_cr_val_V_0_2_fu_112[4]),
        .I5(rhs_8_fu_148[4]),
        .O(\filt_res1_fu_84[5]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \filt_res1_fu_84[7]_i_1 
       (.I0(odd_col_reg_795_pp0_iter1_reg),
        .I1(icmp_ln1448_reg_791_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(ap_block_pp0_stage0_01001),
        .O(filt_res1_fu_84));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \filt_res1_fu_84[7]_i_3 
       (.I0(mpix_cr_val_V_0_2_fu_112[7]),
        .I1(mpix_cr_val_V_0_fu_96[7]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_8_fu_148[7]),
        .I4(rhs_9_fu_152[6]),
        .O(\filt_res1_fu_84[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h01155440)) 
    \filt_res1_fu_84[7]_i_4 
       (.I0(cmp116_i_reg_805_pp0_iter1_reg),
        .I1(rhs_9_fu_152[6]),
        .I2(rhs_8_fu_148[7]),
        .I3(mpix_cr_val_V_0_2_fu_112[7]),
        .I4(rhs_9_fu_152[7]),
        .O(\filt_res1_fu_84[7]_i_4_n_4 ));
  FDRE \filt_res1_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[0]),
        .Q(\filt_res1_fu_84_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \filt_res1_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[1]),
        .Q(\filt_res1_fu_84_reg_n_4_[1] ),
        .R(1'b0));
  CARRY4 \filt_res1_fu_84_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\filt_res1_fu_84_reg[1]_i_1_n_4 ,\filt_res1_fu_84_reg[1]_i_1_n_5 ,\filt_res1_fu_84_reg[1]_i_1_n_6 ,\filt_res1_fu_84_reg[1]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_fu_84[1]_i_2_n_4 ,\filt_res1_fu_84[1]_i_3_n_4 ,\filt_res1_fu_84[1]_i_4_n_4 ,\filt_res1_fu_84[1]_i_5_n_4 }),
        .O({zext_ln534_fu_530_p1[1:0],\NLW_filt_res1_fu_84_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\filt_res1_fu_84[1]_i_6_n_4 ,\filt_res1_fu_84[1]_i_7_n_4 ,\filt_res1_fu_84[1]_i_8_n_4 ,\filt_res1_fu_84[1]_i_9_n_4 }));
  FDRE \filt_res1_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[2]),
        .Q(\filt_res1_fu_84_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \filt_res1_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[3]),
        .Q(\filt_res1_fu_84_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \filt_res1_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[4]),
        .Q(\filt_res1_fu_84_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \filt_res1_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[5]),
        .Q(\filt_res1_fu_84_reg_n_4_[5] ),
        .R(1'b0));
  CARRY4 \filt_res1_fu_84_reg[5]_i_1 
       (.CI(\filt_res1_fu_84_reg[1]_i_1_n_4 ),
        .CO({\filt_res1_fu_84_reg[5]_i_1_n_4 ,\filt_res1_fu_84_reg[5]_i_1_n_5 ,\filt_res1_fu_84_reg[5]_i_1_n_6 ,\filt_res1_fu_84_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_fu_84[5]_i_2_n_4 ,\filt_res1_fu_84[5]_i_3_n_4 ,\filt_res1_fu_84[5]_i_4_n_4 ,\filt_res1_fu_84[5]_i_5_n_4 }),
        .O(zext_ln534_fu_530_p1[5:2]),
        .S({\filt_res1_fu_84[5]_i_6_n_4 ,\filt_res1_fu_84[5]_i_7_n_4 ,\filt_res1_fu_84[5]_i_8_n_4 ,\filt_res1_fu_84[5]_i_9_n_4 }));
  FDRE \filt_res1_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[6]),
        .Q(\filt_res1_fu_84_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \filt_res1_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_84),
        .D(zext_ln534_fu_530_p1[7]),
        .Q(\filt_res1_fu_84_reg_n_4_[7] ),
        .R(1'b0));
  CARRY4 \filt_res1_fu_84_reg[7]_i_2 
       (.CI(\filt_res1_fu_84_reg[5]_i_1_n_4 ),
        .CO({\NLW_filt_res1_fu_84_reg[7]_i_2_CO_UNCONNECTED [3:2],zext_ln534_fu_530_p1[7],\NLW_filt_res1_fu_84_reg[7]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\filt_res1_fu_84[7]_i_3_n_4 }),
        .O({\NLW_filt_res1_fu_84_reg[7]_i_2_O_UNCONNECTED [3:1],zext_ln534_fu_530_p1[6]}),
        .S({1'b0,1'b0,1'b1,\filt_res1_fu_84[7]_i_4_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_10 
       (.I0(loopWidth_reg_772[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(loopWidth_reg_772[9]),
        .O(\icmp_ln1448_reg_791[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_11 
       (.I0(loopWidth_reg_772[7]),
        .I1(out[7]),
        .I2(loopWidth_reg_772[6]),
        .I3(out[6]),
        .O(\icmp_ln1448_reg_791[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_12 
       (.I0(loopWidth_reg_772[5]),
        .I1(out[5]),
        .I2(loopWidth_reg_772[4]),
        .I3(out[4]),
        .O(\icmp_ln1448_reg_791[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_13 
       (.I0(loopWidth_reg_772[3]),
        .I1(out[3]),
        .I2(loopWidth_reg_772[2]),
        .I3(out[2]),
        .O(\icmp_ln1448_reg_791[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_14 
       (.I0(loopWidth_reg_772[1]),
        .I1(out[1]),
        .I2(loopWidth_reg_772[0]),
        .I3(out[0]),
        .O(\icmp_ln1448_reg_791[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_15 
       (.I0(loopWidth_reg_772[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(loopWidth_reg_772[7]),
        .O(\icmp_ln1448_reg_791[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_16 
       (.I0(loopWidth_reg_772[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(loopWidth_reg_772[5]),
        .O(\icmp_ln1448_reg_791[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_17 
       (.I0(loopWidth_reg_772[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(loopWidth_reg_772[3]),
        .O(\icmp_ln1448_reg_791[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_18 
       (.I0(loopWidth_reg_772[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(loopWidth_reg_772[1]),
        .O(\icmp_ln1448_reg_791[0]_i_18_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1448_reg_791[0]_i_3 
       (.I0(loopWidth_reg_772[15]),
        .I1(loopWidth_reg_772[14]),
        .I2(out[14]),
        .O(\icmp_ln1448_reg_791[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_4 
       (.I0(loopWidth_reg_772[13]),
        .I1(out[13]),
        .I2(loopWidth_reg_772[12]),
        .I3(out[12]),
        .O(\icmp_ln1448_reg_791[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_5 
       (.I0(loopWidth_reg_772[11]),
        .I1(out[11]),
        .I2(loopWidth_reg_772[10]),
        .I3(out[10]),
        .O(\icmp_ln1448_reg_791[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_791[0]_i_6 
       (.I0(loopWidth_reg_772[9]),
        .I1(out[9]),
        .I2(loopWidth_reg_772[8]),
        .I3(out[8]),
        .O(\icmp_ln1448_reg_791[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln1448_reg_791[0]_i_7 
       (.I0(out[14]),
        .I1(loopWidth_reg_772[14]),
        .I2(loopWidth_reg_772[15]),
        .O(\icmp_ln1448_reg_791[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_8 
       (.I0(loopWidth_reg_772[12]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(loopWidth_reg_772[13]),
        .O(\icmp_ln1448_reg_791[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_791[0]_i_9 
       (.I0(loopWidth_reg_772[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(loopWidth_reg_772[11]),
        .O(\icmp_ln1448_reg_791[0]_i_9_n_4 ));
  FDRE \icmp_ln1448_reg_791_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1448_reg_791),
        .Q(icmp_ln1448_reg_791_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1448_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1448_fu_248_p2),
        .Q(icmp_ln1448_reg_791),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1448_reg_791_reg[0]_i_1 
       (.CI(\icmp_ln1448_reg_791_reg[0]_i_2_n_4 ),
        .CO({icmp_ln1448_fu_248_p2,\icmp_ln1448_reg_791_reg[0]_i_1_n_5 ,\icmp_ln1448_reg_791_reg[0]_i_1_n_6 ,\icmp_ln1448_reg_791_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1448_reg_791[0]_i_3_n_4 ,\icmp_ln1448_reg_791[0]_i_4_n_4 ,\icmp_ln1448_reg_791[0]_i_5_n_4 ,\icmp_ln1448_reg_791[0]_i_6_n_4 }),
        .O(\NLW_icmp_ln1448_reg_791_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1448_reg_791[0]_i_7_n_4 ,\icmp_ln1448_reg_791[0]_i_8_n_4 ,\icmp_ln1448_reg_791[0]_i_9_n_4 ,\icmp_ln1448_reg_791[0]_i_10_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1448_reg_791_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1448_reg_791_reg[0]_i_2_n_4 ,\icmp_ln1448_reg_791_reg[0]_i_2_n_5 ,\icmp_ln1448_reg_791_reg[0]_i_2_n_6 ,\icmp_ln1448_reg_791_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1448_reg_791[0]_i_11_n_4 ,\icmp_ln1448_reg_791[0]_i_12_n_4 ,\icmp_ln1448_reg_791[0]_i_13_n_4 ,\icmp_ln1448_reg_791[0]_i_14_n_4 }),
        .O(\NLW_icmp_ln1448_reg_791_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1448_reg_791[0]_i_15_n_4 ,\icmp_ln1448_reg_791[0]_i_16_n_4 ,\icmp_ln1448_reg_791[0]_i_17_n_4 ,\icmp_ln1448_reg_791[0]_i_18_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln1458_reg_801[0]_i_1 
       (.I0(\icmp_ln1458_reg_801_reg[0]_0 ),
        .I1(icmp_ln1448_fu_248_p2),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln1458_reg_801),
        .O(\icmp_ln1458_reg_801[0]_i_1_n_4 ));
  FDRE \icmp_ln1458_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1458_reg_801[0]_i_1_n_4 ),
        .Q(icmp_ln1458_reg_801),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(loopWidth_reg_772[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(loopWidth_reg_772[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(loopWidth_reg_772[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(loopWidth_reg_772[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(loopWidth_reg_772[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(loopWidth_reg_772[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(loopWidth_reg_772[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(loopWidth_reg_772[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(loopWidth_reg_772[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(loopWidth_reg_772[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(loopWidth_reg_772[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(loopWidth_reg_772[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(loopWidth_reg_772[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(loopWidth_reg_772[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(loopWidth_reg_772[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(loopWidth_reg_772[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\icmp_ln1448_reg_791_reg[0]_0 ),
        .I1(v_vcresampler_core_U0_stream_out_422_read),
        .I2(stream_out_422_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0080FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(icmp_ln1448_reg_791),
        .I1(icmp_ln1458_reg_801),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_scaled_empty_n),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_4 ),
        .I5(stream_out_422_full_n),
        .O(\icmp_ln1448_reg_791_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4 
       (.I0(v_hcresampler_core_U0_srcImg_read),
        .I1(stream_scaled_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [8]),
        .Q(mpix_cb_val_V_0_fu_92[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [9]),
        .Q(mpix_cb_val_V_0_fu_92[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [10]),
        .Q(mpix_cb_val_V_0_fu_92[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [11]),
        .Q(mpix_cb_val_V_0_fu_92[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [12]),
        .Q(mpix_cb_val_V_0_fu_92[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [13]),
        .Q(mpix_cb_val_V_0_fu_92[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [14]),
        .Q(mpix_cb_val_V_0_fu_92[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [15]),
        .Q(mpix_cb_val_V_0_fu_92[7]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[0]),
        .Q(mpix_cb_val_V_0_2_fu_144[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[1]),
        .Q(mpix_cb_val_V_0_2_fu_144[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[2]),
        .Q(mpix_cb_val_V_0_2_fu_144[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[3]),
        .Q(mpix_cb_val_V_0_2_fu_144[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[4]),
        .Q(mpix_cb_val_V_0_2_fu_144[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[5]),
        .Q(mpix_cb_val_V_0_2_fu_144[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[6]),
        .Q(mpix_cb_val_V_0_2_fu_144[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cb_val_V_0_fu_92[7]),
        .Q(mpix_cb_val_V_0_2_fu_144[7]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [16]),
        .Q(mpix_cr_val_V_0_fu_96[0]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [17]),
        .Q(mpix_cr_val_V_0_fu_96[1]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [18]),
        .Q(mpix_cr_val_V_0_fu_96[2]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [19]),
        .Q(mpix_cr_val_V_0_fu_96[3]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [20]),
        .Q(mpix_cr_val_V_0_fu_96[4]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [21]),
        .Q(mpix_cr_val_V_0_fu_96[5]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [22]),
        .Q(mpix_cr_val_V_0_fu_96[6]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [23]),
        .Q(mpix_cr_val_V_0_fu_96[7]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[0]),
        .Q(mpix_cr_val_V_0_2_fu_112[0]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[1]),
        .Q(mpix_cr_val_V_0_2_fu_112[1]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[2]),
        .Q(mpix_cr_val_V_0_2_fu_112[2]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[3]),
        .Q(mpix_cr_val_V_0_2_fu_112[3]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[4]),
        .Q(mpix_cr_val_V_0_2_fu_112[4]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[5]),
        .Q(mpix_cr_val_V_0_2_fu_112[5]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[6]),
        .Q(mpix_cr_val_V_0_2_fu_112[6]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_cr_val_V_0_fu_96[7]),
        .Q(mpix_cr_val_V_0_2_fu_112[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mpix_y_val_V_0_6_fu_100[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1448_reg_791),
        .I2(icmp_ln1458_reg_801),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .O(v_hcresampler_core_U0_srcImg_read));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [0]),
        .Q(mpix_y_val_V_0_fu_88[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [1]),
        .Q(mpix_y_val_V_0_fu_88[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [2]),
        .Q(mpix_y_val_V_0_fu_88[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [3]),
        .Q(mpix_y_val_V_0_fu_88[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [4]),
        .Q(mpix_y_val_V_0_fu_88[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [5]),
        .Q(mpix_y_val_V_0_fu_88[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [6]),
        .Q(mpix_y_val_V_0_fu_88[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(\mpix_cr_val_V_0_1_fu_108_reg[7]_0 [7]),
        .Q(mpix_y_val_V_0_fu_88[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \mpix_y_val_V_0_7_fu_132[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(icmp_ln1448_reg_791_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(filt_res1_fu_841));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[0]),
        .Q(mpix_y_val_V_0_7_fu_132[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[1]),
        .Q(mpix_y_val_V_0_7_fu_132[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[2]),
        .Q(mpix_y_val_V_0_7_fu_132[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[3]),
        .Q(mpix_y_val_V_0_7_fu_132[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[4]),
        .Q(mpix_y_val_V_0_7_fu_132[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[5]),
        .Q(mpix_y_val_V_0_7_fu_132[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[6]),
        .Q(mpix_y_val_V_0_7_fu_132[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_fu_88[7]),
        .Q(mpix_y_val_V_0_7_fu_132[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \odd_col_reg_795[0]_i_2 
       (.I0(out[3]),
        .O(\odd_col_reg_795[0]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odd_col_reg_795[0]_i_3 
       (.I0(out[2]),
        .O(\odd_col_reg_795[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \odd_col_reg_795[0]_i_4 
       (.I0(out[1]),
        .I1(select_ln1443_reg_762),
        .O(\odd_col_reg_795[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odd_col_reg_795[0]_i_5 
       (.I0(out[0]),
        .O(\odd_col_reg_795[0]_i_5_n_4 ));
  FDRE \odd_col_reg_795_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(odd_col_reg_795),
        .Q(odd_col_reg_795_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\odd_col_reg_795_reg[0]_i_1_n_11 ),
        .Q(odd_col_reg_795),
        .R(1'b0));
  CARRY4 \odd_col_reg_795_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\odd_col_reg_795_reg[0]_i_1_n_4 ,\odd_col_reg_795_reg[0]_i_1_n_5 ,\odd_col_reg_795_reg[0]_i_1_n_6 ,\odd_col_reg_795_reg[0]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI(out[3:0]),
        .O({\NLW_odd_col_reg_795_reg[0]_i_1_O_UNCONNECTED [3:1],\odd_col_reg_795_reg[0]_i_1_n_11 }),
        .S({\odd_col_reg_795[0]_i_2_n_4 ,\odd_col_reg_795[0]_i_3_n_4 ,\odd_col_reg_795[0]_i_4_n_4 ,\odd_col_reg_795[0]_i_5_n_4 }));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[0]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[0]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[1]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[1]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[2]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[2]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[3]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[3]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[4]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[4]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[5]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[5]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[6]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[6]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_i_fu_116_reg[7]__0 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[7]_srl2_n_4 ),
        .Q(pixbuf_y_val_V_1_0_05_i_fu_116[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[0]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[0]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[1]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[1]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[2]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[2]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[3]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[3]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[4]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[4]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[5]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[5]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[6]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[6]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core_U0/pixbuf_y_val_V_2_0_06_i_fu_120_reg[7]_srl2 " *) 
  SRL16E \pixbuf_y_val_V_2_0_06_i_fu_120_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(filt_res1_fu_841),
        .CLK(ap_clk),
        .D(pixbuf_y_val_V_4_0_08_i_fu_128[7]),
        .Q(\pixbuf_y_val_V_2_0_06_i_fu_120_reg[7]_srl2_n_4 ));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[0]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[1]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[2]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[3]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[4]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[5]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[6]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_0_08_i_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(mpix_y_val_V_0_7_fu_132[7]),
        .Q(pixbuf_y_val_V_4_0_08_i_fu_128[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[0]),
        .O(rhs_fu_405_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[1]),
        .O(rhs_fu_405_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[2]),
        .O(rhs_fu_405_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[3]),
        .O(rhs_fu_405_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[4]),
        .O(rhs_fu_405_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[5]),
        .O(rhs_fu_405_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[6]),
        .O(rhs_fu_405_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_5_fu_136[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[7]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[7]),
        .O(rhs_fu_405_p3[7]));
  FDRE \rhs_5_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[0]),
        .Q(rhs_5_fu_136[0]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[1]),
        .Q(rhs_5_fu_136[1]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[2]),
        .Q(rhs_5_fu_136[2]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[3]),
        .Q(rhs_5_fu_136[3]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[4]),
        .Q(rhs_5_fu_136[4]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[5]),
        .Q(rhs_5_fu_136[5]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[6]),
        .Q(rhs_5_fu_136[6]),
        .R(1'b0));
  FDRE \rhs_5_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_fu_405_p3[7]),
        .Q(rhs_5_fu_136[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[0]),
        .O(zext_ln1346_3_fu_442_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[1]),
        .O(zext_ln1346_3_fu_442_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[2]),
        .O(zext_ln1346_3_fu_442_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[3]),
        .O(zext_ln1346_3_fu_442_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[4]),
        .O(zext_ln1346_3_fu_442_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[5]),
        .O(zext_ln1346_3_fu_442_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[6]),
        .O(zext_ln1346_3_fu_442_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_7_fu_140[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_92[7]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[7]),
        .O(zext_ln1346_3_fu_442_p1[7]));
  FDRE \rhs_7_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[0]),
        .Q(rhs_7_fu_140[0]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[1]),
        .Q(rhs_7_fu_140[1]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[2]),
        .Q(rhs_7_fu_140[2]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[3]),
        .Q(rhs_7_fu_140[3]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[4]),
        .Q(rhs_7_fu_140[4]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[5]),
        .Q(rhs_7_fu_140[5]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[6]),
        .Q(rhs_7_fu_140[6]),
        .R(1'b0));
  FDRE \rhs_7_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_3_fu_442_p1[7]),
        .Q(rhs_7_fu_140[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[0]),
        .O(rhs_12_fu_384_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[1]),
        .O(rhs_12_fu_384_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[2]),
        .O(rhs_12_fu_384_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[3]),
        .O(rhs_12_fu_384_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[4]),
        .O(rhs_12_fu_384_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[5]),
        .O(rhs_12_fu_384_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[6]),
        .O(rhs_12_fu_384_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_8_fu_148[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[7]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_9_fu_152[7]),
        .O(rhs_12_fu_384_p3[7]));
  FDRE \rhs_8_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[0]),
        .Q(rhs_8_fu_148[0]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[1]),
        .Q(rhs_8_fu_148[1]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[2]),
        .Q(rhs_8_fu_148[2]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[3]),
        .Q(rhs_8_fu_148[3]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[4]),
        .Q(rhs_8_fu_148[4]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[5]),
        .Q(rhs_8_fu_148[5]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[6]),
        .Q(rhs_8_fu_148[6]),
        .R(1'b0));
  FDRE \rhs_8_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(rhs_12_fu_384_p3[7]),
        .Q(rhs_8_fu_148[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[0]),
        .O(zext_ln1346_7_fu_494_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[1]),
        .O(zext_ln1346_7_fu_494_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[2]),
        .O(zext_ln1346_7_fu_494_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[3]),
        .O(zext_ln1346_7_fu_494_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[4]),
        .O(zext_ln1346_7_fu_494_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[5]),
        .O(zext_ln1346_7_fu_494_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[6]),
        .O(zext_ln1346_7_fu_494_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_9_fu_152[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_96[7]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_2_fu_112[7]),
        .O(zext_ln1346_7_fu_494_p1[7]));
  FDRE \rhs_9_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[0]),
        .Q(rhs_9_fu_152[0]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[1]),
        .Q(rhs_9_fu_152[1]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[2]),
        .Q(rhs_9_fu_152[2]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[3]),
        .Q(rhs_9_fu_152[3]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[4]),
        .Q(rhs_9_fu_152[4]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[5]),
        .Q(rhs_9_fu_152[5]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[6]),
        .Q(rhs_9_fu_152[6]),
        .R(1'b0));
  FDRE \rhs_9_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_841),
        .D(zext_ln1346_7_fu_494_p1[7]),
        .Q(rhs_9_fu_152[7]),
        .R(1'b0));
  FDRE \select_ln1443_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(select_ln1443_fu_209_p3),
        .Q(select_ln1443_reg_762),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[0]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[0]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[0]),
        .O(select_ln1561_fu_419_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[1]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[1]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[1]),
        .O(select_ln1561_fu_419_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[2]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[2]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[2]),
        .O(select_ln1561_fu_419_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[3]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[3]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[3]),
        .O(select_ln1561_fu_419_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[4]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[4]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[4]),
        .O(select_ln1561_fu_419_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[5]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[5]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[5]),
        .O(select_ln1561_fu_419_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[6]_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[6]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[6]),
        .O(select_ln1561_fu_419_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1561_reg_819[7]_i_1 
       (.I0(icmp_ln1448_reg_791_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(select_ln1561_reg_8190));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_reg_819[7]_i_2 
       (.I0(pixbuf_y_val_V_1_0_05_i_fu_116[7]),
        .I1(bPassThru_read_reg_757),
        .I2(pixbuf_y_val_V_4_0_08_i_fu_128[7]),
        .O(select_ln1561_fu_419_p3[7]));
  FDRE \select_ln1561_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[0]),
        .Q(select_ln1561_reg_819[0]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[1]),
        .Q(select_ln1561_reg_819[1]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[2]),
        .Q(select_ln1561_reg_819[2]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[3]),
        .Q(select_ln1561_reg_819[3]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[4]),
        .Q(select_ln1561_reg_819[4]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[5]),
        .Q(select_ln1561_reg_819[5]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[6]),
        .Q(select_ln1561_reg_819[6]),
        .R(1'b0));
  FDRE \select_ln1561_reg_819_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1561_fu_419_p3[7]),
        .Q(select_ln1561_reg_819[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[0]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[0] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[2]),
        .O(select_ln1572_fu_545_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[1]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[1] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[3]),
        .O(select_ln1572_fu_545_p3[1]));
  LUT3 #(
    .INIT(8'h06)) 
    \select_ln1572_reg_824[1]_i_10 
       (.I0(mpix_cb_val_V_0_2_fu_144[0]),
        .I1(rhs_5_fu_136[0]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .O(\select_ln1572_reg_824[1]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[1]_i_3 
       (.I0(mpix_cb_val_V_0_2_fu_144[2]),
        .I1(mpix_cb_val_V_0_fu_92[2]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[2]),
        .I4(rhs_7_fu_140[1]),
        .O(\select_ln1572_reg_824[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \select_ln1572_reg_824[1]_i_4 
       (.I0(rhs_7_fu_140[0]),
        .I1(mpix_cb_val_V_0_fu_92[0]),
        .I2(rhs_5_fu_136[1]),
        .I3(cmp116_i_reg_805_pp0_iter1_reg),
        .I4(mpix_cb_val_V_0_fu_92[1]),
        .O(\select_ln1572_reg_824[1]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln1572_reg_824[1]_i_5 
       (.I0(rhs_5_fu_136[1]),
        .I1(mpix_cb_val_V_0_fu_92[1]),
        .I2(rhs_7_fu_140[0]),
        .I3(cmp116_i_reg_805_pp0_iter1_reg),
        .I4(mpix_cb_val_V_0_fu_92[0]),
        .O(\select_ln1572_reg_824[1]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[1]_i_6 
       (.I0(mpix_cb_val_V_0_fu_92[0]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_144[0]),
        .O(\select_ln1572_reg_824[1]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[1]_i_7 
       (.I0(mpix_cb_val_V_0_fu_92[2]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[2]),
        .I3(\select_ln1572_reg_824[1]_i_3_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[3]),
        .I5(rhs_5_fu_136[3]),
        .O(\select_ln1572_reg_824[1]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[1]_i_8 
       (.I0(mpix_cb_val_V_0_fu_92[1]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[1]),
        .I3(\select_ln1572_reg_824[1]_i_4_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[2]),
        .I5(rhs_5_fu_136[2]),
        .O(\select_ln1572_reg_824[1]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h55553CC3)) 
    \select_ln1572_reg_824[1]_i_9 
       (.I0(mpix_cb_val_V_0_fu_92[0]),
        .I1(rhs_7_fu_140[0]),
        .I2(rhs_5_fu_136[1]),
        .I3(mpix_cb_val_V_0_2_fu_144[1]),
        .I4(cmp116_i_reg_805_pp0_iter1_reg),
        .O(\select_ln1572_reg_824[1]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[2]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[2] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[4]),
        .O(select_ln1572_fu_545_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[3]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[3] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[5]),
        .O(select_ln1572_fu_545_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[4]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[4] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[6]),
        .O(select_ln1572_fu_545_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[5]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[5] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[7]),
        .O(select_ln1572_fu_545_p3[5]));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[5]_i_10 
       (.I0(mpix_cb_val_V_0_fu_92[3]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[3]),
        .I3(\select_ln1572_reg_824[5]_i_6_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[4]),
        .I5(rhs_5_fu_136[4]),
        .O(\select_ln1572_reg_824[5]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[5]_i_3 
       (.I0(mpix_cb_val_V_0_2_fu_144[6]),
        .I1(mpix_cb_val_V_0_fu_92[6]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[6]),
        .I4(rhs_7_fu_140[5]),
        .O(\select_ln1572_reg_824[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[5]_i_4 
       (.I0(mpix_cb_val_V_0_2_fu_144[5]),
        .I1(mpix_cb_val_V_0_fu_92[5]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[5]),
        .I4(rhs_7_fu_140[4]),
        .O(\select_ln1572_reg_824[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[5]_i_5 
       (.I0(mpix_cb_val_V_0_2_fu_144[4]),
        .I1(mpix_cb_val_V_0_fu_92[4]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[4]),
        .I4(rhs_7_fu_140[3]),
        .O(\select_ln1572_reg_824[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[5]_i_6 
       (.I0(mpix_cb_val_V_0_2_fu_144[3]),
        .I1(mpix_cb_val_V_0_fu_92[3]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[3]),
        .I4(rhs_7_fu_140[2]),
        .O(\select_ln1572_reg_824[5]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[5]_i_7 
       (.I0(mpix_cb_val_V_0_fu_92[6]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[6]),
        .I3(\select_ln1572_reg_824[5]_i_3_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[7]),
        .I5(rhs_5_fu_136[7]),
        .O(\select_ln1572_reg_824[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[5]_i_8 
       (.I0(mpix_cb_val_V_0_fu_92[5]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[5]),
        .I3(\select_ln1572_reg_824[5]_i_4_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[6]),
        .I5(rhs_5_fu_136[6]),
        .O(\select_ln1572_reg_824[5]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \select_ln1572_reg_824[5]_i_9 
       (.I0(mpix_cb_val_V_0_fu_92[4]),
        .I1(cmp116_i_reg_805_pp0_iter1_reg),
        .I2(rhs_7_fu_140[4]),
        .I3(\select_ln1572_reg_824[5]_i_5_n_4 ),
        .I4(mpix_cb_val_V_0_2_fu_144[5]),
        .I5(rhs_5_fu_136[5]),
        .O(\select_ln1572_reg_824[5]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[6]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[6] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[8]),
        .O(select_ln1572_fu_545_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1572_reg_824[7]_i_1 
       (.I0(\filt_res1_fu_84_reg_n_4_[7] ),
        .I1(odd_col_reg_795_pp0_iter1_reg),
        .I2(add_ln1346_3_fu_462_p2[9]),
        .O(select_ln1572_fu_545_p3[7]));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \select_ln1572_reg_824[7]_i_3 
       (.I0(mpix_cb_val_V_0_2_fu_144[7]),
        .I1(mpix_cb_val_V_0_fu_92[7]),
        .I2(cmp116_i_reg_805_pp0_iter1_reg),
        .I3(rhs_5_fu_136[7]),
        .I4(rhs_7_fu_140[6]),
        .O(\select_ln1572_reg_824[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h01155440)) 
    \select_ln1572_reg_824[7]_i_4 
       (.I0(cmp116_i_reg_805_pp0_iter1_reg),
        .I1(rhs_7_fu_140[6]),
        .I2(rhs_5_fu_136[7]),
        .I3(mpix_cb_val_V_0_2_fu_144[7]),
        .I4(rhs_7_fu_140[7]),
        .O(\select_ln1572_reg_824[7]_i_4_n_4 ));
  FDRE \select_ln1572_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[0]),
        .Q(select_ln1572_reg_824[0]),
        .R(1'b0));
  FDRE \select_ln1572_reg_824_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[1]),
        .Q(select_ln1572_reg_824[1]),
        .R(1'b0));
  CARRY4 \select_ln1572_reg_824_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1572_reg_824_reg[1]_i_2_n_4 ,\select_ln1572_reg_824_reg[1]_i_2_n_5 ,\select_ln1572_reg_824_reg[1]_i_2_n_6 ,\select_ln1572_reg_824_reg[1]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\select_ln1572_reg_824[1]_i_3_n_4 ,\select_ln1572_reg_824[1]_i_4_n_4 ,\select_ln1572_reg_824[1]_i_5_n_4 ,\select_ln1572_reg_824[1]_i_6_n_4 }),
        .O({add_ln1346_3_fu_462_p2[3:2],\NLW_select_ln1572_reg_824_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\select_ln1572_reg_824[1]_i_7_n_4 ,\select_ln1572_reg_824[1]_i_8_n_4 ,\select_ln1572_reg_824[1]_i_9_n_4 ,\select_ln1572_reg_824[1]_i_10_n_4 }));
  FDRE \select_ln1572_reg_824_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[2]),
        .Q(select_ln1572_reg_824[2]),
        .R(1'b0));
  FDRE \select_ln1572_reg_824_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[3]),
        .Q(select_ln1572_reg_824[3]),
        .R(1'b0));
  FDRE \select_ln1572_reg_824_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[4]),
        .Q(select_ln1572_reg_824[4]),
        .R(1'b0));
  FDRE \select_ln1572_reg_824_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[5]),
        .Q(select_ln1572_reg_824[5]),
        .R(1'b0));
  CARRY4 \select_ln1572_reg_824_reg[5]_i_2 
       (.CI(\select_ln1572_reg_824_reg[1]_i_2_n_4 ),
        .CO({\select_ln1572_reg_824_reg[5]_i_2_n_4 ,\select_ln1572_reg_824_reg[5]_i_2_n_5 ,\select_ln1572_reg_824_reg[5]_i_2_n_6 ,\select_ln1572_reg_824_reg[5]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\select_ln1572_reg_824[5]_i_3_n_4 ,\select_ln1572_reg_824[5]_i_4_n_4 ,\select_ln1572_reg_824[5]_i_5_n_4 ,\select_ln1572_reg_824[5]_i_6_n_4 }),
        .O(add_ln1346_3_fu_462_p2[7:4]),
        .S({\select_ln1572_reg_824[5]_i_7_n_4 ,\select_ln1572_reg_824[5]_i_8_n_4 ,\select_ln1572_reg_824[5]_i_9_n_4 ,\select_ln1572_reg_824[5]_i_10_n_4 }));
  FDRE \select_ln1572_reg_824_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[6]),
        .Q(select_ln1572_reg_824[6]),
        .R(1'b0));
  FDRE \select_ln1572_reg_824_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1561_reg_8190),
        .D(select_ln1572_fu_545_p3[7]),
        .Q(select_ln1572_reg_824[7]),
        .R(1'b0));
  CARRY4 \select_ln1572_reg_824_reg[7]_i_2 
       (.CI(\select_ln1572_reg_824_reg[5]_i_2_n_4 ),
        .CO({\NLW_select_ln1572_reg_824_reg[7]_i_2_CO_UNCONNECTED [3:2],add_ln1346_3_fu_462_p2[9],\NLW_select_ln1572_reg_824_reg[7]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln1572_reg_824[7]_i_3_n_4 }),
        .O({\NLW_select_ln1572_reg_824_reg[7]_i_2_O_UNCONNECTED [3:1],add_ln1346_3_fu_462_p2[8]}),
        .S({1'b0,1'b0,1'b1,\select_ln1572_reg_824[7]_i_4_n_4 }));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_reg_815[0]_i_1 
       (.I0(icmp_ln1448_fu_248_p2),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(p_6_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_10 
       (.I0(out[9]),
        .O(\tmp_reg_815[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_11 
       (.I0(out[8]),
        .O(\tmp_reg_815[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_12 
       (.I0(out[7]),
        .O(\tmp_reg_815[0]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_13 
       (.I0(out[6]),
        .O(\tmp_reg_815[0]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_14 
       (.I0(out[5]),
        .O(\tmp_reg_815[0]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_15 
       (.I0(out[4]),
        .O(\tmp_reg_815[0]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_4 
       (.I0(out[14]),
        .O(\tmp_reg_815[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_5 
       (.I0(out[13]),
        .O(\tmp_reg_815[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_6 
       (.I0(out[12]),
        .O(\tmp_reg_815[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_8 
       (.I0(out[11]),
        .O(\tmp_reg_815[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_815[0]_i_9 
       (.I0(out[10]),
        .O(\tmp_reg_815[0]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_815_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_01001),
        .O(p_8_in));
  FDRE \tmp_reg_815_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_reg_815),
        .Q(tmp_reg_815_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_reg_815_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_reg_815_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(tmp_reg_815_pp0_iter2_reg),
        .O(\tmp_reg_815_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \tmp_reg_815_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_815_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(tmp_reg_815_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in),
        .Q(tmp_reg_815),
        .R(1'b0));
  CARRY4 \tmp_reg_815_reg[0]_i_2 
       (.CI(\tmp_reg_815_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_reg_815_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_reg_815_reg[0]_i_2_n_5 ,\tmp_reg_815_reg[0]_i_2_n_6 ,\tmp_reg_815_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[14:12]}),
        .O({p_0_in,\NLW_tmp_reg_815_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({1'b1,\tmp_reg_815[0]_i_4_n_4 ,\tmp_reg_815[0]_i_5_n_4 ,\tmp_reg_815[0]_i_6_n_4 }));
  CARRY4 \tmp_reg_815_reg[0]_i_3 
       (.CI(\tmp_reg_815_reg[0]_i_7_n_4 ),
        .CO({\tmp_reg_815_reg[0]_i_3_n_4 ,\tmp_reg_815_reg[0]_i_3_n_5 ,\tmp_reg_815_reg[0]_i_3_n_6 ,\tmp_reg_815_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(out[11:8]),
        .O(\NLW_tmp_reg_815_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_815[0]_i_8_n_4 ,\tmp_reg_815[0]_i_9_n_4 ,\tmp_reg_815[0]_i_10_n_4 ,\tmp_reg_815[0]_i_11_n_4 }));
  CARRY4 \tmp_reg_815_reg[0]_i_7 
       (.CI(\odd_col_reg_795_reg[0]_i_1_n_4 ),
        .CO({\tmp_reg_815_reg[0]_i_7_n_4 ,\tmp_reg_815_reg[0]_i_7_n_5 ,\tmp_reg_815_reg[0]_i_7_n_6 ,\tmp_reg_815_reg[0]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI(out[7:4]),
        .O(\NLW_tmp_reg_815_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_815[0]_i_12_n_4 ,\tmp_reg_815[0]_i_13_n_4 ,\tmp_reg_815[0]_i_14_n_4 ,\tmp_reg_815[0]_i_15_n_4 }));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \x_reg_198[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_01001),
        .I3(icmp_ln1448_fu_248_p2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(Q[1]),
        .O(x_reg_198));
  LUT4 #(
    .INIT(16'h0800)) 
    \x_reg_198[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_01001),
        .I3(icmp_ln1448_fu_248_p2),
        .O(x_reg_1980));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_198[0]_i_4 
       (.I0(out[0]),
        .O(\x_reg_198[0]_i_4_n_4 ));
  FDRE \x_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[0]_i_3_n_11 ),
        .Q(out[0]),
        .R(x_reg_198));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_198_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_198_reg[0]_i_3_n_4 ,\x_reg_198_reg[0]_i_3_n_5 ,\x_reg_198_reg[0]_i_3_n_6 ,\x_reg_198_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_reg_198_reg[0]_i_3_n_8 ,\x_reg_198_reg[0]_i_3_n_9 ,\x_reg_198_reg[0]_i_3_n_10 ,\x_reg_198_reg[0]_i_3_n_11 }),
        .S({out[3:1],\x_reg_198[0]_i_4_n_4 }));
  FDRE \x_reg_198_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[8]_i_1_n_9 ),
        .Q(out[10]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[8]_i_1_n_8 ),
        .Q(out[11]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[12]_i_1_n_11 ),
        .Q(out[12]),
        .R(x_reg_198));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_198_reg[12]_i_1 
       (.CI(\x_reg_198_reg[8]_i_1_n_4 ),
        .CO({\NLW_x_reg_198_reg[12]_i_1_CO_UNCONNECTED [3:2],\x_reg_198_reg[12]_i_1_n_6 ,\x_reg_198_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_198_reg[12]_i_1_O_UNCONNECTED [3],\x_reg_198_reg[12]_i_1_n_9 ,\x_reg_198_reg[12]_i_1_n_10 ,\x_reg_198_reg[12]_i_1_n_11 }),
        .S({1'b0,out[14:12]}));
  FDRE \x_reg_198_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[12]_i_1_n_10 ),
        .Q(out[13]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[12]_i_1_n_9 ),
        .Q(out[14]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[0]_i_3_n_10 ),
        .Q(out[1]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[0]_i_3_n_9 ),
        .Q(out[2]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[0]_i_3_n_8 ),
        .Q(out[3]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[4]_i_1_n_11 ),
        .Q(out[4]),
        .R(x_reg_198));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_198_reg[4]_i_1 
       (.CI(\x_reg_198_reg[0]_i_3_n_4 ),
        .CO({\x_reg_198_reg[4]_i_1_n_4 ,\x_reg_198_reg[4]_i_1_n_5 ,\x_reg_198_reg[4]_i_1_n_6 ,\x_reg_198_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_198_reg[4]_i_1_n_8 ,\x_reg_198_reg[4]_i_1_n_9 ,\x_reg_198_reg[4]_i_1_n_10 ,\x_reg_198_reg[4]_i_1_n_11 }),
        .S(out[7:4]));
  FDRE \x_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[4]_i_1_n_10 ),
        .Q(out[5]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[4]_i_1_n_9 ),
        .Q(out[6]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[4]_i_1_n_8 ),
        .Q(out[7]),
        .R(x_reg_198));
  FDRE \x_reg_198_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[8]_i_1_n_11 ),
        .Q(out[8]),
        .R(x_reg_198));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_198_reg[8]_i_1 
       (.CI(\x_reg_198_reg[4]_i_1_n_4 ),
        .CO({\x_reg_198_reg[8]_i_1_n_4 ,\x_reg_198_reg[8]_i_1_n_5 ,\x_reg_198_reg[8]_i_1_n_6 ,\x_reg_198_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_198_reg[8]_i_1_n_8 ,\x_reg_198_reg[8]_i_1_n_9 ,\x_reg_198_reg[8]_i_1_n_10 ,\x_reg_198_reg[8]_i_1_n_11 }),
        .S(out[11:8]));
  FDRE \x_reg_198_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_1980),
        .D(\x_reg_198_reg[8]_i_1_n_10 ),
        .Q(out[9]),
        .R(x_reg_198));
  LUT1 #(
    .INIT(2'h1)) 
    \y_3_reg_777[0]_i_1 
       (.I0(\y_reg_187_reg[14]_0 [0]),
        .O(y_3_fu_223_p2[0]));
  FDRE \y_3_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[0]),
        .Q(y_3_reg_777[0]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[10]),
        .Q(y_3_reg_777[10]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[11]),
        .Q(y_3_reg_777[11]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[12]),
        .Q(y_3_reg_777[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_3_reg_777_reg[12]_i_1 
       (.CI(\y_3_reg_777_reg[8]_i_1_n_4 ),
        .CO({\y_3_reg_777_reg[12]_i_1_n_4 ,\y_3_reg_777_reg[12]_i_1_n_5 ,\y_3_reg_777_reg[12]_i_1_n_6 ,\y_3_reg_777_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_223_p2[12:9]),
        .S(\y_reg_187_reg[14]_0 [12:9]));
  FDRE \y_3_reg_777_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[13]),
        .Q(y_3_reg_777[13]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[14]),
        .Q(y_3_reg_777[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_3_reg_777_reg[14]_i_1 
       (.CI(\y_3_reg_777_reg[12]_i_1_n_4 ),
        .CO({\NLW_y_3_reg_777_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_3_reg_777_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_3_reg_777_reg[14]_i_1_O_UNCONNECTED [3:2],y_3_fu_223_p2[14:13]}),
        .S({1'b0,1'b0,\y_reg_187_reg[14]_0 [14:13]}));
  FDRE \y_3_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[1]),
        .Q(y_3_reg_777[1]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[2]),
        .Q(y_3_reg_777[2]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[3]),
        .Q(y_3_reg_777[3]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[4]),
        .Q(y_3_reg_777[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_3_reg_777_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_3_reg_777_reg[4]_i_1_n_4 ,\y_3_reg_777_reg[4]_i_1_n_5 ,\y_3_reg_777_reg[4]_i_1_n_6 ,\y_3_reg_777_reg[4]_i_1_n_7 }),
        .CYINIT(\y_reg_187_reg[14]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_223_p2[4:1]),
        .S(\y_reg_187_reg[14]_0 [4:1]));
  FDRE \y_3_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[5]),
        .Q(y_3_reg_777[5]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[6]),
        .Q(y_3_reg_777[6]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[7]),
        .Q(y_3_reg_777[7]),
        .R(1'b0));
  FDRE \y_3_reg_777_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[8]),
        .Q(y_3_reg_777[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_3_reg_777_reg[8]_i_1 
       (.CI(\y_3_reg_777_reg[4]_i_1_n_4 ),
        .CO({\y_3_reg_777_reg[8]_i_1_n_4 ,\y_3_reg_777_reg[8]_i_1_n_5 ,\y_3_reg_777_reg[8]_i_1_n_6 ,\y_3_reg_777_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_223_p2[8:5]),
        .S(\y_reg_187_reg[14]_0 [8:5]));
  FDRE \y_3_reg_777_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_223_p2[9]),
        .Q(y_3_reg_777[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \y_reg_187[14]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(Q[0]),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(bPassThruHcr2_c_empty_n),
        .O(y_reg_187));
  FDRE \y_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[0]),
        .Q(\y_reg_187_reg[14]_0 [0]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[10]),
        .Q(\y_reg_187_reg[14]_0 [10]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[11]),
        .Q(\y_reg_187_reg[14]_0 [11]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[12]),
        .Q(\y_reg_187_reg[14]_0 [12]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[13]),
        .Q(\y_reg_187_reg[14]_0 [13]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[14]),
        .Q(\y_reg_187_reg[14]_0 [14]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[1]),
        .Q(\y_reg_187_reg[14]_0 [1]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[2]),
        .Q(\y_reg_187_reg[14]_0 [2]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[3]),
        .Q(\y_reg_187_reg[14]_0 [3]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[4]),
        .Q(\y_reg_187_reg[14]_0 [4]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[5]),
        .Q(\y_reg_187_reg[14]_0 [5]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[6]),
        .Q(\y_reg_187_reg[14]_0 [6]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[7]),
        .Q(\y_reg_187_reg[14]_0 [7]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[8]),
        .Q(\y_reg_187_reg[14]_0 [8]),
        .R(y_reg_187));
  FDRE \y_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_3_reg_777[9]),
        .Q(\y_reg_187_reg[14]_0 [9]),
        .R(y_reg_187));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_hcresampler_core26
   (tmp_reg_800_pp0_iter1_reg,
    out,
    ap_enable_reg_pp0_iter3_reg_0,
    tmp_reg_800_pp0_iter2_reg,
    Q,
    in,
    select_ln1414_1_reg_8090,
    E,
    \y_reg_167_reg[14]_0 ,
    \y_reg_167_reg[7]_0 ,
    \y_reg_167_reg[13]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    shiftReg_ce,
    ap_idle,
    ap_block_pp0_stage0_110014,
    ap_clk,
    SS,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    v_hcresampler_core26_U0_ap_start,
    \PixArray_val_V_6_2_1_fu_274_reg[7] ,
    stream_upsampled_full_n,
    ap_enable_reg_pp0_iter1_reg_0,
    v_hcresampler_core26_U0_p_read,
    stream_in_empty_n,
    \ap_CS_fsm_reg[2]_i_2 ,
    \icmp_ln1458_reg_786_reg[0]_0 ,
    hscale_core_polyphase_U0_stream_upsampled_read,
    stream_upsampled_empty_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    hscale_core_polyphase_U0_ap_idle,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    v_hcresampler_core_U0_ap_start,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    Block_split1_proc_U0_ap_start,
    D,
    \inpix_val_V_2_1_fu_76_reg[7]_0 ,
    \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 );
  output tmp_reg_800_pp0_iter1_reg;
  output [14:0]out;
  output ap_enable_reg_pp0_iter3_reg_0;
  output tmp_reg_800_pp0_iter2_reg;
  output [0:0]Q;
  output [23:0]in;
  output select_ln1414_1_reg_8090;
  output [0:0]E;
  output [14:0]\y_reg_167_reg[14]_0 ;
  output [2:0]\y_reg_167_reg[7]_0 ;
  output [2:0]\y_reg_167_reg[13]_0 ;
  output [0:0]internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output shiftReg_ce;
  output ap_idle;
  input ap_block_pp0_stage0_110014;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter2_reg_0;
  input v_hcresampler_core26_U0_ap_start;
  input \PixArray_val_V_6_2_1_fu_274_reg[7] ;
  input stream_upsampled_full_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input v_hcresampler_core26_U0_p_read;
  input stream_in_empty_n;
  input [11:0]\ap_CS_fsm_reg[2]_i_2 ;
  input [0:0]\icmp_ln1458_reg_786_reg[0]_0 ;
  input hscale_core_polyphase_U0_stream_upsampled_read;
  input stream_upsampled_empty_n;
  input [0:0]int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input hscale_core_polyphase_U0_ap_idle;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input v_hcresampler_core_U0_ap_start;
  input [0:0]int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input Block_split1_proc_U0_ap_start;
  input [15:0]D;
  input [23:0]\inpix_val_V_2_1_fu_76_reg[7]_0 ;
  input [0:0]\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ;

  wire Block_split1_proc_U0_ap_start;
  wire [15:0]D;
  wire [0:0]E;
  wire \PixArray_val_V_6_2_1_fu_274_reg[7] ;
  wire [0:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_9_n_4 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_13_n_4 ;
  wire \ap_CS_fsm[3]_i_2_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_enable_reg_pp0_iter3_i_2_n_4;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire \cmp118_reg_790[0]_i_1_n_4 ;
  wire \cmp118_reg_790[0]_i_2_n_4 ;
  wire \cmp118_reg_790[0]_i_3_n_4 ;
  wire \cmp118_reg_790[0]_i_4_n_4 ;
  wire \cmp118_reg_790[0]_i_5_n_4 ;
  wire cmp118_reg_790_pp0_iter1_reg;
  wire \cmp118_reg_790_reg_n_4_[0] ;
  wire hscale_core_polyphase_U0_ap_idle;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire icmp_ln1448_fu_232_p2;
  wire icmp_ln1448_reg_776;
  wire \icmp_ln1448_reg_776[0]_i_10_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_11_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_12_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_13_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_14_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_15_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_16_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_17_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_18_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_19_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_4_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_5_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_6_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_7_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_8_n_4 ;
  wire \icmp_ln1448_reg_776[0]_i_9_n_4 ;
  wire icmp_ln1448_reg_776_pp0_iter1_reg;
  wire \icmp_ln1448_reg_776_reg[0]_i_2_n_5 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_2_n_6 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_2_n_7 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_3_n_4 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_3_n_5 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_3_n_6 ;
  wire \icmp_ln1448_reg_776_reg[0]_i_3_n_7 ;
  wire icmp_ln1458_reg_786;
  wire \icmp_ln1458_reg_786[0]_i_1_n_4 ;
  wire [0:0]\icmp_ln1458_reg_786_reg[0]_0 ;
  wire [23:0]in;
  wire [7:0]inpix_val_V_1_fu_72;
  wire [7:0]inpix_val_V_2_1_fu_76;
  wire [23:0]\inpix_val_V_2_1_fu_76_reg[7]_0 ;
  wire int_ap_idle_i_2_n_4;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire [0:0]internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [7:0]lhs_2_fu_120;
  wire lhs_2_fu_1200;
  wire [7:0]lhs_3_fu_132;
  wire [15:0]loopWidth_reg_745;
  wire mpix_cb_val_V_0_0_fu_84;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ;
  wire \mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ;
  wire mpix_cr_val_V_0_0_fu_88;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ;
  wire \mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ;
  wire [7:0]mpix_y_val_V_0_fu_68;
  wire odd_col_reg_780;
  wire \odd_col_reg_780[0]_i_2_n_4 ;
  wire \odd_col_reg_780[0]_i_3_n_4 ;
  wire \odd_col_reg_780[0]_i_4_n_4 ;
  wire \odd_col_reg_780[0]_i_5_n_4 ;
  wire odd_col_reg_780_pp0_iter1_reg;
  wire \odd_col_reg_780_reg[0]_i_1_n_11 ;
  wire \odd_col_reg_780_reg[0]_i_1_n_4 ;
  wire \odd_col_reg_780_reg[0]_i_1_n_5 ;
  wire \odd_col_reg_780_reg[0]_i_1_n_6 ;
  wire \odd_col_reg_780_reg[0]_i_1_n_7 ;
  wire [14:0]out;
  wire p_0_in;
  wire p_6_in;
  wire p_8_in;
  wire pixbuf_cb_val_V_3_0_0_fu_124;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[0] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[1] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[2] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[3] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[4] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[5] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[6] ;
  wire \pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[7] ;
  wire [7:0]pixbuf_cr_val_V_3_0_0_fu_92;
  wire [7:0]pixbuf_y_val_V_1_0_05_fu_96;
  wire [7:0]pixbuf_y_val_V_1_0_05_load_reg_814;
  wire [0:0]\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ;
  wire [8:1]ret_1_fu_503_p2;
  wire [8:1]ret_fu_473_p2;
  wire [7:0]rhs_2_fu_116;
  wire [7:0]rhs_3_fu_128;
  wire [7:0]select_ln1414_1_fu_526_p3;
  wire [7:0]select_ln1414_1_reg_809;
  wire select_ln1414_1_reg_8090;
  wire \select_ln1414_1_reg_809[0]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809[1]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809[2]_i_3_n_4 ;
  wire \select_ln1414_1_reg_809[2]_i_4_n_4 ;
  wire \select_ln1414_1_reg_809[2]_i_5_n_4 ;
  wire \select_ln1414_1_reg_809[2]_i_6_n_4 ;
  wire \select_ln1414_1_reg_809[2]_i_7_n_4 ;
  wire \select_ln1414_1_reg_809[3]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809[4]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809[5]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809[6]_i_3_n_4 ;
  wire \select_ln1414_1_reg_809[6]_i_4_n_4 ;
  wire \select_ln1414_1_reg_809[6]_i_5_n_4 ;
  wire \select_ln1414_1_reg_809[6]_i_6_n_4 ;
  wire \select_ln1414_1_reg_809[6]_i_7_n_4 ;
  wire \select_ln1414_1_reg_809[7]_i_3_n_4 ;
  wire \select_ln1414_1_reg_809_reg[2]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809_reg[2]_i_2_n_5 ;
  wire \select_ln1414_1_reg_809_reg[2]_i_2_n_6 ;
  wire \select_ln1414_1_reg_809_reg[2]_i_2_n_7 ;
  wire \select_ln1414_1_reg_809_reg[6]_i_2_n_4 ;
  wire \select_ln1414_1_reg_809_reg[6]_i_2_n_5 ;
  wire \select_ln1414_1_reg_809_reg[6]_i_2_n_6 ;
  wire \select_ln1414_1_reg_809_reg[6]_i_2_n_7 ;
  wire [7:0]select_ln1414_fu_519_p3;
  wire [7:0]select_ln1414_reg_804;
  wire \select_ln1414_reg_804[0]_i_2_n_4 ;
  wire \select_ln1414_reg_804[1]_i_2_n_4 ;
  wire \select_ln1414_reg_804[2]_i_3_n_4 ;
  wire \select_ln1414_reg_804[2]_i_4_n_4 ;
  wire \select_ln1414_reg_804[2]_i_5_n_4 ;
  wire \select_ln1414_reg_804[2]_i_6_n_4 ;
  wire \select_ln1414_reg_804[2]_i_7_n_4 ;
  wire \select_ln1414_reg_804[3]_i_2_n_4 ;
  wire \select_ln1414_reg_804[4]_i_2_n_4 ;
  wire \select_ln1414_reg_804[5]_i_2_n_4 ;
  wire \select_ln1414_reg_804[6]_i_3_n_4 ;
  wire \select_ln1414_reg_804[6]_i_4_n_4 ;
  wire \select_ln1414_reg_804[6]_i_5_n_4 ;
  wire \select_ln1414_reg_804[6]_i_6_n_4 ;
  wire \select_ln1414_reg_804[6]_i_7_n_4 ;
  wire \select_ln1414_reg_804[7]_i_4_n_4 ;
  wire \select_ln1414_reg_804_reg[2]_i_2_n_4 ;
  wire \select_ln1414_reg_804_reg[2]_i_2_n_5 ;
  wire \select_ln1414_reg_804_reg[2]_i_2_n_6 ;
  wire \select_ln1414_reg_804_reg[2]_i_2_n_7 ;
  wire \select_ln1414_reg_804_reg[6]_i_2_n_4 ;
  wire \select_ln1414_reg_804_reg[6]_i_2_n_5 ;
  wire \select_ln1414_reg_804_reg[6]_i_2_n_6 ;
  wire \select_ln1414_reg_804_reg[6]_i_2_n_7 ;
  wire [2:2]select_ln1443_reg_735;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_reg_800;
  wire \tmp_reg_800[0]_i_10_n_4 ;
  wire \tmp_reg_800[0]_i_11_n_4 ;
  wire \tmp_reg_800[0]_i_12_n_4 ;
  wire \tmp_reg_800[0]_i_13_n_4 ;
  wire \tmp_reg_800[0]_i_14_n_4 ;
  wire \tmp_reg_800[0]_i_15_n_4 ;
  wire \tmp_reg_800[0]_i_4_n_4 ;
  wire \tmp_reg_800[0]_i_5_n_4 ;
  wire \tmp_reg_800[0]_i_6_n_4 ;
  wire \tmp_reg_800[0]_i_8_n_4 ;
  wire \tmp_reg_800[0]_i_9_n_4 ;
  wire tmp_reg_800_pp0_iter1_reg;
  wire tmp_reg_800_pp0_iter2_reg;
  wire \tmp_reg_800_pp0_iter2_reg[0]_i_1_n_4 ;
  wire \tmp_reg_800_reg[0]_i_2_n_5 ;
  wire \tmp_reg_800_reg[0]_i_2_n_6 ;
  wire \tmp_reg_800_reg[0]_i_2_n_7 ;
  wire \tmp_reg_800_reg[0]_i_3_n_4 ;
  wire \tmp_reg_800_reg[0]_i_3_n_5 ;
  wire \tmp_reg_800_reg[0]_i_3_n_6 ;
  wire \tmp_reg_800_reg[0]_i_3_n_7 ;
  wire \tmp_reg_800_reg[0]_i_7_n_4 ;
  wire \tmp_reg_800_reg[0]_i_7_n_5 ;
  wire \tmp_reg_800_reg[0]_i_7_n_6 ;
  wire \tmp_reg_800_reg[0]_i_7_n_7 ;
  wire trunc_ln1448_reg_764;
  wire trunc_ln1448_reg_764_pp0_iter1_reg;
  wire v_hcresampler_core26_U0_ap_start;
  wire v_hcresampler_core26_U0_p_read;
  wire v_hcresampler_core_U0_ap_start;
  wire x_reg_178;
  wire x_reg_1780;
  wire \x_reg_178[0]_i_4_n_4 ;
  wire \x_reg_178_reg[0]_i_3_n_10 ;
  wire \x_reg_178_reg[0]_i_3_n_11 ;
  wire \x_reg_178_reg[0]_i_3_n_4 ;
  wire \x_reg_178_reg[0]_i_3_n_5 ;
  wire \x_reg_178_reg[0]_i_3_n_6 ;
  wire \x_reg_178_reg[0]_i_3_n_7 ;
  wire \x_reg_178_reg[0]_i_3_n_8 ;
  wire \x_reg_178_reg[0]_i_3_n_9 ;
  wire \x_reg_178_reg[12]_i_1_n_10 ;
  wire \x_reg_178_reg[12]_i_1_n_11 ;
  wire \x_reg_178_reg[12]_i_1_n_6 ;
  wire \x_reg_178_reg[12]_i_1_n_7 ;
  wire \x_reg_178_reg[12]_i_1_n_9 ;
  wire \x_reg_178_reg[4]_i_1_n_10 ;
  wire \x_reg_178_reg[4]_i_1_n_11 ;
  wire \x_reg_178_reg[4]_i_1_n_4 ;
  wire \x_reg_178_reg[4]_i_1_n_5 ;
  wire \x_reg_178_reg[4]_i_1_n_6 ;
  wire \x_reg_178_reg[4]_i_1_n_7 ;
  wire \x_reg_178_reg[4]_i_1_n_8 ;
  wire \x_reg_178_reg[4]_i_1_n_9 ;
  wire \x_reg_178_reg[8]_i_1_n_10 ;
  wire \x_reg_178_reg[8]_i_1_n_11 ;
  wire \x_reg_178_reg[8]_i_1_n_4 ;
  wire \x_reg_178_reg[8]_i_1_n_5 ;
  wire \x_reg_178_reg[8]_i_1_n_6 ;
  wire \x_reg_178_reg[8]_i_1_n_7 ;
  wire \x_reg_178_reg[8]_i_1_n_8 ;
  wire \x_reg_178_reg[8]_i_1_n_9 ;
  wire [14:0]y_2_fu_203_p2;
  wire [14:0]y_2_reg_750;
  wire \y_2_reg_750_reg[12]_i_1_n_4 ;
  wire \y_2_reg_750_reg[12]_i_1_n_5 ;
  wire \y_2_reg_750_reg[12]_i_1_n_6 ;
  wire \y_2_reg_750_reg[12]_i_1_n_7 ;
  wire \y_2_reg_750_reg[14]_i_1_n_7 ;
  wire \y_2_reg_750_reg[4]_i_1_n_4 ;
  wire \y_2_reg_750_reg[4]_i_1_n_5 ;
  wire \y_2_reg_750_reg[4]_i_1_n_6 ;
  wire \y_2_reg_750_reg[4]_i_1_n_7 ;
  wire \y_2_reg_750_reg[8]_i_1_n_4 ;
  wire \y_2_reg_750_reg[8]_i_1_n_5 ;
  wire \y_2_reg_750_reg[8]_i_1_n_6 ;
  wire \y_2_reg_750_reg[8]_i_1_n_7 ;
  wire y_reg_167;
  wire [2:0]\y_reg_167_reg[13]_0 ;
  wire [14:0]\y_reg_167_reg[14]_0 ;
  wire [2:0]\y_reg_167_reg[7]_0 ;
  wire [7:0]zext_ln215_1_fu_463_p1;
  wire [7:0]zext_ln215_2_fu_489_p1;
  wire [7:0]zext_ln215_3_fu_493_p1;
  wire [7:0]zext_ln215_fu_459_p1;
  wire [3:0]\NLW_icmp_ln1448_reg_776_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1448_reg_776_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_odd_col_reg_780_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_select_ln1414_1_reg_809_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln1414_1_reg_809_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1414_1_reg_809_reg[7]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_select_ln1414_reg_804_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln1414_reg_804_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1414_reg_804_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_800_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_tmp_reg_800_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_800_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_800_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_178_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_178_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_y_2_reg_750_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_750_reg[14]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(internal_empty_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[0]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h4000FFFFFFFFFFFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__1 
       (.I0(stream_in_empty_n),
        .I1(icmp_ln1458_reg_786),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1448_reg_776),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_9_n_4 ),
        .I5(stream_upsampled_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0800080008FF0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_9 
       (.I0(icmp_ln1448_reg_776_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(tmp_reg_800_pp0_iter1_reg),
        .I3(v_hcresampler_core26_U0_p_read),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(tmp_reg_800_pp0_iter2_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(select_ln1414_reg_804[2]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[2]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(select_ln1414_reg_804[3]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(select_ln1414_reg_804[4]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(select_ln1414_reg_804[5]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[5]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(select_ln1414_reg_804[6]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[6]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(select_ln1414_reg_804[7]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[0]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[1]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[2]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[3]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[1]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[4]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[5]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[6]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(select_ln1414_1_reg_809[7]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_2_1_fu_76[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[2]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[3]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[4]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[5]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[6]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(pixbuf_y_val_V_1_0_05_load_reg_814[7]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(mpix_y_val_V_0_fu_68[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(select_ln1414_reg_804[0]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[0]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(select_ln1414_reg_804[1]),
        .I1(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .I2(inpix_val_V_1_fu_72[1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q),
        .I2(v_hcresampler_core26_U0_ap_start),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(v_hcresampler_core26_U0_ap_start),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\y_reg_167_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [11]),
        .I2(\y_reg_167_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [10]),
        .O(\y_reg_167_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\y_reg_167_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [9]),
        .I2(\y_reg_167_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [8]),
        .O(\y_reg_167_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\y_reg_167_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [7]),
        .I2(\y_reg_167_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [6]),
        .O(\y_reg_167_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(icmp_ln1448_reg_776),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1458_reg_786),
        .I3(stream_in_empty_n),
        .O(\ap_CS_fsm[2]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\y_reg_167_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [5]),
        .I2(\y_reg_167_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [4]),
        .O(\y_reg_167_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF88FF88FF888F88)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\y_reg_167_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [3]),
        .I2(\y_reg_167_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [2]),
        .O(\y_reg_167_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\y_reg_167_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [1]),
        .I2(\y_reg_167_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [0]),
        .O(\y_reg_167_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBAAAAAAA)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[2]_i_13_n_4 ),
        .I1(stream_upsampled_full_n),
        .I2(icmp_ln1448_reg_776_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\PixArray_val_V_6_2_1_fu_274_reg[7] ),
        .O(ap_block_pp0_stage0_01001));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_2_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q),
        .I4(icmp_ln1448_fu_232_p2),
        .I5(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter3_i_2_n_4),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCACC)) 
    \cmp118_reg_790[0]_i_1 
       (.I0(\cmp118_reg_790[0]_i_2_n_4 ),
        .I1(\cmp118_reg_790_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .I3(icmp_ln1448_fu_232_p2),
        .O(\cmp118_reg_790[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \cmp118_reg_790[0]_i_2 
       (.I0(\cmp118_reg_790[0]_i_3_n_4 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\cmp118_reg_790[0]_i_4_n_4 ),
        .I5(\cmp118_reg_790[0]_i_5_n_4 ),
        .O(\cmp118_reg_790[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp118_reg_790[0]_i_3 
       (.I0(out[6]),
        .I1(out[5]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\cmp118_reg_790[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp118_reg_790[0]_i_4 
       (.I0(out[10]),
        .I1(out[9]),
        .I2(out[8]),
        .I3(out[7]),
        .O(\cmp118_reg_790[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp118_reg_790[0]_i_5 
       (.I0(out[14]),
        .I1(out[13]),
        .I2(out[12]),
        .I3(out[11]),
        .O(\cmp118_reg_790[0]_i_5_n_4 ));
  FDRE \cmp118_reg_790_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\cmp118_reg_790_reg_n_4_[0] ),
        .Q(cmp118_reg_790_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp118_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp118_reg_790[0]_i_1_n_4 ),
        .Q(\cmp118_reg_790_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1448_reg_776[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_10 
       (.I0(loopWidth_reg_745[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(loopWidth_reg_745[11]),
        .O(\icmp_ln1448_reg_776[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_11 
       (.I0(loopWidth_reg_745[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(loopWidth_reg_745[9]),
        .O(\icmp_ln1448_reg_776[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_12 
       (.I0(loopWidth_reg_745[7]),
        .I1(out[7]),
        .I2(loopWidth_reg_745[6]),
        .I3(out[6]),
        .O(\icmp_ln1448_reg_776[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_13 
       (.I0(loopWidth_reg_745[5]),
        .I1(out[5]),
        .I2(loopWidth_reg_745[4]),
        .I3(out[4]),
        .O(\icmp_ln1448_reg_776[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_14 
       (.I0(loopWidth_reg_745[3]),
        .I1(out[3]),
        .I2(loopWidth_reg_745[2]),
        .I3(out[2]),
        .O(\icmp_ln1448_reg_776[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_15 
       (.I0(loopWidth_reg_745[1]),
        .I1(out[1]),
        .I2(loopWidth_reg_745[0]),
        .I3(out[0]),
        .O(\icmp_ln1448_reg_776[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_16 
       (.I0(loopWidth_reg_745[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(loopWidth_reg_745[7]),
        .O(\icmp_ln1448_reg_776[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_17 
       (.I0(loopWidth_reg_745[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(loopWidth_reg_745[5]),
        .O(\icmp_ln1448_reg_776[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_18 
       (.I0(loopWidth_reg_745[3]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(loopWidth_reg_745[2]),
        .O(\icmp_ln1448_reg_776[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_19 
       (.I0(loopWidth_reg_745[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(loopWidth_reg_745[1]),
        .O(\icmp_ln1448_reg_776[0]_i_19_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1448_reg_776[0]_i_4 
       (.I0(loopWidth_reg_745[15]),
        .I1(loopWidth_reg_745[14]),
        .I2(out[14]),
        .O(\icmp_ln1448_reg_776[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_5 
       (.I0(loopWidth_reg_745[13]),
        .I1(out[13]),
        .I2(loopWidth_reg_745[12]),
        .I3(out[12]),
        .O(\icmp_ln1448_reg_776[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_6 
       (.I0(loopWidth_reg_745[11]),
        .I1(out[11]),
        .I2(loopWidth_reg_745[10]),
        .I3(out[10]),
        .O(\icmp_ln1448_reg_776[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_776[0]_i_7 
       (.I0(loopWidth_reg_745[9]),
        .I1(out[9]),
        .I2(loopWidth_reg_745[8]),
        .I3(out[8]),
        .O(\icmp_ln1448_reg_776[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln1448_reg_776[0]_i_8 
       (.I0(out[14]),
        .I1(loopWidth_reg_745[14]),
        .I2(loopWidth_reg_745[15]),
        .O(\icmp_ln1448_reg_776[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_776[0]_i_9 
       (.I0(loopWidth_reg_745[12]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(loopWidth_reg_745[13]),
        .O(\icmp_ln1448_reg_776[0]_i_9_n_4 ));
  FDRE \icmp_ln1448_reg_776_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1448_reg_776),
        .Q(icmp_ln1448_reg_776_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1448_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1448_fu_232_p2),
        .Q(icmp_ln1448_reg_776),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1448_reg_776_reg[0]_i_2 
       (.CI(\icmp_ln1448_reg_776_reg[0]_i_3_n_4 ),
        .CO({icmp_ln1448_fu_232_p2,\icmp_ln1448_reg_776_reg[0]_i_2_n_5 ,\icmp_ln1448_reg_776_reg[0]_i_2_n_6 ,\icmp_ln1448_reg_776_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1448_reg_776[0]_i_4_n_4 ,\icmp_ln1448_reg_776[0]_i_5_n_4 ,\icmp_ln1448_reg_776[0]_i_6_n_4 ,\icmp_ln1448_reg_776[0]_i_7_n_4 }),
        .O(\NLW_icmp_ln1448_reg_776_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1448_reg_776[0]_i_8_n_4 ,\icmp_ln1448_reg_776[0]_i_9_n_4 ,\icmp_ln1448_reg_776[0]_i_10_n_4 ,\icmp_ln1448_reg_776[0]_i_11_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1448_reg_776_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1448_reg_776_reg[0]_i_3_n_4 ,\icmp_ln1448_reg_776_reg[0]_i_3_n_5 ,\icmp_ln1448_reg_776_reg[0]_i_3_n_6 ,\icmp_ln1448_reg_776_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1448_reg_776[0]_i_12_n_4 ,\icmp_ln1448_reg_776[0]_i_13_n_4 ,\icmp_ln1448_reg_776[0]_i_14_n_4 ,\icmp_ln1448_reg_776[0]_i_15_n_4 }),
        .O(\NLW_icmp_ln1448_reg_776_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1448_reg_776[0]_i_16_n_4 ,\icmp_ln1448_reg_776[0]_i_17_n_4 ,\icmp_ln1448_reg_776[0]_i_18_n_4 ,\icmp_ln1448_reg_776[0]_i_19_n_4 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1458_reg_786[0]_i_1 
       (.I0(\icmp_ln1458_reg_786_reg[0]_0 ),
        .I1(icmp_ln1448_fu_232_p2),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .I3(icmp_ln1458_reg_786),
        .O(\icmp_ln1458_reg_786[0]_i_1_n_4 ));
  FDRE \icmp_ln1458_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1458_reg_786[0]_i_1_n_4 ),
        .Q(icmp_ln1458_reg_786),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [8]),
        .Q(inpix_val_V_1_fu_72[0]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [9]),
        .Q(inpix_val_V_1_fu_72[1]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [10]),
        .Q(inpix_val_V_1_fu_72[2]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [11]),
        .Q(inpix_val_V_1_fu_72[3]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [12]),
        .Q(inpix_val_V_1_fu_72[4]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [13]),
        .Q(inpix_val_V_1_fu_72[5]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [14]),
        .Q(inpix_val_V_1_fu_72[6]),
        .R(1'b0));
  FDRE \inpix_val_V_1_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [15]),
        .Q(inpix_val_V_1_fu_72[7]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [16]),
        .Q(inpix_val_V_2_1_fu_76[0]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [17]),
        .Q(inpix_val_V_2_1_fu_76[1]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [18]),
        .Q(inpix_val_V_2_1_fu_76[2]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [19]),
        .Q(inpix_val_V_2_1_fu_76[3]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [20]),
        .Q(inpix_val_V_2_1_fu_76[4]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [21]),
        .Q(inpix_val_V_2_1_fu_76[5]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [22]),
        .Q(inpix_val_V_2_1_fu_76[6]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [23]),
        .Q(inpix_val_V_2_1_fu_76[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_4),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(hscale_core_polyphase_U0_ap_idle),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    int_ap_idle_i_2
       (.I0(ap_CS_fsm_state1),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(int_ap_idle_reg_3),
        .I3(int_ap_idle_reg_4),
        .I4(Block_split1_proc_U0_ap_start),
        .I5(v_hcresampler_core26_U0_ap_start),
        .O(int_ap_idle_i_2_n_4));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[0]_i_1 
       (.I0(lhs_2_fu_120[0]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[0] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ),
        .O(zext_ln215_fu_459_p1[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[1]_i_1 
       (.I0(lhs_2_fu_120[1]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[1] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ),
        .O(zext_ln215_fu_459_p1[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[2]_i_1 
       (.I0(lhs_2_fu_120[2]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[2] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ),
        .O(zext_ln215_fu_459_p1[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[3]_i_1 
       (.I0(lhs_2_fu_120[3]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[3] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ),
        .O(zext_ln215_fu_459_p1[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[4]_i_1 
       (.I0(lhs_2_fu_120[4]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[4] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ),
        .O(zext_ln215_fu_459_p1[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[5]_i_1 
       (.I0(lhs_2_fu_120[5]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[5] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ),
        .O(zext_ln215_fu_459_p1[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[6]_i_1 
       (.I0(lhs_2_fu_120[6]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[6] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ),
        .O(zext_ln215_fu_459_p1[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_2_fu_120[7]_i_1 
       (.I0(lhs_2_fu_120[7]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[7] ),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ),
        .O(zext_ln215_fu_459_p1[7]));
  FDRE \lhs_2_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[0]),
        .Q(lhs_2_fu_120[0]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[1]),
        .Q(lhs_2_fu_120[1]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[2]),
        .Q(lhs_2_fu_120[2]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[3]),
        .Q(lhs_2_fu_120[3]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[4]),
        .Q(lhs_2_fu_120[4]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[5]),
        .Q(lhs_2_fu_120[5]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[6]),
        .Q(lhs_2_fu_120[6]),
        .R(1'b0));
  FDRE \lhs_2_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_fu_459_p1[7]),
        .Q(lhs_2_fu_120[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[0]_i_1 
       (.I0(lhs_3_fu_132[0]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[0]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ),
        .O(zext_ln215_2_fu_489_p1[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[1]_i_1 
       (.I0(lhs_3_fu_132[1]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[1]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ),
        .O(zext_ln215_2_fu_489_p1[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[2]_i_1 
       (.I0(lhs_3_fu_132[2]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[2]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ),
        .O(zext_ln215_2_fu_489_p1[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[3]_i_1 
       (.I0(lhs_3_fu_132[3]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[3]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ),
        .O(zext_ln215_2_fu_489_p1[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[4]_i_1 
       (.I0(lhs_3_fu_132[4]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[4]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ),
        .O(zext_ln215_2_fu_489_p1[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[5]_i_1 
       (.I0(lhs_3_fu_132[5]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[5]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ),
        .O(zext_ln215_2_fu_489_p1[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[6]_i_1 
       (.I0(lhs_3_fu_132[6]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[6]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ),
        .O(zext_ln215_2_fu_489_p1[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_3_fu_132[7]_i_1 
       (.I0(lhs_3_fu_132[7]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_92[7]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ),
        .O(zext_ln215_2_fu_489_p1[7]));
  FDRE \lhs_3_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[0]),
        .Q(lhs_3_fu_132[0]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[1]),
        .Q(lhs_3_fu_132[1]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[2]),
        .Q(lhs_3_fu_132[2]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[3]),
        .Q(lhs_3_fu_132[3]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[4]),
        .Q(lhs_3_fu_132[4]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[5]),
        .Q(lhs_3_fu_132[5]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[6]),
        .Q(lhs_3_fu_132[6]),
        .R(1'b0));
  FDRE \lhs_3_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_2_fu_489_p1[7]),
        .Q(lhs_3_fu_132[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(loopWidth_reg_745[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(loopWidth_reg_745[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[11]),
        .Q(loopWidth_reg_745[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[12]),
        .Q(loopWidth_reg_745[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[13]),
        .Q(loopWidth_reg_745[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[14]),
        .Q(loopWidth_reg_745[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[15]),
        .Q(loopWidth_reg_745[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(loopWidth_reg_745[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(loopWidth_reg_745[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(loopWidth_reg_745[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(loopWidth_reg_745[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(loopWidth_reg_745[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(loopWidth_reg_745[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(loopWidth_reg_745[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(loopWidth_reg_745[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(loopWidth_reg_745[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__0 
       (.I0(internal_empty_n_reg_0),
        .I1(hscale_core_polyphase_U0_stream_upsampled_read),
        .I2(stream_upsampled_empty_n),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mpix_cb_val_V_0_0_fu_84[7]_i_1 
       (.I0(trunc_ln1448_reg_764),
        .I1(icmp_ln1458_reg_786),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1448_reg_776),
        .I4(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(mpix_cb_val_V_0_0_fu_84));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [8]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [9]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [10]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [11]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [12]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [13]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [14]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_0_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_0_fu_84),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [15]),
        .Q(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mpix_cr_val_V_0_0_fu_88[7]_i_1 
       (.I0(trunc_ln1448_reg_764),
        .I1(icmp_ln1458_reg_786),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1448_reg_776),
        .I4(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(mpix_cr_val_V_0_0_fu_88));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [8]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [9]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [10]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [11]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [12]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [13]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [14]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_0_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cr_val_V_0_0_fu_88),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [15]),
        .Q(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mpix_y_val_V_0_3_fu_80[7]_i_1 
       (.I0(icmp_ln1448_reg_776),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1458_reg_786),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .O(E));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [0]),
        .Q(mpix_y_val_V_0_fu_68[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [1]),
        .Q(mpix_y_val_V_0_fu_68[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [2]),
        .Q(mpix_y_val_V_0_fu_68[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [3]),
        .Q(mpix_y_val_V_0_fu_68[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [4]),
        .Q(mpix_y_val_V_0_fu_68[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [5]),
        .Q(mpix_y_val_V_0_fu_68[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [6]),
        .Q(mpix_y_val_V_0_fu_68[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\inpix_val_V_2_1_fu_76_reg[7]_0 [7]),
        .Q(mpix_y_val_V_0_fu_68[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \odd_col_reg_780[0]_i_2 
       (.I0(out[3]),
        .O(\odd_col_reg_780[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \odd_col_reg_780[0]_i_3 
       (.I0(out[2]),
        .I1(select_ln1443_reg_735),
        .O(\odd_col_reg_780[0]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odd_col_reg_780[0]_i_4 
       (.I0(out[1]),
        .O(\odd_col_reg_780[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \odd_col_reg_780[0]_i_5 
       (.I0(out[0]),
        .I1(select_ln1443_reg_735),
        .O(\odd_col_reg_780[0]_i_5_n_4 ));
  FDRE \odd_col_reg_780_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(odd_col_reg_780),
        .Q(odd_col_reg_780_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\odd_col_reg_780_reg[0]_i_1_n_11 ),
        .Q(odd_col_reg_780),
        .R(1'b0));
  CARRY4 \odd_col_reg_780_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\odd_col_reg_780_reg[0]_i_1_n_4 ,\odd_col_reg_780_reg[0]_i_1_n_5 ,\odd_col_reg_780_reg[0]_i_1_n_6 ,\odd_col_reg_780_reg[0]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI(out[3:0]),
        .O({\NLW_odd_col_reg_780_reg[0]_i_1_O_UNCONNECTED [3:1],\odd_col_reg_780_reg[0]_i_1_n_11 }),
        .S({\odd_col_reg_780[0]_i_2_n_4 ,\odd_col_reg_780[0]_i_3_n_4 ,\odd_col_reg_780[0]_i_4_n_4 ,\odd_col_reg_780[0]_i_5_n_4 }));
  LUT4 #(
    .INIT(16'hA800)) 
    \pixbuf_cb_val_V_3_0_0_fu_124[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(select_ln1414_1_reg_8090),
        .O(pixbuf_cb_val_V_3_0_0_fu_124));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ),
        .Q(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_cb_val_V_3_0_0_fu_124),
        .D(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ),
        .Q(pixbuf_cr_val_V_3_0_0_fu_92[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[0]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[0]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[0]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[1]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[1]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[1]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[2]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[2]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[2]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[3]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[3]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[3]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[4]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[4]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[4]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[5]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[5]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[5]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[6]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[6]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[6]));
  (* srl_bus_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[7]_srl5 " *) 
  SRL16E \pixbuf_y_val_V_1_0_05_fu_96_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(lhs_2_fu_1200),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_68[7]),
        .Q(pixbuf_y_val_V_1_0_05_fu_96[7]));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[0]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[1]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[2]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[3]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[4]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[5]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[6]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_0_05_load_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 ),
        .D(pixbuf_y_val_V_1_0_05_fu_96[7]),
        .Q(pixbuf_y_val_V_1_0_05_load_reg_814[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[0]_i_1 
       (.I0(rhs_2_fu_116[0]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[0]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ),
        .O(zext_ln215_1_fu_463_p1[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[1]_i_1 
       (.I0(rhs_2_fu_116[1]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[1]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ),
        .O(zext_ln215_1_fu_463_p1[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[2]_i_1 
       (.I0(rhs_2_fu_116[2]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[2]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ),
        .O(zext_ln215_1_fu_463_p1[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[3]_i_1 
       (.I0(rhs_2_fu_116[3]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[3]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ),
        .O(zext_ln215_1_fu_463_p1[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[4]_i_1 
       (.I0(rhs_2_fu_116[4]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[4]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ),
        .O(zext_ln215_1_fu_463_p1[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[5]_i_1 
       (.I0(rhs_2_fu_116[5]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[5]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ),
        .O(zext_ln215_1_fu_463_p1[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[6]_i_1 
       (.I0(rhs_2_fu_116[6]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[6]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ),
        .O(zext_ln215_1_fu_463_p1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \rhs_2_fu_116[7]_i_1 
       (.I0(select_ln1414_1_reg_8090),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .O(lhs_2_fu_1200));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_2_fu_116[7]_i_2 
       (.I0(rhs_2_fu_116[7]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_2_fu_120[7]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ),
        .O(zext_ln215_1_fu_463_p1[7]));
  FDRE \rhs_2_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[0]),
        .Q(rhs_2_fu_116[0]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[1]),
        .Q(rhs_2_fu_116[1]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[2]),
        .Q(rhs_2_fu_116[2]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[3]),
        .Q(rhs_2_fu_116[3]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[4]),
        .Q(rhs_2_fu_116[4]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[5]),
        .Q(rhs_2_fu_116[5]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[6]),
        .Q(rhs_2_fu_116[6]),
        .R(1'b0));
  FDRE \rhs_2_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_1_fu_463_p1[7]),
        .Q(rhs_2_fu_116[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[0]_i_1 
       (.I0(rhs_3_fu_128[0]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[0]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ),
        .O(zext_ln215_3_fu_493_p1[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[1]_i_1 
       (.I0(rhs_3_fu_128[1]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[1]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ),
        .O(zext_ln215_3_fu_493_p1[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[2]_i_1 
       (.I0(rhs_3_fu_128[2]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[2]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ),
        .O(zext_ln215_3_fu_493_p1[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[3]_i_1 
       (.I0(rhs_3_fu_128[3]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[3]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ),
        .O(zext_ln215_3_fu_493_p1[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[4]_i_1 
       (.I0(rhs_3_fu_128[4]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[4]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ),
        .O(zext_ln215_3_fu_493_p1[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[5]_i_1 
       (.I0(rhs_3_fu_128[5]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[5]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ),
        .O(zext_ln215_3_fu_493_p1[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[6]_i_1 
       (.I0(rhs_3_fu_128[6]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[6]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ),
        .O(zext_ln215_3_fu_493_p1[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_3_fu_128[7]_i_1 
       (.I0(rhs_3_fu_128[7]),
        .I1(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I2(lhs_3_fu_132[7]),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ),
        .O(zext_ln215_3_fu_493_p1[7]));
  FDRE \rhs_3_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[0]),
        .Q(rhs_3_fu_128[0]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[1]),
        .Q(rhs_3_fu_128[1]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[2]),
        .Q(rhs_3_fu_128[2]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[3]),
        .Q(rhs_3_fu_128[3]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[4]),
        .Q(rhs_3_fu_128[4]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[5]),
        .Q(rhs_3_fu_128[5]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[6]),
        .Q(rhs_3_fu_128[6]),
        .R(1'b0));
  FDRE \rhs_3_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(lhs_2_fu_1200),
        .D(zext_ln215_3_fu_493_p1[7]),
        .Q(rhs_3_fu_128[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[0]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[0] ),
        .I3(ret_1_fu_503_p2[1]),
        .I4(\select_ln1414_1_reg_809[0]_i_2_n_4 ),
        .O(select_ln1414_1_fu_526_p3[0]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[0]_i_2 
       (.I0(lhs_3_fu_132[0]),
        .I1(rhs_3_fu_128[0]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[1]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[1] ),
        .I3(ret_1_fu_503_p2[2]),
        .I4(\select_ln1414_1_reg_809[1]_i_2_n_4 ),
        .O(select_ln1414_1_fu_526_p3[1]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[1]_i_2 
       (.I0(lhs_3_fu_132[1]),
        .I1(rhs_3_fu_128[1]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[2]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[2] ),
        .I3(ret_1_fu_503_p2[3]),
        .I4(\select_ln1414_1_reg_809[2]_i_3_n_4 ),
        .O(select_ln1414_1_fu_526_p3[2]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[2]_i_3 
       (.I0(lhs_3_fu_132[2]),
        .I1(rhs_3_fu_128[2]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[2]_i_4 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[3]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[3]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[3]),
        .O(\select_ln1414_1_reg_809[2]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[2]_i_5 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[2]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[2]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[2]),
        .O(\select_ln1414_1_reg_809[2]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[2]_i_6 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[1]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[1]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[1]),
        .O(\select_ln1414_1_reg_809[2]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[2]_i_7 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[0]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[0]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[0]),
        .O(\select_ln1414_1_reg_809[2]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[3]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[3] ),
        .I3(ret_1_fu_503_p2[4]),
        .I4(\select_ln1414_1_reg_809[3]_i_2_n_4 ),
        .O(select_ln1414_1_fu_526_p3[3]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[3]_i_2 
       (.I0(lhs_3_fu_132[3]),
        .I1(rhs_3_fu_128[3]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[4]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[4] ),
        .I3(ret_1_fu_503_p2[5]),
        .I4(\select_ln1414_1_reg_809[4]_i_2_n_4 ),
        .O(select_ln1414_1_fu_526_p3[4]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[4]_i_2 
       (.I0(lhs_3_fu_132[4]),
        .I1(rhs_3_fu_128[4]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[5]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[5] ),
        .I3(ret_1_fu_503_p2[6]),
        .I4(\select_ln1414_1_reg_809[5]_i_2_n_4 ),
        .O(select_ln1414_1_fu_526_p3[5]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[5]_i_2 
       (.I0(lhs_3_fu_132[5]),
        .I1(rhs_3_fu_128[5]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[6]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[6] ),
        .I3(ret_1_fu_503_p2[7]),
        .I4(\select_ln1414_1_reg_809[6]_i_3_n_4 ),
        .O(select_ln1414_1_fu_526_p3[6]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[6]_i_3 
       (.I0(lhs_3_fu_132[6]),
        .I1(rhs_3_fu_128[6]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[6]_i_4 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[7]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[7]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[7]),
        .O(\select_ln1414_1_reg_809[6]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[6]_i_5 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[6]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[6]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[6]),
        .O(\select_ln1414_1_reg_809[6]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[6]_i_6 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[5]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[5]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[5]),
        .O(\select_ln1414_1_reg_809[6]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_1_reg_809[6]_i_7 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_92[4]),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_3_fu_132[4]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_3_fu_128[4]),
        .O(\select_ln1414_1_reg_809[6]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_1_reg_809[7]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cr_val_V_0_0_fu_88_reg_n_4_[7] ),
        .I3(ret_1_fu_503_p2[8]),
        .I4(\select_ln1414_1_reg_809[7]_i_3_n_4 ),
        .O(select_ln1414_1_fu_526_p3[7]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_1_reg_809[7]_i_3 
       (.I0(lhs_3_fu_132[7]),
        .I1(rhs_3_fu_128[7]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_1_reg_809[7]_i_3_n_4 ));
  FDRE \select_ln1414_1_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[0]),
        .Q(select_ln1414_1_reg_809[0]),
        .R(1'b0));
  FDRE \select_ln1414_1_reg_809_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[1]),
        .Q(select_ln1414_1_reg_809[1]),
        .R(1'b0));
  FDRE \select_ln1414_1_reg_809_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[2]),
        .Q(select_ln1414_1_reg_809[2]),
        .R(1'b0));
  CARRY4 \select_ln1414_1_reg_809_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1414_1_reg_809_reg[2]_i_2_n_4 ,\select_ln1414_1_reg_809_reg[2]_i_2_n_5 ,\select_ln1414_1_reg_809_reg[2]_i_2_n_6 ,\select_ln1414_1_reg_809_reg[2]_i_2_n_7 }),
        .CYINIT(1'b1),
        .DI(zext_ln215_2_fu_489_p1[3:0]),
        .O({ret_1_fu_503_p2[3:1],\NLW_select_ln1414_1_reg_809_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\select_ln1414_1_reg_809[2]_i_4_n_4 ,\select_ln1414_1_reg_809[2]_i_5_n_4 ,\select_ln1414_1_reg_809[2]_i_6_n_4 ,\select_ln1414_1_reg_809[2]_i_7_n_4 }));
  FDRE \select_ln1414_1_reg_809_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[3]),
        .Q(select_ln1414_1_reg_809[3]),
        .R(1'b0));
  FDRE \select_ln1414_1_reg_809_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[4]),
        .Q(select_ln1414_1_reg_809[4]),
        .R(1'b0));
  FDRE \select_ln1414_1_reg_809_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[5]),
        .Q(select_ln1414_1_reg_809[5]),
        .R(1'b0));
  FDRE \select_ln1414_1_reg_809_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[6]),
        .Q(select_ln1414_1_reg_809[6]),
        .R(1'b0));
  CARRY4 \select_ln1414_1_reg_809_reg[6]_i_2 
       (.CI(\select_ln1414_1_reg_809_reg[2]_i_2_n_4 ),
        .CO({\select_ln1414_1_reg_809_reg[6]_i_2_n_4 ,\select_ln1414_1_reg_809_reg[6]_i_2_n_5 ,\select_ln1414_1_reg_809_reg[6]_i_2_n_6 ,\select_ln1414_1_reg_809_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(zext_ln215_2_fu_489_p1[7:4]),
        .O(ret_1_fu_503_p2[7:4]),
        .S({\select_ln1414_1_reg_809[6]_i_4_n_4 ,\select_ln1414_1_reg_809[6]_i_5_n_4 ,\select_ln1414_1_reg_809[6]_i_6_n_4 ,\select_ln1414_1_reg_809[6]_i_7_n_4 }));
  FDRE \select_ln1414_1_reg_809_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_1_fu_526_p3[7]),
        .Q(select_ln1414_1_reg_809[7]),
        .R(1'b0));
  CARRY4 \select_ln1414_1_reg_809_reg[7]_i_2 
       (.CI(\select_ln1414_1_reg_809_reg[6]_i_2_n_4 ),
        .CO({\NLW_select_ln1414_1_reg_809_reg[7]_i_2_CO_UNCONNECTED [3:1],ret_1_fu_503_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1414_1_reg_809_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[0]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[0] ),
        .I3(ret_fu_473_p2[1]),
        .I4(\select_ln1414_reg_804[0]_i_2_n_4 ),
        .O(select_ln1414_fu_519_p3[0]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[0]_i_2 
       (.I0(lhs_2_fu_120[0]),
        .I1(rhs_2_fu_116[0]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[1]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[1] ),
        .I3(ret_fu_473_p2[2]),
        .I4(\select_ln1414_reg_804[1]_i_2_n_4 ),
        .O(select_ln1414_fu_519_p3[1]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[1]_i_2 
       (.I0(lhs_2_fu_120[1]),
        .I1(rhs_2_fu_116[1]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[2]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[2] ),
        .I3(ret_fu_473_p2[3]),
        .I4(\select_ln1414_reg_804[2]_i_3_n_4 ),
        .O(select_ln1414_fu_519_p3[2]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[2]_i_3 
       (.I0(lhs_2_fu_120[2]),
        .I1(rhs_2_fu_116[2]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[2]_i_4 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[3] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[3]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[3]),
        .O(\select_ln1414_reg_804[2]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[2]_i_5 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[2] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[2]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[2]),
        .O(\select_ln1414_reg_804[2]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[2]_i_6 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[1] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[1]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[1]),
        .O(\select_ln1414_reg_804[2]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[2]_i_7 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[0] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[0]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[0]),
        .O(\select_ln1414_reg_804[2]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[3]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[3] ),
        .I3(ret_fu_473_p2[4]),
        .I4(\select_ln1414_reg_804[3]_i_2_n_4 ),
        .O(select_ln1414_fu_519_p3[3]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[3]_i_2 
       (.I0(lhs_2_fu_120[3]),
        .I1(rhs_2_fu_116[3]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[4]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[4] ),
        .I3(ret_fu_473_p2[5]),
        .I4(\select_ln1414_reg_804[4]_i_2_n_4 ),
        .O(select_ln1414_fu_519_p3[4]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[4]_i_2 
       (.I0(lhs_2_fu_120[4]),
        .I1(rhs_2_fu_116[4]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[5]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[5] ),
        .I3(ret_fu_473_p2[6]),
        .I4(\select_ln1414_reg_804[5]_i_2_n_4 ),
        .O(select_ln1414_fu_519_p3[5]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[5]_i_2 
       (.I0(lhs_2_fu_120[5]),
        .I1(rhs_2_fu_116[5]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[6]_i_1 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[6] ),
        .I3(ret_fu_473_p2[7]),
        .I4(\select_ln1414_reg_804[6]_i_3_n_4 ),
        .O(select_ln1414_fu_519_p3[6]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[6]_i_3 
       (.I0(lhs_2_fu_120[6]),
        .I1(rhs_2_fu_116[6]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[6]_i_4 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[7] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[7]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[7]),
        .O(\select_ln1414_reg_804[6]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[6]_i_5 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[6] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[6]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[6]),
        .O(\select_ln1414_reg_804[6]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[6]_i_6 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[5] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[5]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[5]),
        .O(\select_ln1414_reg_804[6]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h12031230)) 
    \select_ln1414_reg_804[6]_i_7 
       (.I0(\pixbuf_cb_val_V_3_0_0_fu_124_reg_n_4_[4] ),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(lhs_2_fu_120[4]),
        .I3(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I4(rhs_2_fu_116[4]),
        .O(\select_ln1414_reg_804[6]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1414_reg_804[7]_i_1 
       (.I0(icmp_ln1448_reg_776_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(select_ln1414_1_reg_8090));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    \select_ln1414_reg_804[7]_i_2 
       (.I0(odd_col_reg_780_pp0_iter1_reg),
        .I1(cmp118_reg_790_pp0_iter1_reg),
        .I2(\mpix_cb_val_V_0_0_fu_84_reg_n_4_[7] ),
        .I3(ret_fu_473_p2[8]),
        .I4(\select_ln1414_reg_804[7]_i_4_n_4 ),
        .O(select_ln1414_fu_519_p3[7]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \select_ln1414_reg_804[7]_i_4 
       (.I0(lhs_2_fu_120[7]),
        .I1(rhs_2_fu_116[7]),
        .I2(trunc_ln1448_reg_764_pp0_iter1_reg),
        .I3(cmp118_reg_790_pp0_iter1_reg),
        .I4(odd_col_reg_780_pp0_iter1_reg),
        .O(\select_ln1414_reg_804[7]_i_4_n_4 ));
  FDRE \select_ln1414_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[0]),
        .Q(select_ln1414_reg_804[0]),
        .R(1'b0));
  FDRE \select_ln1414_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[1]),
        .Q(select_ln1414_reg_804[1]),
        .R(1'b0));
  FDRE \select_ln1414_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[2]),
        .Q(select_ln1414_reg_804[2]),
        .R(1'b0));
  CARRY4 \select_ln1414_reg_804_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1414_reg_804_reg[2]_i_2_n_4 ,\select_ln1414_reg_804_reg[2]_i_2_n_5 ,\select_ln1414_reg_804_reg[2]_i_2_n_6 ,\select_ln1414_reg_804_reg[2]_i_2_n_7 }),
        .CYINIT(1'b1),
        .DI(zext_ln215_fu_459_p1[3:0]),
        .O({ret_fu_473_p2[3:1],\NLW_select_ln1414_reg_804_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\select_ln1414_reg_804[2]_i_4_n_4 ,\select_ln1414_reg_804[2]_i_5_n_4 ,\select_ln1414_reg_804[2]_i_6_n_4 ,\select_ln1414_reg_804[2]_i_7_n_4 }));
  FDRE \select_ln1414_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[3]),
        .Q(select_ln1414_reg_804[3]),
        .R(1'b0));
  FDRE \select_ln1414_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[4]),
        .Q(select_ln1414_reg_804[4]),
        .R(1'b0));
  FDRE \select_ln1414_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[5]),
        .Q(select_ln1414_reg_804[5]),
        .R(1'b0));
  FDRE \select_ln1414_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[6]),
        .Q(select_ln1414_reg_804[6]),
        .R(1'b0));
  CARRY4 \select_ln1414_reg_804_reg[6]_i_2 
       (.CI(\select_ln1414_reg_804_reg[2]_i_2_n_4 ),
        .CO({\select_ln1414_reg_804_reg[6]_i_2_n_4 ,\select_ln1414_reg_804_reg[6]_i_2_n_5 ,\select_ln1414_reg_804_reg[6]_i_2_n_6 ,\select_ln1414_reg_804_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(zext_ln215_fu_459_p1[7:4]),
        .O(ret_fu_473_p2[7:4]),
        .S({\select_ln1414_reg_804[6]_i_4_n_4 ,\select_ln1414_reg_804[6]_i_5_n_4 ,\select_ln1414_reg_804[6]_i_6_n_4 ,\select_ln1414_reg_804[6]_i_7_n_4 }));
  FDRE \select_ln1414_reg_804_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1414_1_reg_8090),
        .D(select_ln1414_fu_519_p3[7]),
        .Q(select_ln1414_reg_804[7]),
        .R(1'b0));
  CARRY4 \select_ln1414_reg_804_reg[7]_i_3 
       (.CI(\select_ln1414_reg_804_reg[6]_i_2_n_4 ),
        .CO({\NLW_select_ln1414_reg_804_reg[7]_i_3_CO_UNCONNECTED [3:1],ret_fu_473_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1414_reg_804_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \select_ln1443_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ap_block_pp0_stage0_110014),
        .Q(select_ln1443_reg_735),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_800[0]_i_1 
       (.I0(icmp_ln1448_fu_232_p2),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(p_6_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_10 
       (.I0(out[9]),
        .O(\tmp_reg_800[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_11 
       (.I0(out[8]),
        .O(\tmp_reg_800[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_12 
       (.I0(out[7]),
        .O(\tmp_reg_800[0]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_13 
       (.I0(out[6]),
        .O(\tmp_reg_800[0]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_14 
       (.I0(out[5]),
        .O(\tmp_reg_800[0]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_15 
       (.I0(out[4]),
        .O(\tmp_reg_800[0]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_4 
       (.I0(out[14]),
        .O(\tmp_reg_800[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_5 
       (.I0(out[13]),
        .O(\tmp_reg_800[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_6 
       (.I0(out[12]),
        .O(\tmp_reg_800[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_8 
       (.I0(out[11]),
        .O(\tmp_reg_800[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_800[0]_i_9 
       (.I0(out[10]),
        .O(\tmp_reg_800[0]_i_9_n_4 ));
  FDRE \tmp_reg_800_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_reg_800),
        .Q(tmp_reg_800_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_reg_800_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_reg_800_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(tmp_reg_800_pp0_iter2_reg),
        .O(\tmp_reg_800_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \tmp_reg_800_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_800_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(tmp_reg_800_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_800_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in),
        .Q(tmp_reg_800),
        .R(1'b0));
  CARRY4 \tmp_reg_800_reg[0]_i_2 
       (.CI(\tmp_reg_800_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_reg_800_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_reg_800_reg[0]_i_2_n_5 ,\tmp_reg_800_reg[0]_i_2_n_6 ,\tmp_reg_800_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[14:12]}),
        .O({p_0_in,\NLW_tmp_reg_800_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({1'b1,\tmp_reg_800[0]_i_4_n_4 ,\tmp_reg_800[0]_i_5_n_4 ,\tmp_reg_800[0]_i_6_n_4 }));
  CARRY4 \tmp_reg_800_reg[0]_i_3 
       (.CI(\tmp_reg_800_reg[0]_i_7_n_4 ),
        .CO({\tmp_reg_800_reg[0]_i_3_n_4 ,\tmp_reg_800_reg[0]_i_3_n_5 ,\tmp_reg_800_reg[0]_i_3_n_6 ,\tmp_reg_800_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(out[11:8]),
        .O(\NLW_tmp_reg_800_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_800[0]_i_8_n_4 ,\tmp_reg_800[0]_i_9_n_4 ,\tmp_reg_800[0]_i_10_n_4 ,\tmp_reg_800[0]_i_11_n_4 }));
  CARRY4 \tmp_reg_800_reg[0]_i_7 
       (.CI(\odd_col_reg_780_reg[0]_i_1_n_4 ),
        .CO({\tmp_reg_800_reg[0]_i_7_n_4 ,\tmp_reg_800_reg[0]_i_7_n_5 ,\tmp_reg_800_reg[0]_i_7_n_6 ,\tmp_reg_800_reg[0]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI(out[7:4]),
        .O(\NLW_tmp_reg_800_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_800[0]_i_12_n_4 ,\tmp_reg_800[0]_i_13_n_4 ,\tmp_reg_800[0]_i_14_n_4 ,\tmp_reg_800[0]_i_15_n_4 }));
  FDRE \trunc_ln1448_reg_764_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln1448_reg_764),
        .Q(trunc_ln1448_reg_764_pp0_iter1_reg),
        .R(1'b0));
  FDRE \trunc_ln1448_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(out[0]),
        .Q(trunc_ln1448_reg_764),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \x_reg_178[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(icmp_ln1448_fu_232_p2),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(Q),
        .O(x_reg_178));
  LUT3 #(
    .INIT(8'h20)) 
    \x_reg_178[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(icmp_ln1448_fu_232_p2),
        .O(x_reg_1780));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_178[0]_i_4 
       (.I0(out[0]),
        .O(\x_reg_178[0]_i_4_n_4 ));
  FDRE \x_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[0]_i_3_n_11 ),
        .Q(out[0]),
        .R(x_reg_178));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_178_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_178_reg[0]_i_3_n_4 ,\x_reg_178_reg[0]_i_3_n_5 ,\x_reg_178_reg[0]_i_3_n_6 ,\x_reg_178_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_reg_178_reg[0]_i_3_n_8 ,\x_reg_178_reg[0]_i_3_n_9 ,\x_reg_178_reg[0]_i_3_n_10 ,\x_reg_178_reg[0]_i_3_n_11 }),
        .S({out[3:1],\x_reg_178[0]_i_4_n_4 }));
  FDRE \x_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[8]_i_1_n_9 ),
        .Q(out[10]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[8]_i_1_n_8 ),
        .Q(out[11]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[12]_i_1_n_11 ),
        .Q(out[12]),
        .R(x_reg_178));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_178_reg[12]_i_1 
       (.CI(\x_reg_178_reg[8]_i_1_n_4 ),
        .CO({\NLW_x_reg_178_reg[12]_i_1_CO_UNCONNECTED [3:2],\x_reg_178_reg[12]_i_1_n_6 ,\x_reg_178_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_178_reg[12]_i_1_O_UNCONNECTED [3],\x_reg_178_reg[12]_i_1_n_9 ,\x_reg_178_reg[12]_i_1_n_10 ,\x_reg_178_reg[12]_i_1_n_11 }),
        .S({1'b0,out[14:12]}));
  FDRE \x_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[12]_i_1_n_10 ),
        .Q(out[13]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[12]_i_1_n_9 ),
        .Q(out[14]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[0]_i_3_n_10 ),
        .Q(out[1]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[0]_i_3_n_9 ),
        .Q(out[2]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[0]_i_3_n_8 ),
        .Q(out[3]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[4]_i_1_n_11 ),
        .Q(out[4]),
        .R(x_reg_178));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_178_reg[4]_i_1 
       (.CI(\x_reg_178_reg[0]_i_3_n_4 ),
        .CO({\x_reg_178_reg[4]_i_1_n_4 ,\x_reg_178_reg[4]_i_1_n_5 ,\x_reg_178_reg[4]_i_1_n_6 ,\x_reg_178_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_178_reg[4]_i_1_n_8 ,\x_reg_178_reg[4]_i_1_n_9 ,\x_reg_178_reg[4]_i_1_n_10 ,\x_reg_178_reg[4]_i_1_n_11 }),
        .S(out[7:4]));
  FDRE \x_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[4]_i_1_n_10 ),
        .Q(out[5]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[4]_i_1_n_9 ),
        .Q(out[6]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[4]_i_1_n_8 ),
        .Q(out[7]),
        .R(x_reg_178));
  FDRE \x_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[8]_i_1_n_11 ),
        .Q(out[8]),
        .R(x_reg_178));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_178_reg[8]_i_1 
       (.CI(\x_reg_178_reg[4]_i_1_n_4 ),
        .CO({\x_reg_178_reg[8]_i_1_n_4 ,\x_reg_178_reg[8]_i_1_n_5 ,\x_reg_178_reg[8]_i_1_n_6 ,\x_reg_178_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_178_reg[8]_i_1_n_8 ,\x_reg_178_reg[8]_i_1_n_9 ,\x_reg_178_reg[8]_i_1_n_10 ,\x_reg_178_reg[8]_i_1_n_11 }),
        .S(out[11:8]));
  FDRE \x_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_1780),
        .D(\x_reg_178_reg[8]_i_1_n_10 ),
        .Q(out[9]),
        .R(x_reg_178));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_750[0]_i_1 
       (.I0(\y_reg_167_reg[14]_0 [0]),
        .O(y_2_fu_203_p2[0]));
  FDRE \y_2_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[0]),
        .Q(y_2_reg_750[0]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[10]),
        .Q(y_2_reg_750[10]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[11]),
        .Q(y_2_reg_750[11]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[12]),
        .Q(y_2_reg_750[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_750_reg[12]_i_1 
       (.CI(\y_2_reg_750_reg[8]_i_1_n_4 ),
        .CO({\y_2_reg_750_reg[12]_i_1_n_4 ,\y_2_reg_750_reg[12]_i_1_n_5 ,\y_2_reg_750_reg[12]_i_1_n_6 ,\y_2_reg_750_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_203_p2[12:9]),
        .S(\y_reg_167_reg[14]_0 [12:9]));
  FDRE \y_2_reg_750_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[13]),
        .Q(y_2_reg_750[13]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[14]),
        .Q(y_2_reg_750[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_750_reg[14]_i_1 
       (.CI(\y_2_reg_750_reg[12]_i_1_n_4 ),
        .CO({\NLW_y_2_reg_750_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_2_reg_750_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_750_reg[14]_i_1_O_UNCONNECTED [3:2],y_2_fu_203_p2[14:13]}),
        .S({1'b0,1'b0,\y_reg_167_reg[14]_0 [14:13]}));
  FDRE \y_2_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[1]),
        .Q(y_2_reg_750[1]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[2]),
        .Q(y_2_reg_750[2]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[3]),
        .Q(y_2_reg_750[3]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[4]),
        .Q(y_2_reg_750[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_750_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_2_reg_750_reg[4]_i_1_n_4 ,\y_2_reg_750_reg[4]_i_1_n_5 ,\y_2_reg_750_reg[4]_i_1_n_6 ,\y_2_reg_750_reg[4]_i_1_n_7 }),
        .CYINIT(\y_reg_167_reg[14]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_203_p2[4:1]),
        .S(\y_reg_167_reg[14]_0 [4:1]));
  FDRE \y_2_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[5]),
        .Q(y_2_reg_750[5]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[6]),
        .Q(y_2_reg_750[6]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[7]),
        .Q(y_2_reg_750[7]),
        .R(1'b0));
  FDRE \y_2_reg_750_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[8]),
        .Q(y_2_reg_750[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_750_reg[8]_i_1 
       (.CI(\y_2_reg_750_reg[4]_i_1_n_4 ),
        .CO({\y_2_reg_750_reg[8]_i_1_n_4 ,\y_2_reg_750_reg[8]_i_1_n_5 ,\y_2_reg_750_reg[8]_i_1_n_6 ,\y_2_reg_750_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_203_p2[8:5]),
        .S(\y_reg_167_reg[14]_0 [8:5]));
  FDRE \y_2_reg_750_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_2_fu_203_p2[9]),
        .Q(y_2_reg_750[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \y_reg_167[14]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state1),
        .I2(v_hcresampler_core26_U0_ap_start),
        .O(y_reg_167));
  FDRE \y_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[0]),
        .Q(\y_reg_167_reg[14]_0 [0]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[10]),
        .Q(\y_reg_167_reg[14]_0 [10]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[11]),
        .Q(\y_reg_167_reg[14]_0 [11]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[12]),
        .Q(\y_reg_167_reg[14]_0 [12]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[13]),
        .Q(\y_reg_167_reg[14]_0 [13]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[14]),
        .Q(\y_reg_167_reg[14]_0 [14]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[1]),
        .Q(\y_reg_167_reg[14]_0 [1]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[2]),
        .Q(\y_reg_167_reg[14]_0 [2]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[3]),
        .Q(\y_reg_167_reg[14]_0 [3]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[4]),
        .Q(\y_reg_167_reg[14]_0 [4]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[5]),
        .Q(\y_reg_167_reg[14]_0 [5]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[6]),
        .Q(\y_reg_167_reg[14]_0 [6]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[7]),
        .Q(\y_reg_167_reg[14]_0 [7]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[8]),
        .Q(\y_reg_167_reg[14]_0 [8]),
        .R(y_reg_167));
  FDRE \y_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_750[9]),
        .Q(\y_reg_167_reg[14]_0 [9]),
        .R(y_reg_167));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [15:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [15:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_n_10;
  wire AXIvideo2MultiPixStream_U0_n_11;
  wire AXIvideo2MultiPixStream_U0_n_5;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [23:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire Block_split12_proc_U0_bPassThruVcr_out_din;
  wire Block_split12_proc_U0_n_4;
  wire Block_split1_proc_U0_ap_continue;
  wire Block_split1_proc_U0_ap_return;
  wire Block_split1_proc_U0_ap_start;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_102;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_192;
  wire CTRL_s_axi_U_n_194;
  wire CTRL_s_axi_U_n_195;
  wire CTRL_s_axi_U_n_196;
  wire CTRL_s_axi_U_n_197;
  wire CTRL_s_axi_U_n_198;
  wire CTRL_s_axi_U_n_199;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_200;
  wire CTRL_s_axi_U_n_201;
  wire CTRL_s_axi_U_n_202;
  wire CTRL_s_axi_U_n_203;
  wire CTRL_s_axi_U_n_204;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_240;
  wire CTRL_s_axi_U_n_244;
  wire CTRL_s_axi_U_n_245;
  wire CTRL_s_axi_U_n_246;
  wire CTRL_s_axi_U_n_248;
  wire CTRL_s_axi_U_n_249;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_250;
  wire CTRL_s_axi_U_n_251;
  wire CTRL_s_axi_U_n_252;
  wire CTRL_s_axi_U_n_253;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_325;
  wire CTRL_s_axi_U_n_326;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_4;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_43;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_45;
  wire CTRL_s_axi_U_n_46;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_48;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_70;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_77;
  wire CTRL_s_axi_U_n_78;
  wire CTRL_s_axi_U_n_79;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_80;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_9;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_94;
  wire CTRL_s_axi_U_n_95;
  wire CTRL_s_axi_U_n_96;
  wire CTRL_s_axi_U_n_97;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire [7:0]ColorMode;
  wire [7:0]ColorMode_c17_dout;
  wire ColorMode_c17_empty_n;
  wire ColorMode_c17_full_n;
  wire ColorMode_c1_U_n_15;
  wire ColorMode_c1_U_n_16;
  wire ColorMode_c1_U_n_17;
  wire ColorMode_c1_U_n_18;
  wire ColorMode_c1_U_n_6;
  wire [7:0]ColorMode_c1_dout;
  wire ColorMode_c1_empty_n;
  wire ColorMode_c1_full_n;
  wire ColorMode_c_U_n_5;
  wire ColorMode_c_U_n_7;
  wire ColorMode_c_empty_n;
  wire ColorMode_c_full_n;
  wire [13:0]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_18;
  wire MultiPixStream2AXIvideo_U0_n_19;
  wire MultiPixStream2AXIvideo_U0_n_20;
  wire MultiPixStream2AXIvideo_U0_n_21;
  wire MultiPixStream2AXIvideo_U0_n_22;
  wire MultiPixStream2AXIvideo_U0_n_23;
  wire MultiPixStream2AXIvideo_U0_n_24;
  wire MultiPixStream2AXIvideo_U0_n_25;
  wire MultiPixStream2AXIvideo_U0_n_26;
  wire MultiPixStream2AXIvideo_U0_n_27;
  wire MultiPixStream2AXIvideo_U0_n_28;
  wire MultiPixStream2AXIvideo_U0_n_32;
  wire MultiPixStream2AXIvideo_U0_n_33;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire MultiPixStream2AXIvideo_U0_n_9;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [15:0]WidthIn;
  wire [15:0]WidthOut;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_13;
  wire ap_CS_fsm_state1_6;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_14;
  wire ap_CS_fsm_state2_7;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4;
  wire ap_sync_v_hscaler_entry4_U0_ap_ready;
  wire axi_last_V_fu_376_p2;
  wire bPassThruHcr1_channel_U_n_11;
  wire bPassThruHcr1_channel_U_n_13;
  wire bPassThruHcr1_channel_U_n_14;
  wire bPassThruHcr1_channel_U_n_4;
  wire bPassThruHcr1_channel_U_n_8;
  wire bPassThruHcr1_channel_U_n_9;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThruVcr_c_full_n;
  wire cmp24_i_fu_263_p2;
  wire \d_read_reg_22_reg[0]_i_2_n_4 ;
  wire \d_read_reg_22_reg[0]_i_3_n_4 ;
  wire \d_read_reg_22_reg[1]_i_2_n_4 ;
  wire \d_read_reg_22_reg[1]_i_3_n_4 ;
  wire \d_read_reg_22_reg[2]_i_2_n_4 ;
  wire \d_read_reg_22_reg[2]_i_3_n_4 ;
  wire \d_read_reg_22_reg[3]_i_2_n_4 ;
  wire \d_read_reg_22_reg[3]_i_3_n_4 ;
  wire \d_read_reg_22_reg[4]_i_2_n_4 ;
  wire \d_read_reg_22_reg[4]_i_3_n_4 ;
  wire \d_read_reg_22_reg[5]_i_2_n_4 ;
  wire \d_read_reg_22_reg[5]_i_3_n_4 ;
  wire \d_read_reg_22_reg[6]_i_2_n_4 ;
  wire \d_read_reg_22_reg[6]_i_3_n_4 ;
  wire \d_read_reg_22_reg[7]_i_2_n_4 ;
  wire \d_read_reg_22_reg[7]_i_3_n_4 ;
  wire \d_read_reg_22_reg[8]_i_2_n_4 ;
  wire \d_read_reg_22_reg[8]_i_3_n_4 ;
  wire \d_read_reg_22_reg[8]_i_4_n_4 ;
  wire [23:0]data_in0;
  wire [15:0]hfltCoeff_q0;
  wire hscale_core_polyphase_U0_ap_idle;
  wire [8:1]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_n_14;
  wire hscale_core_polyphase_U0_n_22;
  wire hscale_core_polyphase_U0_n_23;
  wire hscale_core_polyphase_U0_n_24;
  wire hscale_core_polyphase_U0_n_25;
  wire hscale_core_polyphase_U0_n_26;
  wire hscale_core_polyphase_U0_n_27;
  wire hscale_core_polyphase_U0_n_28;
  wire hscale_core_polyphase_U0_n_29;
  wire hscale_core_polyphase_U0_n_30;
  wire hscale_core_polyphase_U0_n_31;
  wire hscale_core_polyphase_U0_n_4;
  wire hscale_core_polyphase_U0_n_43;
  wire hscale_core_polyphase_U0_n_57;
  wire hscale_core_polyphase_U0_n_58;
  wire hscale_core_polyphase_U0_n_59;
  wire hscale_core_polyphase_U0_n_60;
  wire hscale_core_polyphase_U0_n_61;
  wire hscale_core_polyphase_U0_n_62;
  wire hscale_core_polyphase_U0_n_63;
  wire hscale_core_polyphase_U0_n_64;
  wire hscale_core_polyphase_U0_n_66;
  wire hscale_core_polyphase_U0_n_67;
  wire [10:0]hscale_core_polyphase_U0_phasesH_address0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire [23:0]hscale_core_polyphase_U0_stream_scaled_din;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [9:3]i_reg_182;
  wire icmp_ln1214_fu_372_p2;
  wire icmp_ln1348_fu_360_p220_in;
  wire icmp_ln1351_fu_371_p2;
  wire icmp_ln1445_fu_213_p2;
  wire icmp_ln1445_fu_233_p2;
  wire icmp_ln1458_fu_246_p2;
  wire icmp_ln1458_fu_262_p2;
  wire icmp_ln1671_fu_249_p2;
  wire icmp_ln620_fu_712_p2;
  wire icmp_ln636_fu_723_p2;
  wire interrupt;
  wire [10:3]j_reg_227_reg;
  wire [10:0]j_reg_231_reg;
  wire [15:0]loopHeight_fu_233_p2;
  wire [15:0]loopWidth_fu_197_p2;
  wire [15:0]loopWidth_fu_217_p2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_8;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [8:0]phasesH_q0;
  wire pixbuf_y_val_V_1_0_05_load_reg_8140;
  wire ram_reg_0_63_0_0_i_10_n_4;
  wire ram_reg_0_63_0_0_i_11_n_4;
  wire ram_reg_0_63_0_0_i_9_n_4;
  wire ram_reg_0_63_10_10_i_2_n_4;
  wire ram_reg_0_63_10_10_i_3_n_4;
  wire ram_reg_0_63_11_11_i_2_n_4;
  wire ram_reg_0_63_11_11_i_3_n_4;
  wire ram_reg_0_63_12_12_i_2_n_4;
  wire ram_reg_0_63_12_12_i_3_n_4;
  wire ram_reg_0_63_13_13_i_2_n_4;
  wire ram_reg_0_63_13_13_i_3_n_4;
  wire ram_reg_0_63_14_14_i_2_n_4;
  wire ram_reg_0_63_14_14_i_3_n_4;
  wire ram_reg_0_63_15_15_i_2_n_4;
  wire ram_reg_0_63_15_15_i_3_n_4;
  wire ram_reg_0_63_1_1_i_2_n_4;
  wire ram_reg_0_63_1_1_i_3_n_4;
  wire ram_reg_0_63_2_2_i_2_n_4;
  wire ram_reg_0_63_2_2_i_3_n_4;
  wire ram_reg_0_63_3_3_i_2_n_4;
  wire ram_reg_0_63_3_3_i_3_n_4;
  wire ram_reg_0_63_4_4_i_2_n_4;
  wire ram_reg_0_63_4_4_i_3_n_4;
  wire ram_reg_0_63_5_5_i_2_n_4;
  wire ram_reg_0_63_5_5_i_3_n_4;
  wire ram_reg_0_63_6_6_i_2_n_4;
  wire ram_reg_0_63_6_6_i_3_n_4;
  wire ram_reg_0_63_7_7_i_2_n_4;
  wire ram_reg_0_63_7_7_i_3_n_4;
  wire ram_reg_0_63_8_8_i_2_n_4;
  wire ram_reg_0_63_8_8_i_3_n_4;
  wire ram_reg_0_63_9_9_i_2_n_4;
  wire ram_reg_0_63_9_9_i_3_n_4;
  wire \rdata_reg[0]_i_4_n_4 ;
  wire \rdata_reg[0]_i_8_n_4 ;
  wire \rdata_reg[10]_i_5_n_4 ;
  wire \rdata_reg[10]_i_7_n_4 ;
  wire \rdata_reg[11]_i_5_n_4 ;
  wire \rdata_reg[11]_i_7_n_4 ;
  wire \rdata_reg[12]_i_5_n_4 ;
  wire \rdata_reg[12]_i_7_n_4 ;
  wire \rdata_reg[13]_i_5_n_4 ;
  wire \rdata_reg[13]_i_7_n_4 ;
  wire \rdata_reg[14]_i_5_n_4 ;
  wire \rdata_reg[14]_i_7_n_4 ;
  wire \rdata_reg[15]_i_10_n_4 ;
  wire \rdata_reg[15]_i_8_n_4 ;
  wire \rdata_reg[16]_i_4_n_4 ;
  wire \rdata_reg[16]_i_6_n_4 ;
  wire \rdata_reg[17]_i_4_n_4 ;
  wire \rdata_reg[17]_i_6_n_4 ;
  wire \rdata_reg[18]_i_4_n_4 ;
  wire \rdata_reg[18]_i_6_n_4 ;
  wire \rdata_reg[19]_i_4_n_4 ;
  wire \rdata_reg[19]_i_6_n_4 ;
  wire \rdata_reg[1]_i_5_n_4 ;
  wire \rdata_reg[1]_i_9_n_4 ;
  wire \rdata_reg[20]_i_4_n_4 ;
  wire \rdata_reg[20]_i_6_n_4 ;
  wire \rdata_reg[21]_i_4_n_4 ;
  wire \rdata_reg[21]_i_6_n_4 ;
  wire \rdata_reg[22]_i_4_n_4 ;
  wire \rdata_reg[22]_i_6_n_4 ;
  wire \rdata_reg[23]_i_4_n_4 ;
  wire \rdata_reg[23]_i_6_n_4 ;
  wire \rdata_reg[24]_i_4_n_4 ;
  wire \rdata_reg[24]_i_6_n_4 ;
  wire \rdata_reg[25]_i_4_n_4 ;
  wire \rdata_reg[25]_i_6_n_4 ;
  wire \rdata_reg[26]_i_4_n_4 ;
  wire \rdata_reg[26]_i_6_n_4 ;
  wire \rdata_reg[27]_i_4_n_4 ;
  wire \rdata_reg[27]_i_6_n_4 ;
  wire \rdata_reg[28]_i_4_n_4 ;
  wire \rdata_reg[28]_i_6_n_4 ;
  wire \rdata_reg[29]_i_4_n_4 ;
  wire \rdata_reg[29]_i_6_n_4 ;
  wire \rdata_reg[2]_i_4_n_4 ;
  wire \rdata_reg[2]_i_7_n_4 ;
  wire \rdata_reg[30]_i_4_n_4 ;
  wire \rdata_reg[30]_i_6_n_4 ;
  wire \rdata_reg[31]_i_11_n_4 ;
  wire \rdata_reg[31]_i_12_n_4 ;
  wire \rdata_reg[31]_i_6_n_4 ;
  wire \rdata_reg[31]_i_7_n_4 ;
  wire \rdata_reg[3]_i_4_n_4 ;
  wire \rdata_reg[3]_i_7_n_4 ;
  wire \rdata_reg[4]_i_4_n_4 ;
  wire \rdata_reg[4]_i_7_n_4 ;
  wire \rdata_reg[5]_i_4_n_4 ;
  wire \rdata_reg[5]_i_7_n_4 ;
  wire \rdata_reg[6]_i_4_n_4 ;
  wire \rdata_reg[6]_i_7_n_4 ;
  wire \rdata_reg[7]_i_4_n_4 ;
  wire \rdata_reg[7]_i_7_n_4 ;
  wire \rdata_reg[8]_i_5_n_4 ;
  wire \rdata_reg[8]_i_7_n_4 ;
  wire \rdata_reg[9]_i_5_n_4 ;
  wire \rdata_reg[9]_i_7_n_4 ;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire select_ln1414_1_reg_8090;
  wire [1:1]select_ln1443_fu_209_p3;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_9;
  wire start_for_AXIvideo2MultiPixStream_U0_U_n_6;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split1_proc_U0_U_n_6;
  wire start_for_Block_split1_proc_U0_U_n_7;
  wire start_for_Block_split1_proc_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_6;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_hcresampler_core_U0_U_n_6;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_hscaler_entry32_U0_U_n_7;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_for_v_vcresampler_core_U0_U_n_6;
  wire start_for_v_vcresampler_core_U0_U_n_7;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_12;
  wire [23:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;
  wire [23:0]stream_out_422_dout;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire [23:0]stream_scaled_dout;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire [23:0]stream_upsampled_dout;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_reg_800_pp0_iter1_reg;
  wire tmp_reg_800_pp0_iter2_reg;
  wire [1:0]trunc_ln215_1_reg_507;
  wire [1:0]trunc_ln215_2_reg_512;
  wire [1:0]trunc_ln215_reg_502;
  wire v_hcresampler_core26_U0_ap_start;
  wire v_hcresampler_core26_U0_n_20;
  wire v_hcresampler_core26_U0_n_49;
  wire v_hcresampler_core26_U0_n_50;
  wire v_hcresampler_core26_U0_n_51;
  wire v_hcresampler_core26_U0_n_52;
  wire v_hcresampler_core26_U0_n_53;
  wire v_hcresampler_core26_U0_n_54;
  wire v_hcresampler_core26_U0_n_55;
  wire v_hcresampler_core26_U0_n_56;
  wire v_hcresampler_core26_U0_n_57;
  wire v_hcresampler_core26_U0_n_58;
  wire v_hcresampler_core26_U0_n_59;
  wire v_hcresampler_core26_U0_n_60;
  wire v_hcresampler_core26_U0_n_61;
  wire v_hcresampler_core26_U0_n_62;
  wire v_hcresampler_core26_U0_n_63;
  wire v_hcresampler_core26_U0_n_64;
  wire v_hcresampler_core26_U0_n_65;
  wire v_hcresampler_core26_U0_n_66;
  wire v_hcresampler_core26_U0_n_67;
  wire v_hcresampler_core26_U0_n_68;
  wire v_hcresampler_core26_U0_n_69;
  wire v_hcresampler_core26_U0_n_70;
  wire v_hcresampler_core26_U0_n_71;
  wire [23:0]v_hcresampler_core26_U0_outImg_din;
  wire v_hcresampler_core26_U0_p_read;
  wire v_hcresampler_core26_U0_srcImg_read;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire v_hcresampler_core_U0_n_22;
  wire v_hcresampler_core_U0_n_23;
  wire v_hcresampler_core_U0_n_24;
  wire v_hcresampler_core_U0_n_25;
  wire v_hcresampler_core_U0_n_26;
  wire v_hcresampler_core_U0_n_27;
  wire v_hcresampler_core_U0_n_28;
  wire v_hcresampler_core_U0_n_29;
  wire v_hcresampler_core_U0_n_30;
  wire v_hcresampler_core_U0_n_31;
  wire v_hcresampler_core_U0_n_32;
  wire v_hcresampler_core_U0_n_33;
  wire v_hcresampler_core_U0_n_34;
  wire v_hcresampler_core_U0_n_35;
  wire v_hcresampler_core_U0_n_36;
  wire v_hcresampler_core_U0_n_37;
  wire v_hcresampler_core_U0_n_38;
  wire v_hcresampler_core_U0_n_39;
  wire v_hcresampler_core_U0_n_40;
  wire v_hcresampler_core_U0_n_41;
  wire v_hcresampler_core_U0_n_42;
  wire v_hcresampler_core_U0_n_68;
  wire v_hcresampler_core_U0_n_69;
  wire [23:0]v_hcresampler_core_U0_outImg_din;
  wire v_hcresampler_core_U0_srcImg_read;
  wire v_hscaler_entry32_U0_ap_start;
  wire v_hscaler_entry32_U0_n_4;
  wire v_hscaler_entry4_U0_n_5;
  wire v_hscaler_entry4_U0_n_6;
  wire v_hscaler_entry4_U0_n_7;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_bPassThru_read;
  wire v_vcresampler_core_U0_n_35;
  wire v_vcresampler_core_U0_n_36;
  wire v_vcresampler_core_U0_n_37;
  wire v_vcresampler_core_U0_n_38;
  wire v_vcresampler_core_U0_n_39;
  wire v_vcresampler_core_U0_n_40;
  wire v_vcresampler_core_U0_n_41;
  wire v_vcresampler_core_U0_n_42;
  wire v_vcresampler_core_U0_n_43;
  wire v_vcresampler_core_U0_n_44;
  wire v_vcresampler_core_U0_n_45;
  wire v_vcresampler_core_U0_n_46;
  wire v_vcresampler_core_U0_n_47;
  wire v_vcresampler_core_U0_n_48;
  wire v_vcresampler_core_U0_n_49;
  wire v_vcresampler_core_U0_n_50;
  wire v_vcresampler_core_U0_n_51;
  wire v_vcresampler_core_U0_n_52;
  wire v_vcresampler_core_U0_n_53;
  wire v_vcresampler_core_U0_n_54;
  wire v_vcresampler_core_U0_n_55;
  wire v_vcresampler_core_U0_n_56;
  wire v_vcresampler_core_U0_n_57;
  wire v_vcresampler_core_U0_n_60;
  wire v_vcresampler_core_U0_n_61;
  wire v_vcresampler_core_U0_n_63;
  wire v_vcresampler_core_U0_n_65;
  wire [23:0]v_vcresampler_core_U0_stream_out_420_din;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire [0:0]x_4_fu_717_p2;
  wire [10:1]x_4_reg_1563_reg;
  wire [0:0]x_reg_178_reg;
  wire [14:1]x_reg_178_reg__0;
  wire [14:0]x_reg_198_reg;
  wire [10:0]x_reg_457_pp1_iter1_reg;
  wire xor_ln1669_fu_223_p2;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_0837_hsc_0_bd_0837_hsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .ColorMode_c17_empty_n(ColorMode_c17_empty_n),
        .D(ColorMode_c17_dout),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .S({AXIvideo2MultiPixStream_U0_n_10,AXIvideo2MultiPixStream_U0_n_11}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2MultiPixStream_U0_n_9),
        .\ap_CS_fsm_reg[4]_i_2 ({Height[8:6],Height[2:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0_reg_0(icmp_ln1214_fu_372_p2),
        .ap_rst_n(ap_rst_n),
        .\i_reg_182_reg[9]_0 ({i_reg_182[9],i_reg_182[5:3]}),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .internal_full_n_reg(AXIvideo2MultiPixStream_U0_n_5),
        .\j_reg_231_reg[10]_0 (j_reg_231_reg),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_full_n(stream_in_full_n));
  bd_0837_hsc_0_bd_0837_hsc_0_Block_split12_proc Block_split12_proc_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg_reg_0(Block_split12_proc_U0_n_4));
  bd_0837_hsc_0_bd_0837_hsc_0_Block_split1_proc Block_split1_proc_U0
       (.Block_split1_proc_U0_ap_return(Block_split1_proc_U0_ap_return),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(bPassThruHcr1_channel_U_n_11),
        .ap_return_preg(ap_return_preg));
  bd_0837_hsc_0_bd_0837_hsc_0_CTRL_s_axi CTRL_s_axi_U
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .Block_split12_proc_U0_bPassThruVcr_out_din(Block_split12_proc_U0_bPassThruVcr_out_din),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .ColorMode_c1_full_n(ColorMode_c1_full_n),
        .D(loopWidth_fu_197_p2),
        .DI(CTRL_s_axi_U_n_192),
        .DOADO({CTRL_s_axi_U_n_4,CTRL_s_axi_U_n_5,CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22,CTRL_s_axi_U_n_23,CTRL_s_axi_U_n_24,CTRL_s_axi_U_n_25,CTRL_s_axi_U_n_26,CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32,CTRL_s_axi_U_n_33,CTRL_s_axi_U_n_34,CTRL_s_axi_U_n_35}),
        .DOBDO({CTRL_s_axi_U_n_36,CTRL_s_axi_U_n_37,CTRL_s_axi_U_n_38,CTRL_s_axi_U_n_39,CTRL_s_axi_U_n_40,CTRL_s_axi_U_n_41,CTRL_s_axi_U_n_42,CTRL_s_axi_U_n_43,CTRL_s_axi_U_n_44,CTRL_s_axi_U_n_45,CTRL_s_axi_U_n_46,CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50,CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .E(hscale_core_polyphase_U0_phasesH_ce0),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .Q(Height),
        .S({AXIvideo2MultiPixStream_U0_n_10,AXIvideo2MultiPixStream_U0_n_11}),
        .SS(ap_rst_n_inv),
        .\and_ln736_reg_1621_reg[0]_i_2 (x_reg_457_pp1_iter1_reg),
        .\ap_CS_fsm_reg[1] (CTRL_s_axi_U_n_249),
        .\ap_CS_fsm_reg[2]_i_2_0 ({v_hcresampler_core26_U0_n_49,v_hcresampler_core26_U0_n_50,v_hcresampler_core26_U0_n_51,v_hcresampler_core26_U0_n_52,v_hcresampler_core26_U0_n_53,v_hcresampler_core26_U0_n_54,v_hcresampler_core26_U0_n_55,v_hcresampler_core26_U0_n_56,v_hcresampler_core26_U0_n_57,v_hcresampler_core26_U0_n_58,v_hcresampler_core26_U0_n_59,v_hcresampler_core26_U0_n_60,v_hcresampler_core26_U0_n_61,v_hcresampler_core26_U0_n_62,v_hcresampler_core26_U0_n_63}),
        .\ap_CS_fsm_reg[2]_i_2_1 ({v_hcresampler_core26_U0_n_64,v_hcresampler_core26_U0_n_65,v_hcresampler_core26_U0_n_66}),
        .\ap_CS_fsm_reg[2]_i_2__0_0 ({v_hcresampler_core_U0_n_22,v_hcresampler_core_U0_n_23,v_hcresampler_core_U0_n_24,v_hcresampler_core_U0_n_25,v_hcresampler_core_U0_n_26,v_hcresampler_core_U0_n_27,v_hcresampler_core_U0_n_28,v_hcresampler_core_U0_n_29,v_hcresampler_core_U0_n_30,v_hcresampler_core_U0_n_31,v_hcresampler_core_U0_n_32,v_hcresampler_core_U0_n_33,v_hcresampler_core_U0_n_34,v_hcresampler_core_U0_n_35,v_hcresampler_core_U0_n_36}),
        .\ap_CS_fsm_reg[2]_i_2__0_1 ({v_hcresampler_core_U0_n_37,v_hcresampler_core_U0_n_38,v_hcresampler_core_U0_n_39}),
        .\ap_CS_fsm_reg[3] (ap_NS_fsm),
        .\ap_CS_fsm_reg[3]_0 (CTRL_s_axi_U_n_248),
        .\ap_CS_fsm_reg[4]_i_2_0 ({i_reg_182[9],i_reg_182[5:3]}),
        .\ap_CS_fsm_reg[4]_i_2__0_0 ({hscale_core_polyphase_U0_n_58,hscale_core_polyphase_U0_n_59,hscale_core_polyphase_U0_n_60,hscale_core_polyphase_U0_n_61,hscale_core_polyphase_U0_n_62,hscale_core_polyphase_U0_n_63,hscale_core_polyphase_U0_n_64}),
        .\ap_CS_fsm_reg[5]_i_3_0 (j_reg_231_reg),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg({v_hcresampler_core26_U0_n_67,v_hcresampler_core26_U0_n_68,v_hcresampler_core26_U0_n_69}),
        .ap_enable_reg_pp0_iter2_reg_0({v_hcresampler_core_U0_n_40,v_hcresampler_core_U0_n_41,v_hcresampler_core_U0_n_42}),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_244),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_0(CTRL_s_axi_U_n_246),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready_reg_1(CTRL_s_axi_U_n_252),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(CTRL_s_axi_U_n_250),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0({ap_CS_fsm_state5,hscale_core_polyphase_U0_n_14}),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_1(hscale_core_polyphase_U0_n_57),
        .ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg(CTRL_s_axi_U_n_251),
        .ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4),
        .ap_sync_v_hscaler_entry4_U0_ap_ready(ap_sync_v_hscaler_entry4_U0_ap_ready),
        .\axi_last_V_reg_535_reg[0] ({MultiPixStream2AXIvideo_U0_n_19,MultiPixStream2AXIvideo_U0_n_20}),
        .\axi_last_V_reg_535_reg[0]_i_2_0 (MultiPixStream2AXIvideo_U0_n_33),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .\cmp24_i_reg_525_reg[0] ({v_vcresampler_core_U0_n_35,v_vcresampler_core_U0_n_36,v_vcresampler_core_U0_n_37,v_vcresampler_core_U0_n_38,v_vcresampler_core_U0_n_39,v_vcresampler_core_U0_n_40,v_vcresampler_core_U0_n_41,v_vcresampler_core_U0_n_42,v_vcresampler_core_U0_n_43,v_vcresampler_core_U0_n_44,v_vcresampler_core_U0_n_45,v_vcresampler_core_U0_n_46,v_vcresampler_core_U0_n_47,v_vcresampler_core_U0_n_48,v_vcresampler_core_U0_n_49}),
        .\cmp24_i_reg_525_reg[0]_0 ({v_vcresampler_core_U0_n_50,v_vcresampler_core_U0_n_51,v_vcresampler_core_U0_n_52,v_vcresampler_core_U0_n_53}),
        .\cmp24_i_reg_525_reg[0]_1 ({v_vcresampler_core_U0_n_54,v_vcresampler_core_U0_n_55,v_vcresampler_core_U0_n_56}),
        .\d_read_reg_22_reg[0] (\d_read_reg_22_reg[0]_i_2_n_4 ),
        .\d_read_reg_22_reg[0]_0 (\d_read_reg_22_reg[8]_i_3_n_4 ),
        .\d_read_reg_22_reg[0]_1 (\d_read_reg_22_reg[0]_i_3_n_4 ),
        .\d_read_reg_22_reg[1] (\d_read_reg_22_reg[1]_i_2_n_4 ),
        .\d_read_reg_22_reg[1]_0 (\d_read_reg_22_reg[1]_i_3_n_4 ),
        .\d_read_reg_22_reg[2] (\d_read_reg_22_reg[2]_i_2_n_4 ),
        .\d_read_reg_22_reg[2]_0 (\d_read_reg_22_reg[2]_i_3_n_4 ),
        .\d_read_reg_22_reg[3] (\d_read_reg_22_reg[3]_i_2_n_4 ),
        .\d_read_reg_22_reg[3]_0 (\d_read_reg_22_reg[3]_i_3_n_4 ),
        .\d_read_reg_22_reg[4] (\d_read_reg_22_reg[4]_i_2_n_4 ),
        .\d_read_reg_22_reg[4]_0 (\d_read_reg_22_reg[4]_i_3_n_4 ),
        .\d_read_reg_22_reg[5] (\d_read_reg_22_reg[5]_i_2_n_4 ),
        .\d_read_reg_22_reg[5]_0 (\d_read_reg_22_reg[5]_i_3_n_4 ),
        .\d_read_reg_22_reg[6] (\d_read_reg_22_reg[6]_i_2_n_4 ),
        .\d_read_reg_22_reg[6]_0 (\d_read_reg_22_reg[6]_i_3_n_4 ),
        .\d_read_reg_22_reg[7] (\d_read_reg_22_reg[7]_i_2_n_4 ),
        .\d_read_reg_22_reg[7]_0 (\d_read_reg_22_reg[7]_i_3_n_4 ),
        .\d_read_reg_22_reg[8] (\d_read_reg_22_reg[8]_i_2_n_4 ),
        .\d_read_reg_22_reg[8]_0 (\d_read_reg_22_reg[8]_i_4_n_4 ),
        .\gen_write[1].mem_reg ({CTRL_s_axi_U_n_68,CTRL_s_axi_U_n_69,CTRL_s_axi_U_n_70,CTRL_s_axi_U_n_71,CTRL_s_axi_U_n_72,CTRL_s_axi_U_n_73,CTRL_s_axi_U_n_74,CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78,CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83,CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95,CTRL_s_axi_U_n_96,CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99}),
        .\gen_write[1].mem_reg_0 ({CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117}),
        .\gen_write[1].mem_reg_1 (phasesH_q0),
        .hfltCoeff_q0(hfltCoeff_q0),
        .hscale_core_polyphase_U0_phasesH_address0(hscale_core_polyphase_U0_phasesH_address0),
        .\icmp_ln1351_reg_531_reg[0] (MultiPixStream2AXIvideo_U0_n_18),
        .\icmp_ln1458_reg_801_reg[0]_i_2_0 (x_reg_198_reg),
        .\icmp_ln636_reg_1568[0]_i_2_0 ({hscale_core_polyphase_U0_n_23,hscale_core_polyphase_U0_n_24,hscale_core_polyphase_U0_n_25,hscale_core_polyphase_U0_n_26}),
        .\icmp_ln636_reg_1568[0]_i_2_1 (hscale_core_polyphase_U0_n_22),
        .\icmp_ln636_reg_1568[0]_i_2_2 ({x_4_reg_1563_reg[10],x_4_reg_1563_reg[8],x_4_reg_1563_reg[5],x_4_reg_1563_reg[1]}),
        .\icmp_ln636_reg_1568[0]_i_5_0 (hscale_core_polyphase_U0_n_27),
        .\icmp_ln636_reg_1568_reg[0] (x_4_fu_717_p2),
        .\icmp_ln636_reg_1568_reg[0]_0 (hscale_core_polyphase_U0_n_43),
        .\icmp_ln636_reg_1568_reg[0]_1 (hscale_core_polyphase_U0_n_28),
        .\icmp_ln636_reg_1568_reg[0]_2 (hscale_core_polyphase_U0_n_30),
        .\icmp_ln636_reg_1568_reg[0]_3 (hscale_core_polyphase_U0_n_29),
        .\icmp_ln636_reg_1568_reg[0]_4 (hscale_core_polyphase_U0_n_31),
        .\int_ColorModeOut_reg[0]_0 ({CTRL_s_axi_U_n_325,CTRL_s_axi_U_n_326}),
        .\int_ColorModeOut_reg[2]_0 (CTRL_s_axi_U_n_253),
        .\int_ColorMode_reg[7]_0 (ColorMode),
        .\int_Height_reg[15]_0 (icmp_ln1445_fu_213_p2),
        .\int_Height_reg[15]_1 (icmp_ln1445_fu_233_p2),
        .\int_Height_reg[15]_2 (cmp24_i_fu_263_p2),
        .\int_Height_reg[15]_3 (loopHeight_fu_233_p2),
        .\int_Height_reg[9]_0 (icmp_ln1214_fu_372_p2),
        .\int_Height_reg[9]_1 (icmp_ln620_fu_712_p2),
        .\int_Height_reg[9]_2 (icmp_ln1348_fu_360_p220_in),
        .\int_WidthIn_reg[0]_0 (icmp_ln636_fu_723_p2),
        .\int_WidthIn_reg[15]_0 (WidthIn),
        .\int_WidthOut_reg[15]_0 (WidthOut),
        .\int_WidthOut_reg[15]_1 (loopWidth_fu_217_p2),
        .\int_WidthOut_reg[5]_0 (CTRL_s_axi_U_n_240),
        .\int_WidthOut_reg[9]_0 (axi_last_V_fu_376_p2),
        .\int_WidthOut_reg[9]_1 (icmp_ln1351_fu_371_p2),
        .int_ap_ready_reg_0(ColorMode_c1_U_n_15),
        .int_ap_ready_reg_1(Block_split12_proc_U0_n_4),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_245),
        .\int_hfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_119),
        .\int_hfltCoeff_shift_reg[0]_1 (hscale_core_polyphase_U0_n_4),
        .int_phasesH_write_reg_0(CTRL_s_axi_U_n_121),
        .internal_empty_n_reg(ap_CS_fsm_state4),
        .internal_empty_n_reg_0(ap_CS_fsm_state2),
        .internal_full_n_reg(ap_CS_fsm_state2_7),
        .internal_full_n_reg_0(start_for_v_vcresampler_core_U0_U_n_7),
        .interrupt(interrupt),
        .\j_reg_227_reg[10] (MultiPixStream2AXIvideo_U0_n_21),
        .\j_reg_227_reg[10]_i_4_0 ({MultiPixStream2AXIvideo_U0_n_22,MultiPixStream2AXIvideo_U0_n_23,MultiPixStream2AXIvideo_U0_n_24,MultiPixStream2AXIvideo_U0_n_25,MultiPixStream2AXIvideo_U0_n_26,MultiPixStream2AXIvideo_U0_n_27,MultiPixStream2AXIvideo_U0_n_28}),
        .\j_reg_227_reg[10]_i_5_0 (j_reg_227_reg),
        .\loopWidth_reg_745_reg[3] ({bPassThruHcr1_channel_U_n_13,bPassThruHcr1_channel_U_n_14}),
        .mOutPtr110_out(mOutPtr110_out),
        .out({x_reg_178_reg__0,x_reg_178_reg}),
        .p_reg_reg(ram_reg_0_63_0_0_i_9_n_4),
        .p_reg_reg_0(ram_reg_0_63_0_0_i_10_n_4),
        .p_reg_reg_1(ram_reg_0_63_0_0_i_11_n_4),
        .p_reg_reg_10(ram_reg_0_63_5_5_i_2_n_4),
        .p_reg_reg_11(ram_reg_0_63_5_5_i_3_n_4),
        .p_reg_reg_12(ram_reg_0_63_6_6_i_2_n_4),
        .p_reg_reg_13(ram_reg_0_63_6_6_i_3_n_4),
        .p_reg_reg_14(ram_reg_0_63_7_7_i_2_n_4),
        .p_reg_reg_15(ram_reg_0_63_7_7_i_3_n_4),
        .p_reg_reg_16(ram_reg_0_63_8_8_i_2_n_4),
        .p_reg_reg_17(ram_reg_0_63_8_8_i_3_n_4),
        .p_reg_reg_18(ram_reg_0_63_9_9_i_2_n_4),
        .p_reg_reg_19(ram_reg_0_63_9_9_i_3_n_4),
        .p_reg_reg_2(ram_reg_0_63_1_1_i_2_n_4),
        .p_reg_reg_20(ram_reg_0_63_10_10_i_2_n_4),
        .p_reg_reg_21(ram_reg_0_63_10_10_i_3_n_4),
        .p_reg_reg_22(ram_reg_0_63_11_11_i_2_n_4),
        .p_reg_reg_23(ram_reg_0_63_11_11_i_3_n_4),
        .p_reg_reg_24(ram_reg_0_63_12_12_i_2_n_4),
        .p_reg_reg_25(ram_reg_0_63_12_12_i_3_n_4),
        .p_reg_reg_26(ram_reg_0_63_13_13_i_2_n_4),
        .p_reg_reg_27(ram_reg_0_63_13_13_i_3_n_4),
        .p_reg_reg_28(ram_reg_0_63_14_14_i_2_n_4),
        .p_reg_reg_29(ram_reg_0_63_14_14_i_3_n_4),
        .p_reg_reg_3(ram_reg_0_63_1_1_i_3_n_4),
        .p_reg_reg_30(ram_reg_0_63_15_15_i_2_n_4),
        .p_reg_reg_31(ram_reg_0_63_15_15_i_3_n_4),
        .p_reg_reg_4(ram_reg_0_63_2_2_i_2_n_4),
        .p_reg_reg_5(ram_reg_0_63_2_2_i_3_n_4),
        .p_reg_reg_6(ram_reg_0_63_3_3_i_2_n_4),
        .p_reg_reg_7(ram_reg_0_63_3_3_i_3_n_4),
        .p_reg_reg_8(ram_reg_0_63_4_4_i_2_n_4),
        .p_reg_reg_9(ram_reg_0_63_4_4_i_3_n_4),
        .\q0_reg[0] (MultiPixStream2AXIvideo_U0_n_9),
        .\q0_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\rdata[0]_i_2 (\rdata_reg[31]_i_11_n_4 ),
        .\rdata[0]_i_2_0 (\rdata_reg[0]_i_8_n_4 ),
        .\rdata[10]_i_3 (\rdata_reg[10]_i_7_n_4 ),
        .\rdata[11]_i_3 (\rdata_reg[11]_i_7_n_4 ),
        .\rdata[12]_i_3 (\rdata_reg[12]_i_7_n_4 ),
        .\rdata[13]_i_3 (\rdata_reg[13]_i_7_n_4 ),
        .\rdata[14]_i_3 (\rdata_reg[14]_i_7_n_4 ),
        .\rdata[15]_i_4 (\rdata_reg[15]_i_10_n_4 ),
        .\rdata[16]_i_2 (\rdata_reg[16]_i_6_n_4 ),
        .\rdata[17]_i_2 (\rdata_reg[17]_i_6_n_4 ),
        .\rdata[18]_i_2 (\rdata_reg[18]_i_6_n_4 ),
        .\rdata[19]_i_2 (\rdata_reg[19]_i_6_n_4 ),
        .\rdata[1]_i_3 (\rdata_reg[1]_i_9_n_4 ),
        .\rdata[20]_i_2 (\rdata_reg[20]_i_6_n_4 ),
        .\rdata[21]_i_2 (\rdata_reg[21]_i_6_n_4 ),
        .\rdata[22]_i_2 (\rdata_reg[22]_i_6_n_4 ),
        .\rdata[23]_i_2 (\rdata_reg[23]_i_6_n_4 ),
        .\rdata[24]_i_2 (\rdata_reg[24]_i_6_n_4 ),
        .\rdata[25]_i_2 (\rdata_reg[25]_i_6_n_4 ),
        .\rdata[26]_i_2 (\rdata_reg[26]_i_6_n_4 ),
        .\rdata[27]_i_2 (\rdata_reg[27]_i_6_n_4 ),
        .\rdata[28]_i_2 (\rdata_reg[28]_i_6_n_4 ),
        .\rdata[29]_i_2 (\rdata_reg[29]_i_6_n_4 ),
        .\rdata[2]_i_2 (\rdata_reg[2]_i_7_n_4 ),
        .\rdata[30]_i_2 (\rdata_reg[30]_i_6_n_4 ),
        .\rdata[31]_i_4 (\rdata_reg[31]_i_12_n_4 ),
        .\rdata[3]_i_2 (\rdata_reg[3]_i_7_n_4 ),
        .\rdata[4]_i_2 (\rdata_reg[4]_i_7_n_4 ),
        .\rdata[5]_i_2 (\rdata_reg[5]_i_7_n_4 ),
        .\rdata[6]_i_2 (\rdata_reg[6]_i_7_n_4 ),
        .\rdata[7]_i_2 (\rdata_reg[7]_i_7_n_4 ),
        .\rdata[8]_i_3 (\rdata_reg[8]_i_7_n_4 ),
        .\rdata[9]_i_3 (\rdata_reg[9]_i_7_n_4 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_4_n_4 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_5_n_4 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_5_n_4 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_5_n_4 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_5_n_4 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_5_n_4 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_8_n_4 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_4_n_4 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_4_n_4 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_4_n_4 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_4_n_4 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_5_n_4 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_4_n_4 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_4_n_4 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_4_n_4 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_4_n_4 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_4_n_4 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_4_n_4 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_4_n_4 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_4_n_4 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_4_n_4 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_4_n_4 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_4_n_4 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_4_n_4 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_6_n_4 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_7_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_4_n_4 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_4_n_4 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_4_n_4 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_4_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_4_n_4 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_5_n_4 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_5_n_4 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[14:0]),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[14:0]),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axi_CTRL_WVALID_0(CTRL_s_axi_U_n_120),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_for_v_hscaler_entry32_U0_full_n(start_for_v_hscaler_entry32_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_hcresampler_core26_U0_ap_start(v_hcresampler_core26_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .\x_reg_178_reg[14] (icmp_ln1458_fu_246_p2),
        .\x_reg_198_reg[14] (icmp_ln1458_fu_262_p2),
        .\x_reg_457_pp1_iter1_reg_reg[10] ({CTRL_s_axi_U_n_202,CTRL_s_axi_U_n_203,CTRL_s_axi_U_n_204}),
        .\x_reg_457_pp1_iter1_reg_reg[3] ({CTRL_s_axi_U_n_194,CTRL_s_axi_U_n_195,CTRL_s_axi_U_n_196,CTRL_s_axi_U_n_197}),
        .\x_reg_457_pp1_iter1_reg_reg[7] ({CTRL_s_axi_U_n_198,CTRL_s_axi_U_n_199,CTRL_s_axi_U_n_200,CTRL_s_axi_U_n_201}));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S ColorMode_c17_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .ColorMode_c17_empty_n(ColorMode_c17_empty_n),
        .ColorMode_c17_full_n(ColorMode_c17_full_n),
        .D(ColorMode_c17_dout),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][0] (ColorMode_c1_U_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(ColorMode_c1_dout),
        .\mOutPtr_reg[1]_0 (ColorMode_c1_U_n_18));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_0 ColorMode_c1_U
       (.ColorMode_c17_full_n(ColorMode_c17_full_n),
        .ColorMode_c1_empty_n(ColorMode_c1_empty_n),
        .ColorMode_c1_full_n(ColorMode_c1_full_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .D(ColorMode_c1_dout),
        .\SRL_SIG_reg[0][7] (ColorMode),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .internal_empty_n_reg_0(ColorMode_c1_U_n_6),
        .internal_full_n_reg_0(ColorMode_c1_U_n_15),
        .internal_full_n_reg_1(ColorMode_c1_U_n_16),
        .internal_full_n_reg_2(ColorMode_c1_U_n_17),
        .internal_full_n_reg_3(ColorMode_c1_U_n_18),
        .\mOutPtr_reg[0]_0 (v_hscaler_entry4_U0_n_7),
        .\mOutPtr_reg[1]_0 (v_hscaler_entry4_U0_n_5),
        .\mOutPtr_reg[1]_1 (start_for_Block_split1_proc_U0_U_n_6),
        .start_for_v_hscaler_entry32_U0_full_n(start_for_v_hscaler_entry32_U0_full_n),
        .start_once_reg(start_once_reg));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w8_d2_S_1 ColorMode_c_U
       (.Block_split1_proc_U0_ap_continue(Block_split1_proc_U0_ap_continue),
        .Block_split1_proc_U0_ap_return(Block_split1_proc_U0_ap_return),
        .Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .\SRL_SIG_reg[0][0] (bPassThruHcr1_channel_U_n_4),
        .\SRL_SIG_reg[1][0] (ColorMode_c1_U_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .if_din(ColorMode_c1_dout),
        .internal_empty_n_reg_0(ColorMode_c_U_n_5),
        .internal_empty_n_reg_1(ColorMode_c1_U_n_17),
        .internal_full_n_reg_0(ColorMode_c_U_n_7));
  GND GND
       (.G(\<const0> ));
  bd_0837_hsc_0_bd_0837_hsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_B_reg[23] (data_in0),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_32),
        .D({CTRL_s_axi_U_n_325,CTRL_s_axi_U_n_326}),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .SS(ap_rst_n_inv),
        .\add_ln1342_reg_483_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_last_V_reg_535[0]_i_4_0 ({WidthOut[8:5],WidthOut[2:0]}),
        .\axi_last_V_reg_535_reg[0]_0 (axi_last_V_fu_376_p2),
        .\axi_last_V_reg_535_reg[0]_i_2 (CTRL_s_axi_U_n_240),
        .\i_1_reg_202_reg[6]_0 (MultiPixStream2AXIvideo_U0_n_21),
        .\i_1_reg_202_reg[9]_0 ({MultiPixStream2AXIvideo_U0_n_22,MultiPixStream2AXIvideo_U0_n_23,MultiPixStream2AXIvideo_U0_n_24,MultiPixStream2AXIvideo_U0_n_25,MultiPixStream2AXIvideo_U0_n_26,MultiPixStream2AXIvideo_U0_n_27,MultiPixStream2AXIvideo_U0_n_28}),
        .\i_reg_190_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\icmp_ln1351_reg_531_reg[0]_0 (icmp_ln1351_fu_371_p2),
        .\j_reg_227_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_18),
        .\j_reg_227_reg[10]_0 (j_reg_227_reg),
        .\j_reg_227_reg[10]_1 (icmp_ln1348_fu_360_p220_in),
        .\j_reg_227_reg[10]_i_4 (Height[8:6]),
        .\j_reg_227_reg[5]_0 (MultiPixStream2AXIvideo_U0_n_33),
        .\j_reg_227_reg[6]_0 ({MultiPixStream2AXIvideo_U0_n_19,MultiPixStream2AXIvideo_U0_n_20}),
        .mOutPtr110_out(mOutPtr110_out_0),
        .\mOutPtr_reg[4] (v_vcresampler_core_U0_n_61),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .\trunc_ln215_1_reg_507_reg[1]_0 (trunc_ln215_1_reg_507),
        .\trunc_ln215_2_reg_512_reg[1]_0 (trunc_ln215_2_reg_512),
        .\trunc_ln215_reg_502_reg[1]_0 (trunc_ln215_reg_502));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split12_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_252),
        .Q(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_250),
        .Q(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_251),
        .Q(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d2_S bPassThruHcr1_channel_U
       (.Block_split1_proc_U0_ap_continue(Block_split1_proc_U0_ap_continue),
        .Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .E(pixbuf_y_val_V_1_0_05_load_reg_8140),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][0] (bPassThruHcr1_channel_U_n_4),
        .\SRL_SIG_reg[0][0]_0 (ColorMode_c_U_n_7),
        .\SRL_SIG_reg[1][0] (bPassThruHcr1_channel_U_n_9),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm[2]_i_3 (v_hcresampler_core26_U0_n_20),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .\int_WidthIn_reg[2] ({bPassThruHcr1_channel_U_n_13,bPassThruHcr1_channel_U_n_14}),
        .internal_empty_n_reg_0(CTRL_s_axi_U_n_249),
        .internal_full_n_reg_0(bPassThruHcr1_channel_U_n_11),
        .\loopWidth_reg_745_reg[3] ({WidthIn[2],WidthIn[0]}),
        .\mOutPtr_reg[0]_0 (start_for_Block_split1_proc_U0_U_n_7),
        .\mOutPtr_reg[0]_1 (icmp_ln1445_fu_213_p2),
        .select_ln1414_1_reg_8090(select_ln1414_1_reg_8090),
        .tmp_reg_800_pp0_iter1_reg(tmp_reg_800_pp0_iter1_reg),
        .tmp_reg_800_pp0_iter2_reg(tmp_reg_800_pp0_iter2_reg),
        .\tmp_reg_800_pp0_iter2_reg_reg[0] (bPassThruHcr1_channel_U_n_8),
        .v_hcresampler_core26_U0_ap_start(v_hcresampler_core26_U0_ap_start),
        .v_hcresampler_core26_U0_p_read(v_hcresampler_core26_U0_p_read));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d6_S bPassThruHcr2_c_U
       (.Q(ap_CS_fsm_state1_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .bPassThruHcr2_c_empty_n(bPassThruHcr2_c_empty_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .\bPassThru_read_reg_757_reg[0] (CTRL_s_axi_U_n_253),
        .internal_empty_n_reg_0(CTRL_s_axi_U_n_244),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_245),
        .select_ln1443_fu_209_p3(select_ln1443_fu_209_p3),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w1_d7_S bPassThruVcr_c_U
       (.Block_split12_proc_U0_bPassThruVcr_out_din(Block_split12_proc_U0_bPassThruVcr_out_din),
        .E(v_vcresampler_core_U0_n_57),
        .Q(ap_CS_fsm_state1_13),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_empty_n(bPassThruVcr_c_empty_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .\bPassThru_read_reg_492_reg[0] (CTRL_s_axi_U_n_245),
        .internal_empty_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .internal_full_n_reg_0(CTRL_s_axi_U_n_246),
        .mOutPtr110_out(mOutPtr110_out_11),
        .v_vcresampler_core_U0_bPassThru_read(v_vcresampler_core_U0_bPassThru_read),
        .xor_ln1669_fu_223_p2(xor_ln1669_fu_223_p2));
  FDRE \d_read_reg_22_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_108),
        .Q(\d_read_reg_22_reg[0]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_117),
        .Q(\d_read_reg_22_reg[0]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_107),
        .Q(\d_read_reg_22_reg[1]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_116),
        .Q(\d_read_reg_22_reg[1]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_106),
        .Q(\d_read_reg_22_reg[2]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_115),
        .Q(\d_read_reg_22_reg[2]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_105),
        .Q(\d_read_reg_22_reg[3]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_114),
        .Q(\d_read_reg_22_reg[3]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_104),
        .Q(\d_read_reg_22_reg[4]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_113),
        .Q(\d_read_reg_22_reg[4]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_103),
        .Q(\d_read_reg_22_reg[5]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_112),
        .Q(\d_read_reg_22_reg[5]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_102),
        .Q(\d_read_reg_22_reg[6]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_111),
        .Q(\d_read_reg_22_reg[6]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_101),
        .Q(\d_read_reg_22_reg[7]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_110),
        .Q(\d_read_reg_22_reg[7]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_100),
        .Q(\d_read_reg_22_reg[8]_i_2_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \d_read_reg_22_reg[8]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_phasesH_ce0),
        .Q(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8]_i_4 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[8]_i_3_n_4 ),
        .D(CTRL_s_axi_U_n_109),
        .Q(\d_read_reg_22_reg[8]_i_4_n_4 ),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_hscale_core_polyphase hscale_core_polyphase_U0
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .D(ap_NS_fsm),
        .DI(CTRL_s_axi_U_n_192),
        .E(hscale_core_polyphase_U0_phasesH_ce0),
        .Q({ap_CS_fsm_state5,hscale_core_polyphase_U0_n_14}),
        .SS(ap_rst_n_inv),
        .\and_ln736_reg_1621_pp1_iter12_reg_reg[0]__0_0 (hscale_core_polyphase_U0_n_67),
        .\and_ln736_reg_1621_reg[0]_0 ({CTRL_s_axi_U_n_202,CTRL_s_axi_U_n_203,CTRL_s_axi_U_n_204}),
        .\and_ln736_reg_1621_reg[0]_i_2_0 ({CTRL_s_axi_U_n_198,CTRL_s_axi_U_n_199,CTRL_s_axi_U_n_200,CTRL_s_axi_U_n_201}),
        .\and_ln736_reg_1621_reg[0]_i_3_0 ({CTRL_s_axi_U_n_194,CTRL_s_axi_U_n_195,CTRL_s_axi_U_n_196,CTRL_s_axi_U_n_197}),
        .\ap_CS_fsm_reg[4]_i_2__0 (Height[8:6]),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter13_reg_0(icmp_ln620_fu_712_p2),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .\d_read_reg_22_reg[8] (phasesH_q0),
        .hfltCoeff_q0(hfltCoeff_q0),
        .hscale_core_polyphase_U0_ap_idle(hscale_core_polyphase_U0_ap_idle),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .hscale_core_polyphase_U0_phasesH_address0(hscale_core_polyphase_U0_phasesH_address0),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .\icmp_ln636_reg_1568_reg[0]_0 (hscale_core_polyphase_U0_n_22),
        .\icmp_ln636_reg_1568_reg[0]_1 (icmp_ln636_fu_723_p2),
        .\icmp_ln659_reg_1607_reg[0]_0 (WidthIn),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .\int_hfltCoeff_shift_reg[0] (CTRL_s_axi_U_n_119),
        .internal_empty_n_reg(hscale_core_polyphase_U0_n_66),
        .\j_reg_435_reg[0]_0 (hscale_core_polyphase_U0_n_4),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[4] (v_hcresampler_core26_U0_n_71),
        .out(stream_upsampled_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read),
        .\x_4_reg_1563_reg[0]_0 (x_4_fu_717_p2),
        .\x_4_reg_1563_reg[10]_0 ({x_4_reg_1563_reg[10],x_4_reg_1563_reg[8],x_4_reg_1563_reg[5],x_4_reg_1563_reg[1]}),
        .\x_4_reg_1563_reg[2]_0 (hscale_core_polyphase_U0_n_27),
        .\x_4_reg_1563_reg[3]_0 (hscale_core_polyphase_U0_n_28),
        .\x_4_reg_1563_reg[4]_0 (hscale_core_polyphase_U0_n_43),
        .\x_4_reg_1563_reg[6]_0 (hscale_core_polyphase_U0_n_30),
        .\x_4_reg_1563_reg[7]_0 (hscale_core_polyphase_U0_n_29),
        .\x_4_reg_1563_reg[9]_0 (hscale_core_polyphase_U0_n_31),
        .\x_reg_457_pp1_iter1_reg_reg[10]_0 (x_reg_457_pp1_iter1_reg),
        .\x_reg_457_reg[10]_0 ({hscale_core_polyphase_U0_n_23,hscale_core_polyphase_U0_n_24,hscale_core_polyphase_U0_n_25,hscale_core_polyphase_U0_n_26}),
        .\y_reg_446_reg[7]_0 (hscale_core_polyphase_U0_n_57),
        .\y_reg_446_reg[9]_0 ({hscale_core_polyphase_U0_n_58,hscale_core_polyphase_U0_n_59,hscale_core_polyphase_U0_n_60,hscale_core_polyphase_U0_n_61,hscale_core_polyphase_U0_n_62,hscale_core_polyphase_U0_n_63,hscale_core_polyphase_U0_n_64}));
  FDRE #(
    .INIT(1'b1)) 
    ram_reg_0_63_0_0_i_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .Q(ram_reg_0_63_0_0_i_10_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_11
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_67),
        .Q(ram_reg_0_63_0_0_i_11_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_9
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_51),
        .Q(ram_reg_0_63_0_0_i_9_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_41),
        .Q(ram_reg_0_63_10_10_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_57),
        .Q(ram_reg_0_63_10_10_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_40),
        .Q(ram_reg_0_63_11_11_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_56),
        .Q(ram_reg_0_63_11_11_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_39),
        .Q(ram_reg_0_63_12_12_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_55),
        .Q(ram_reg_0_63_12_12_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_38),
        .Q(ram_reg_0_63_13_13_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_54),
        .Q(ram_reg_0_63_13_13_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_37),
        .Q(ram_reg_0_63_14_14_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_53),
        .Q(ram_reg_0_63_14_14_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_36),
        .Q(ram_reg_0_63_15_15_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_52),
        .Q(ram_reg_0_63_15_15_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_50),
        .Q(ram_reg_0_63_1_1_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_66),
        .Q(ram_reg_0_63_1_1_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_49),
        .Q(ram_reg_0_63_2_2_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_65),
        .Q(ram_reg_0_63_2_2_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_48),
        .Q(ram_reg_0_63_3_3_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_64),
        .Q(ram_reg_0_63_3_3_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_47),
        .Q(ram_reg_0_63_4_4_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_63),
        .Q(ram_reg_0_63_4_4_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_46),
        .Q(ram_reg_0_63_5_5_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_62),
        .Q(ram_reg_0_63_5_5_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_45),
        .Q(ram_reg_0_63_6_6_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_61),
        .Q(ram_reg_0_63_6_6_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_44),
        .Q(ram_reg_0_63_7_7_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_60),
        .Q(ram_reg_0_63_7_7_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_43),
        .Q(ram_reg_0_63_8_8_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_59),
        .Q(ram_reg_0_63_8_8_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_42),
        .Q(ram_reg_0_63_9_9_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_58),
        .Q(ram_reg_0_63_9_9_i_3_n_4),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_35),
        .Q(\rdata_reg[0]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_99),
        .Q(\rdata_reg[0]_i_8_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_25),
        .Q(\rdata_reg[10]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_89),
        .Q(\rdata_reg[10]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_24),
        .Q(\rdata_reg[11]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_88),
        .Q(\rdata_reg[11]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_23),
        .Q(\rdata_reg[12]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_87),
        .Q(\rdata_reg[12]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_22),
        .Q(\rdata_reg[13]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_86),
        .Q(\rdata_reg[13]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_21),
        .Q(\rdata_reg[14]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_85),
        .Q(\rdata_reg[14]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_84),
        .Q(\rdata_reg[15]_i_10_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_20),
        .Q(\rdata_reg[15]_i_8_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_19),
        .Q(\rdata_reg[16]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_83),
        .Q(\rdata_reg[16]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_18),
        .Q(\rdata_reg[17]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_82),
        .Q(\rdata_reg[17]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_17),
        .Q(\rdata_reg[18]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_81),
        .Q(\rdata_reg[18]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_16),
        .Q(\rdata_reg[19]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_80),
        .Q(\rdata_reg[19]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_34),
        .Q(\rdata_reg[1]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_98),
        .Q(\rdata_reg[1]_i_9_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_15),
        .Q(\rdata_reg[20]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_79),
        .Q(\rdata_reg[20]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_14),
        .Q(\rdata_reg[21]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_78),
        .Q(\rdata_reg[21]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_13),
        .Q(\rdata_reg[22]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_77),
        .Q(\rdata_reg[22]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_12),
        .Q(\rdata_reg[23]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_76),
        .Q(\rdata_reg[23]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_11),
        .Q(\rdata_reg[24]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_75),
        .Q(\rdata_reg[24]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_10),
        .Q(\rdata_reg[25]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_74),
        .Q(\rdata_reg[25]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_9),
        .Q(\rdata_reg[26]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_73),
        .Q(\rdata_reg[26]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_8),
        .Q(\rdata_reg[27]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_72),
        .Q(\rdata_reg[27]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_7),
        .Q(\rdata_reg[28]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_71),
        .Q(\rdata_reg[28]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_6),
        .Q(\rdata_reg[29]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_70),
        .Q(\rdata_reg[29]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_33),
        .Q(\rdata_reg[2]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_97),
        .Q(\rdata_reg[2]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_5),
        .Q(\rdata_reg[30]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_69),
        .Q(\rdata_reg[30]_i_6_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_11 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_121),
        .Q(\rdata_reg[31]_i_11_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_12 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_68),
        .Q(\rdata_reg[31]_i_12_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_120),
        .Q(\rdata_reg[31]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_4),
        .Q(\rdata_reg[31]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_32),
        .Q(\rdata_reg[3]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_96),
        .Q(\rdata_reg[3]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_31),
        .Q(\rdata_reg[4]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_95),
        .Q(\rdata_reg[4]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_30),
        .Q(\rdata_reg[5]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_94),
        .Q(\rdata_reg[5]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_29),
        .Q(\rdata_reg[6]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_93),
        .Q(\rdata_reg[6]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_28),
        .Q(\rdata_reg[7]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_92),
        .Q(\rdata_reg[7]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_27),
        .Q(\rdata_reg[8]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_91),
        .Q(\rdata_reg[8]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_26),
        .Q(\rdata_reg[9]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_90),
        .Q(\rdata_reg[9]_i_7_n_4 ),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0 start_for_AXIvideo2MultiPixStream_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_i_2(MultiPixStream2AXIvideo_U0_n_7),
        .internal_empty_n_reg_0(start_for_AXIvideo2MultiPixStream_U0_U_n_6),
        .internal_empty_n_reg_1(CTRL_s_axi_U_n_248),
        .\mOutPtr_reg[0]_0 (start_for_v_hscaler_entry32_U0_U_n_7),
        .\mOutPtr_reg[0]_1 (icmp_ln1214_fu_372_p2),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_Block_split1_proc_U0 start_for_Block_split1_proc_U0_U
       (.Block_split1_proc_U0_ap_continue(Block_split1_proc_U0_ap_continue),
        .Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Block_split1_proc_U0_U_n_7),
        .internal_full_n_reg_0(start_for_Block_split1_proc_U0_U_n_6),
        .\mOutPtr_reg[0]_0 (ColorMode_c_U_n_5),
        .\mOutPtr_reg[0]_1 (v_hscaler_entry32_U0_n_4),
        .\mOutPtr_reg[1]_0 (start_for_v_hscaler_entry32_U0_U_n_7),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split1_proc_U0_full_n(start_for_Block_split1_proc_U0_full_n),
        .v_hscaler_entry32_U0_ap_start(v_hscaler_entry32_U0_ap_start));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_65),
        .internal_full_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .\mOutPtr_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_32),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_hcresampler_core_U0 start_for_v_hcresampler_core_U0_U
       (.E(start_for_v_vcresampler_core_U0_U_n_6),
        .Q(ap_CS_fsm_state2_7),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .internal_empty_n_reg_0(start_for_v_vcresampler_core_U0_U_n_7),
        .internal_empty_n_reg_1(icmp_ln1445_fu_233_p2),
        .internal_full_n_reg_0(start_for_v_hcresampler_core_U0_U_n_6),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[3]_0 (Block_split12_proc_U0_n_4),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_hscaler_entry32_U0 start_for_v_hscaler_entry32_U0_U
       (.ColorMode_c1_full_n(ColorMode_c1_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_v_hscaler_entry4_U0_ap_ready(ap_sync_v_hscaler_entry4_U0_ap_ready),
        .internal_empty_n_reg_0(start_for_v_hscaler_entry32_U0_U_n_7),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4),
        .\mOutPtr_reg[1]_0 (v_hscaler_entry32_U0_n_4),
        .\mOutPtr_reg[1]_1 (ColorMode_c1_U_n_6),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split1_proc_U0_full_n(start_for_Block_split1_proc_U0_full_n),
        .start_for_v_hscaler_entry32_U0_full_n(start_for_v_hscaler_entry32_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_hscaler_entry32_U0_ap_start(v_hscaler_entry32_U0_ap_start));
  bd_0837_hsc_0_bd_0837_hsc_0_start_for_v_vcresampler_core_U0 start_for_v_vcresampler_core_U0_U
       (.CO(icmp_ln1671_fu_249_p2),
        .E(start_for_v_vcresampler_core_U0_U_n_6),
        .Q(ap_CS_fsm_state2_7),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .internal_empty_n_reg_0(ap_CS_fsm_state2_14),
        .internal_full_n_reg_0(start_for_v_vcresampler_core_U0_U_n_7),
        .internal_full_n_reg_1(start_for_v_hcresampler_core_U0_U_n_6),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[3]_0 (icmp_ln1445_fu_233_p2),
        .\mOutPtr_reg[3]_1 (Block_split12_proc_U0_n_4),
        .\mOutPtr_reg[3]_2 (v_vcresampler_core_U0_n_63),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_ap_ready(v_vcresampler_core_U0_ap_ready),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S stream_in_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .\mOutPtr_reg[1]_0 (AXIvideo2MultiPixStream_U0_n_5),
        .\mOutPtr_reg[1]_1 (AXIvideo2MultiPixStream_U0_n_9),
        .out(stream_in_dout),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core26_U0_srcImg_read(v_hcresampler_core26_U0_srcImg_read));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_2 stream_out_420_U
       (.\B_V_data_1_payload_B_reg[15] (trunc_ln215_1_reg_507),
        .\B_V_data_1_payload_B_reg[23] (trunc_ln215_2_reg_512),
        .\B_V_data_1_payload_B_reg[7] (trunc_ln215_reg_502),
        .E(v_vcresampler_core_U0_n_60),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_vcresampler_core_U0_stream_out_420_din),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_61),
        .mOutPtr110_out(mOutPtr110_out_0),
        .shiftReg_ce(shiftReg_ce_9),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .stream_out_420_full_n(stream_out_420_full_n),
        .\trunc_ln215_2_reg_512_reg[1] (data_in0));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_3 stream_out_422_U
       (.E(v_hcresampler_core_U0_n_68),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_hcresampler_core_U0_outImg_din),
        .internal_full_n_reg_0(v_hcresampler_core_U0_n_69),
        .mOutPtr110_out(mOutPtr110_out_10),
        .out(stream_out_422_dout),
        .shiftReg_ce(shiftReg_ce_4),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .stream_out_422_full_n(stream_out_422_full_n),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_4 stream_scaled_U
       (.E(hscale_core_polyphase_U0_n_66),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .internal_full_n_reg_0(hscale_core_polyphase_U0_n_67),
        .mOutPtr110_out(mOutPtr110_out_5),
        .out(stream_scaled_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read));
  bd_0837_hsc_0_bd_0837_hsc_0_fifo_w24_d16_S_5 stream_upsampled_U
       (.E(v_hcresampler_core26_U0_n_70),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .in(v_hcresampler_core26_U0_outImg_din),
        .internal_full_n_reg_0(v_hcresampler_core26_U0_n_71),
        .mOutPtr110_out(mOutPtr110_out_2),
        .out(stream_upsampled_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n));
  bd_0837_hsc_0_bd_0837_hsc_0_v_hcresampler_core26 v_hcresampler_core26_U0
       (.Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .D(loopWidth_fu_197_p2),
        .E(v_hcresampler_core26_U0_srcImg_read),
        .\PixArray_val_V_6_2_1_fu_274_reg[7] (bPassThruHcr1_channel_U_n_8),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_i_2 (Height[13:2]),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(bPassThruHcr1_channel_U_n_9),
        .ap_enable_reg_pp0_iter2_reg_0(icmp_ln1445_fu_213_p2),
        .ap_enable_reg_pp0_iter3_reg_0(v_hcresampler_core26_U0_n_20),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .hscale_core_polyphase_U0_ap_idle(hscale_core_polyphase_U0_ap_idle),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .\icmp_ln1458_reg_786_reg[0]_0 (icmp_ln1458_fu_246_p2),
        .in(v_hcresampler_core26_U0_outImg_din),
        .\inpix_val_V_2_1_fu_76_reg[7]_0 (stream_in_dout),
        .int_ap_idle_reg(ap_CS_fsm_state1_13),
        .int_ap_idle_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .int_ap_idle_reg_1(start_for_Block_split1_proc_U0_U_n_6),
        .int_ap_idle_reg_2(v_hscaler_entry4_U0_n_6),
        .int_ap_idle_reg_3(ap_CS_fsm_state1_6),
        .int_ap_idle_reg_4(start_for_AXIvideo2MultiPixStream_U0_U_n_6),
        .internal_empty_n_reg(v_hcresampler_core26_U0_n_70),
        .internal_empty_n_reg_0(v_hcresampler_core26_U0_n_71),
        .out({x_reg_178_reg__0,x_reg_178_reg}),
        .\pixbuf_y_val_V_1_0_05_load_reg_814_reg[7]_0 (pixbuf_y_val_V_1_0_05_load_reg_8140),
        .select_ln1414_1_reg_8090(select_ln1414_1_reg_8090),
        .shiftReg_ce(shiftReg_ce_3),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n),
        .tmp_reg_800_pp0_iter1_reg(tmp_reg_800_pp0_iter1_reg),
        .tmp_reg_800_pp0_iter2_reg(tmp_reg_800_pp0_iter2_reg),
        .v_hcresampler_core26_U0_ap_start(v_hcresampler_core26_U0_ap_start),
        .v_hcresampler_core26_U0_p_read(v_hcresampler_core26_U0_p_read),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .\y_reg_167_reg[13]_0 ({v_hcresampler_core26_U0_n_67,v_hcresampler_core26_U0_n_68,v_hcresampler_core26_U0_n_69}),
        .\y_reg_167_reg[14]_0 ({v_hcresampler_core26_U0_n_49,v_hcresampler_core26_U0_n_50,v_hcresampler_core26_U0_n_51,v_hcresampler_core26_U0_n_52,v_hcresampler_core26_U0_n_53,v_hcresampler_core26_U0_n_54,v_hcresampler_core26_U0_n_55,v_hcresampler_core26_U0_n_56,v_hcresampler_core26_U0_n_57,v_hcresampler_core26_U0_n_58,v_hcresampler_core26_U0_n_59,v_hcresampler_core26_U0_n_60,v_hcresampler_core26_U0_n_61,v_hcresampler_core26_U0_n_62,v_hcresampler_core26_U0_n_63}),
        .\y_reg_167_reg[7]_0 ({v_hcresampler_core26_U0_n_64,v_hcresampler_core26_U0_n_65,v_hcresampler_core26_U0_n_66}));
  bd_0837_hsc_0_bd_0837_hsc_0_v_hcresampler_core v_hcresampler_core_U0
       (.D(loopWidth_fu_217_p2),
        .E(v_hcresampler_core_U0_n_68),
        .Q({ap_CS_fsm_state2_7,ap_CS_fsm_state1_6}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_i_2__0 (Height[13:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(icmp_ln1445_fu_233_p2),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_c_empty_n(bPassThruHcr2_c_empty_n),
        .\icmp_ln1448_reg_791_reg[0]_0 (v_hcresampler_core_U0_n_69),
        .\icmp_ln1458_reg_801_reg[0]_0 (icmp_ln1458_fu_262_p2),
        .in(v_hcresampler_core_U0_outImg_din),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[4] (hscale_core_polyphase_U0_n_67),
        .\mpix_cr_val_V_0_1_fu_108_reg[7]_0 (stream_scaled_dout),
        .out(x_reg_198_reg),
        .select_ln1443_fu_209_p3(select_ln1443_fu_209_p3),
        .shiftReg_ce(shiftReg_ce_4),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .stream_out_422_full_n(stream_out_422_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read),
        .\y_reg_187_reg[13]_0 ({v_hcresampler_core_U0_n_40,v_hcresampler_core_U0_n_41,v_hcresampler_core_U0_n_42}),
        .\y_reg_187_reg[14]_0 ({v_hcresampler_core_U0_n_22,v_hcresampler_core_U0_n_23,v_hcresampler_core_U0_n_24,v_hcresampler_core_U0_n_25,v_hcresampler_core_U0_n_26,v_hcresampler_core_U0_n_27,v_hcresampler_core_U0_n_28,v_hcresampler_core_U0_n_29,v_hcresampler_core_U0_n_30,v_hcresampler_core_U0_n_31,v_hcresampler_core_U0_n_32,v_hcresampler_core_U0_n_33,v_hcresampler_core_U0_n_34,v_hcresampler_core_U0_n_35,v_hcresampler_core_U0_n_36}),
        .\y_reg_187_reg[7]_0 ({v_hcresampler_core_U0_n_37,v_hcresampler_core_U0_n_38,v_hcresampler_core_U0_n_39}));
  bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler_entry32 v_hscaler_entry32_U0
       (.ColorMode_c17_full_n(ColorMode_c17_full_n),
        .ColorMode_c1_empty_n(ColorMode_c1_empty_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg_reg_0(v_hscaler_entry32_U0_n_4),
        .start_once_reg_reg_1(start_for_Block_split1_proc_U0_U_n_6));
  bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler_entry4 v_hscaler_entry4_U0
       (.ColorMode_c1_full_n(ColorMode_c1_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split12_proc_U0_ap_ready(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg(v_hscaler_entry4_U0_n_5),
        .ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0(v_hscaler_entry4_U0_n_7),
        .int_ap_idle_reg(Block_split12_proc_U0_n_4),
        .internal_full_n_reg(v_hscaler_entry4_U0_n_6),
        .\mOutPtr_reg[1] (ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_n_4),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_for_v_hscaler_entry32_U0_full_n(start_for_v_hscaler_entry32_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(ColorMode_c1_U_n_16));
  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core v_vcresampler_core_U0
       (.CO(icmp_ln1671_fu_249_p2),
        .D(loopHeight_fu_233_p2),
        .E(v_vcresampler_core_U0_n_57),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .Q({ap_CS_fsm_state2_14,ap_CS_fsm_state1_13}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .\ap_CS_fsm_reg[1]_0 (v_vcresampler_core_U0_n_63),
        .\ap_CS_fsm_reg[3]_i_3_0 (WidthOut),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(v_vcresampler_core_U0_n_61),
        .ap_rst_n(ap_rst_n),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_empty_n(bPassThruVcr_c_empty_n),
        .\cmp24_i_reg_525_reg[0]_0 (cmp24_i_fu_263_p2),
        .\cmp24_i_reg_525_reg[0]_1 (Height),
        .in(v_vcresampler_core_U0_stream_out_420_din),
        .internal_empty_n_reg(v_vcresampler_core_U0_n_60),
        .mOutPtr110_out(mOutPtr110_out_11),
        .mOutPtr110_out_0(mOutPtr110_out_10),
        .mOutPtr110_out_1(mOutPtr110_out_8),
        .\mOutPtr_reg[3] (CTRL_s_axi_U_n_246),
        .\mOutPtr_reg[3]_0 (start_for_v_hcresampler_core_U0_U_n_6),
        .\mOutPtr_reg[4] (v_hcresampler_core_U0_n_69),
        .out(stream_out_422_dout),
        .shiftReg_ce(shiftReg_ce_9),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .start_once_reg_reg_0(v_vcresampler_core_U0_n_65),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .v_vcresampler_core_U0_ap_ready(v_vcresampler_core_U0_ap_ready),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_bPassThru_read(v_vcresampler_core_U0_bPassThru_read),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read),
        .xor_ln1669_fu_223_p2(xor_ln1669_fu_223_p2),
        .\y_reg_190_reg[13]_0 ({v_vcresampler_core_U0_n_54,v_vcresampler_core_U0_n_55,v_vcresampler_core_U0_n_56}),
        .\y_reg_190_reg[14]_0 ({v_vcresampler_core_U0_n_35,v_vcresampler_core_U0_n_36,v_vcresampler_core_U0_n_37,v_vcresampler_core_U0_n_38,v_vcresampler_core_U0_n_39,v_vcresampler_core_U0_n_40,v_vcresampler_core_U0_n_41,v_vcresampler_core_U0_n_42,v_vcresampler_core_U0_n_43,v_vcresampler_core_U0_n_44,v_vcresampler_core_U0_n_45,v_vcresampler_core_U0_n_46,v_vcresampler_core_U0_n_47,v_vcresampler_core_U0_n_48,v_vcresampler_core_U0_n_49}),
        .\y_reg_190_reg[7]_0 ({v_vcresampler_core_U0_n_50,v_vcresampler_core_U0_n_51,v_vcresampler_core_U0_n_52,v_vcresampler_core_U0_n_53}));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler_entry32
   (start_once_reg_reg_0,
    SS,
    ap_clk,
    start_once_reg_reg_1,
    ColorMode_c1_empty_n,
    ColorMode_c_full_n,
    ColorMode_c17_full_n);
  output start_once_reg_reg_0;
  input [0:0]SS;
  input ap_clk;
  input start_once_reg_reg_1;
  input ColorMode_c1_empty_n;
  input ColorMode_c_full_n;
  input ColorMode_c17_full_n;

  wire ColorMode_c17_full_n;
  wire ColorMode_c1_empty_n;
  wire ColorMode_c_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg_i_1__1_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    start_once_reg_i_1__1
       (.I0(start_once_reg_reg_0),
        .I1(start_once_reg_reg_1),
        .I2(ColorMode_c1_empty_n),
        .I3(ColorMode_c_full_n),
        .I4(ColorMode_c17_full_n),
        .O(start_once_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_4),
        .Q(start_once_reg_reg_0),
        .R(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_hscaler_entry4
   (start_once_reg,
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg,
    internal_full_n_reg,
    ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0,
    SS,
    start_once_reg_reg_0,
    ap_clk,
    \mOutPtr_reg[1] ,
    start_for_v_hscaler_entry32_U0_full_n,
    ap_start,
    ColorMode_c1_full_n,
    start_for_v_hcresampler_core_U0_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    int_ap_idle_reg,
    ap_sync_reg_Block_split12_proc_U0_ap_ready);
  output start_once_reg;
  output ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg;
  output internal_full_n_reg;
  output ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;
  input \mOutPtr_reg[1] ;
  input start_for_v_hscaler_entry32_U0_full_n;
  input ap_start;
  input ColorMode_c1_full_n;
  input start_for_v_hcresampler_core_U0_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input int_ap_idle_reg;
  input ap_sync_reg_Block_split12_proc_U0_ap_ready;

  wire ColorMode_c1_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Block_split12_proc_U0_ap_ready;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg;
  wire ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0;
  wire int_ap_idle_reg;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[1] ;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_hscaler_entry32_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hAAAA002AFFFFFFFF)) 
    int_ap_idle_i_6
       (.I0(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0),
        .I1(start_for_v_hcresampler_core_U0_full_n),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(int_ap_idle_reg),
        .I4(ap_sync_reg_Block_split12_proc_U0_ap_ready),
        .I5(ap_start),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mOutPtr[0]_i_2 
       (.I0(\mOutPtr_reg[1] ),
        .I1(start_once_reg),
        .I2(start_for_v_hscaler_entry32_U0_full_n),
        .O(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hABFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg[1] ),
        .I1(start_once_reg),
        .I2(start_for_v_hscaler_entry32_U0_full_n),
        .I3(ap_start),
        .I4(ColorMode_c1_full_n),
        .O(ap_sync_reg_v_hscaler_entry4_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core
   (Q,
    start_once_reg,
    CO,
    v_vcresampler_core_U0_bPassThru_read,
    v_vcresampler_core_U0_ap_ready,
    v_vcresampler_core_U0_stream_out_422_read,
    in,
    \y_reg_190_reg[14]_0 ,
    \y_reg_190_reg[7]_0 ,
    \y_reg_190_reg[13]_0 ,
    E,
    mOutPtr110_out,
    mOutPtr110_out_0,
    internal_empty_n_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr110_out_1,
    start_once_reg_reg_0,
    ap_clk,
    bPassThruVcr_c_dout,
    xor_ln1669_fu_223_p2,
    \cmp24_i_reg_525_reg[0]_0 ,
    SS,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    bPassThruVcr_c_empty_n,
    v_vcresampler_core_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    stream_out_422_empty_n,
    stream_out_420_full_n,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    \cmp24_i_reg_525_reg[0]_1 ,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[4] ,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    stream_out_420_empty_n,
    \mOutPtr_reg[3]_0 ,
    D,
    out);
  output [1:0]Q;
  output start_once_reg;
  output [0:0]CO;
  output v_vcresampler_core_U0_bPassThru_read;
  output v_vcresampler_core_U0_ap_ready;
  output v_vcresampler_core_U0_stream_out_422_read;
  output [23:0]in;
  output [14:0]\y_reg_190_reg[14]_0 ;
  output [3:0]\y_reg_190_reg[7]_0 ;
  output [2:0]\y_reg_190_reg[13]_0 ;
  output [0:0]E;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output [0:0]internal_empty_n_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output mOutPtr110_out_1;
  output start_once_reg_reg_0;
  input ap_clk;
  input bPassThruVcr_c_dout;
  input xor_ln1669_fu_223_p2;
  input [0:0]\cmp24_i_reg_525_reg[0]_0 ;
  input [0:0]SS;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input bPassThruVcr_c_empty_n;
  input v_vcresampler_core_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input stream_out_422_empty_n;
  input stream_out_420_full_n;
  input [15:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input [13:0]\cmp24_i_reg_525_reg[0]_1 ;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[4] ;
  input MultiPixStream2AXIvideo_U0_stream_out_420_read;
  input stream_out_420_empty_n;
  input \mOutPtr_reg[3]_0 ;
  input [15:0]D;
  input [23:0]out;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [1:0]Q;
  wire \SRL_SIG_reg[15][14]_srl16_i_4_n_4 ;
  wire [0:0]SS;
  wire [8:1]add_ln1346_1_fu_374_p2;
  wire [8:0]add_ln1346_1_reg_574;
  wire \add_ln1346_1_reg_574[8]_i_1_n_4 ;
  wire \ap_CS_fsm[2]_i_10__1_n_4 ;
  wire \ap_CS_fsm[2]_i_11__1_n_4 ;
  wire \ap_CS_fsm[2]_i_12__1_n_4 ;
  wire \ap_CS_fsm[2]_i_13__1_n_4 ;
  wire \ap_CS_fsm[2]_i_14__1_n_4 ;
  wire \ap_CS_fsm[2]_i_15__1_n_4 ;
  wire \ap_CS_fsm[2]_i_16__1_n_4 ;
  wire \ap_CS_fsm[2]_i_17__1_n_4 ;
  wire \ap_CS_fsm[2]_i_18__1_n_4 ;
  wire \ap_CS_fsm[2]_i_19__1_n_4 ;
  wire \ap_CS_fsm[2]_i_20__0_n_4 ;
  wire \ap_CS_fsm[2]_i_3__1_n_4 ;
  wire \ap_CS_fsm[2]_i_5__1_n_4 ;
  wire \ap_CS_fsm[2]_i_6__1_n_4 ;
  wire \ap_CS_fsm[2]_i_7__1_n_4 ;
  wire \ap_CS_fsm[2]_i_8__1_n_4 ;
  wire \ap_CS_fsm[2]_i_9__1_n_4 ;
  wire \ap_CS_fsm[3]_i_10_n_4 ;
  wire \ap_CS_fsm[3]_i_11_n_4 ;
  wire \ap_CS_fsm[3]_i_12_n_4 ;
  wire \ap_CS_fsm[3]_i_13_n_4 ;
  wire \ap_CS_fsm[3]_i_14_n_4 ;
  wire \ap_CS_fsm[3]_i_15_n_4 ;
  wire \ap_CS_fsm[3]_i_16_n_4 ;
  wire \ap_CS_fsm[3]_i_17_n_4 ;
  wire \ap_CS_fsm[3]_i_18_n_4 ;
  wire \ap_CS_fsm[3]_i_19_n_4 ;
  wire \ap_CS_fsm[3]_i_20_n_4 ;
  wire \ap_CS_fsm[3]_i_21_n_4 ;
  wire \ap_CS_fsm[3]_i_22_n_4 ;
  wire \ap_CS_fsm[3]_i_23_n_4 ;
  wire \ap_CS_fsm[3]_i_24_n_4 ;
  wire \ap_CS_fsm[3]_i_25_n_4 ;
  wire \ap_CS_fsm[3]_i_26_n_4 ;
  wire \ap_CS_fsm[3]_i_27_n_4 ;
  wire \ap_CS_fsm[3]_i_28_n_4 ;
  wire \ap_CS_fsm[3]_i_29_n_4 ;
  wire \ap_CS_fsm[3]_i_2__1_n_4 ;
  wire \ap_CS_fsm[3]_i_30_n_4 ;
  wire \ap_CS_fsm[3]_i_31_n_4 ;
  wire \ap_CS_fsm[3]_i_32_n_4 ;
  wire \ap_CS_fsm[3]_i_33_n_4 ;
  wire \ap_CS_fsm[3]_i_34_n_4 ;
  wire \ap_CS_fsm[3]_i_35_n_4 ;
  wire \ap_CS_fsm[3]_i_5_n_4 ;
  wire \ap_CS_fsm[3]_i_6_n_4 ;
  wire \ap_CS_fsm[3]_i_7_n_4 ;
  wire \ap_CS_fsm[3]_i_8_n_4 ;
  wire \ap_CS_fsm[3]_i_9_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_7 ;
  wire [15:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_7 ;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_rst_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThru_read_reg_492;
  wire cmp24_i_reg_525;
  wire [0:0]\cmp24_i_reg_525_reg[0]_0 ;
  wire [13:0]\cmp24_i_reg_525_reg[0]_1 ;
  wire cmp73_i_fu_268_p2;
  wire cmp73_i_reg_529;
  wire \cmp73_i_reg_529[0]_i_2_n_4 ;
  wire \cmp73_i_reg_529[0]_i_3_n_4 ;
  wire \cmp73_i_reg_529[0]_i_4_n_4 ;
  wire empty_reg_520;
  wire \empty_reg_520[0]_i_2_n_4 ;
  wire \empty_reg_520[0]_i_3_n_4 ;
  wire \empty_reg_520[0]_i_4_n_4 ;
  wire \empty_reg_520[0]_i_5_n_4 ;
  wire \empty_reg_520_reg[0]_i_1_n_11 ;
  wire \empty_reg_520_reg[0]_i_1_n_4 ;
  wire \empty_reg_520_reg[0]_i_1_n_5 ;
  wire \empty_reg_520_reg[0]_i_1_n_6 ;
  wire \empty_reg_520_reg[0]_i_1_n_7 ;
  wire icmp_ln1674_fu_292_p2;
  wire icmp_ln1674_reg_543;
  wire \icmp_ln1674_reg_543[0]_i_1_n_4 ;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire \icmp_ln1674_reg_543_pp0_iter1_reg[0]_i_1_n_4 ;
  wire [23:0]in;
  wire [0:0]internal_empty_n_reg;
  wire linebuf_c_val_V_0_U_n_12;
  wire linebuf_c_val_V_0_U_n_30;
  wire linebuf_c_val_V_0_addr_reg_5520;
  wire [7:0]linebuf_c_val_V_0_q1;
  wire [7:0]linebuf_c_val_V_1_d0;
  wire [10:0]linebuf_y_val_V_0_addr_reg_547;
  wire linebuf_y_val_V_0_ce0;
  wire [15:0]loopHeight_reg_506;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[4] ;
  wire [15:0]or_ln174_1_i_fu_389_p4;
  wire [23:0]out;
  wire p_0_in;
  wire p_27_in;
  wire [7:0]pix_val_V_2_1_fu_92;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_4;
  wire start_once_reg_reg_0;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_534;
  wire \tmp_reg_534[0]_i_10_n_4 ;
  wire \tmp_reg_534[0]_i_11_n_4 ;
  wire \tmp_reg_534[0]_i_12_n_4 ;
  wire \tmp_reg_534[0]_i_13_n_4 ;
  wire \tmp_reg_534[0]_i_14_n_4 ;
  wire \tmp_reg_534[0]_i_15_n_4 ;
  wire \tmp_reg_534[0]_i_4_n_4 ;
  wire \tmp_reg_534[0]_i_5_n_4 ;
  wire \tmp_reg_534[0]_i_6_n_4 ;
  wire \tmp_reg_534[0]_i_8_n_4 ;
  wire \tmp_reg_534[0]_i_9_n_4 ;
  wire \tmp_reg_534_reg[0]_i_2_n_5 ;
  wire \tmp_reg_534_reg[0]_i_2_n_6 ;
  wire \tmp_reg_534_reg[0]_i_2_n_7 ;
  wire \tmp_reg_534_reg[0]_i_3_n_4 ;
  wire \tmp_reg_534_reg[0]_i_3_n_5 ;
  wire \tmp_reg_534_reg[0]_i_3_n_6 ;
  wire \tmp_reg_534_reg[0]_i_3_n_7 ;
  wire \tmp_reg_534_reg[0]_i_7_n_4 ;
  wire \tmp_reg_534_reg[0]_i_7_n_5 ;
  wire \tmp_reg_534_reg[0]_i_7_n_6 ;
  wire \tmp_reg_534_reg[0]_i_7_n_7 ;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_bPassThru_read;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire x_1_reg_201;
  wire \x_1_reg_201[14]_i_2_n_4 ;
  wire \x_1_reg_201_reg_n_4_[0] ;
  wire \x_1_reg_201_reg_n_4_[10] ;
  wire \x_1_reg_201_reg_n_4_[11] ;
  wire \x_1_reg_201_reg_n_4_[12] ;
  wire \x_1_reg_201_reg_n_4_[13] ;
  wire \x_1_reg_201_reg_n_4_[14] ;
  wire \x_1_reg_201_reg_n_4_[1] ;
  wire \x_1_reg_201_reg_n_4_[2] ;
  wire \x_1_reg_201_reg_n_4_[3] ;
  wire \x_1_reg_201_reg_n_4_[4] ;
  wire \x_1_reg_201_reg_n_4_[5] ;
  wire \x_1_reg_201_reg_n_4_[6] ;
  wire \x_1_reg_201_reg_n_4_[7] ;
  wire \x_1_reg_201_reg_n_4_[8] ;
  wire \x_1_reg_201_reg_n_4_[9] ;
  wire x_reg_5380;
  wire \x_reg_538[0]_i_3_n_4 ;
  wire \x_reg_538[0]_i_4_n_4 ;
  wire \x_reg_538[0]_i_5_n_4 ;
  wire \x_reg_538[0]_i_6_n_4 ;
  wire \x_reg_538[12]_i_2_n_4 ;
  wire \x_reg_538[12]_i_3_n_4 ;
  wire \x_reg_538[12]_i_4_n_4 ;
  wire \x_reg_538[4]_i_2_n_4 ;
  wire \x_reg_538[4]_i_3_n_4 ;
  wire \x_reg_538[4]_i_4_n_4 ;
  wire \x_reg_538[4]_i_5_n_4 ;
  wire \x_reg_538[8]_i_2_n_4 ;
  wire \x_reg_538[8]_i_3_n_4 ;
  wire \x_reg_538[8]_i_4_n_4 ;
  wire \x_reg_538[8]_i_5_n_4 ;
  wire [14:0]x_reg_538_reg;
  wire \x_reg_538_reg[0]_i_2_n_10 ;
  wire \x_reg_538_reg[0]_i_2_n_11 ;
  wire \x_reg_538_reg[0]_i_2_n_4 ;
  wire \x_reg_538_reg[0]_i_2_n_5 ;
  wire \x_reg_538_reg[0]_i_2_n_6 ;
  wire \x_reg_538_reg[0]_i_2_n_7 ;
  wire \x_reg_538_reg[0]_i_2_n_8 ;
  wire \x_reg_538_reg[0]_i_2_n_9 ;
  wire \x_reg_538_reg[12]_i_1_n_10 ;
  wire \x_reg_538_reg[12]_i_1_n_11 ;
  wire \x_reg_538_reg[12]_i_1_n_6 ;
  wire \x_reg_538_reg[12]_i_1_n_7 ;
  wire \x_reg_538_reg[12]_i_1_n_9 ;
  wire \x_reg_538_reg[4]_i_1_n_10 ;
  wire \x_reg_538_reg[4]_i_1_n_11 ;
  wire \x_reg_538_reg[4]_i_1_n_4 ;
  wire \x_reg_538_reg[4]_i_1_n_5 ;
  wire \x_reg_538_reg[4]_i_1_n_6 ;
  wire \x_reg_538_reg[4]_i_1_n_7 ;
  wire \x_reg_538_reg[4]_i_1_n_8 ;
  wire \x_reg_538_reg[4]_i_1_n_9 ;
  wire \x_reg_538_reg[8]_i_1_n_10 ;
  wire \x_reg_538_reg[8]_i_1_n_11 ;
  wire \x_reg_538_reg[8]_i_1_n_4 ;
  wire \x_reg_538_reg[8]_i_1_n_5 ;
  wire \x_reg_538_reg[8]_i_1_n_6 ;
  wire \x_reg_538_reg[8]_i_1_n_7 ;
  wire \x_reg_538_reg[8]_i_1_n_8 ;
  wire \x_reg_538_reg[8]_i_1_n_9 ;
  wire xor_ln1669_fu_223_p2;
  wire [14:0]y_1_fu_239_p2;
  wire [14:0]y_1_reg_511;
  wire \y_1_reg_511_reg[12]_i_1_n_4 ;
  wire \y_1_reg_511_reg[12]_i_1_n_5 ;
  wire \y_1_reg_511_reg[12]_i_1_n_6 ;
  wire \y_1_reg_511_reg[12]_i_1_n_7 ;
  wire \y_1_reg_511_reg[14]_i_1_n_7 ;
  wire \y_1_reg_511_reg[4]_i_1_n_4 ;
  wire \y_1_reg_511_reg[4]_i_1_n_5 ;
  wire \y_1_reg_511_reg[4]_i_1_n_6 ;
  wire \y_1_reg_511_reg[4]_i_1_n_7 ;
  wire \y_1_reg_511_reg[8]_i_1_n_4 ;
  wire \y_1_reg_511_reg[8]_i_1_n_5 ;
  wire \y_1_reg_511_reg[8]_i_1_n_6 ;
  wire \y_1_reg_511_reg[8]_i_1_n_7 ;
  wire y_reg_190;
  wire [2:0]\y_reg_190_reg[13]_0 ;
  wire [14:0]\y_reg_190_reg[14]_0 ;
  wire [3:0]\y_reg_190_reg[7]_0 ;
  wire [8:1]zext_ln1346_fu_410_p1;
  wire zext_ln1669_reg_501_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_reg_520_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_534_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_tmp_reg_534_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_534_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_534_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_538_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_538_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_y_1_reg_511_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_1_reg_511_reg[14]_i_1_O_UNCONNECTED ;

  FDRE \InCPix_V_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[8]),
        .Q(or_ln174_1_i_fu_389_p4[8]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[9]),
        .Q(or_ln174_1_i_fu_389_p4[9]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[10]),
        .Q(or_ln174_1_i_fu_389_p4[10]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[11]),
        .Q(or_ln174_1_i_fu_389_p4[11]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[12]),
        .Q(or_ln174_1_i_fu_389_p4[12]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[13]),
        .Q(or_ln174_1_i_fu_389_p4[13]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[14]),
        .Q(or_ln174_1_i_fu_389_p4[14]),
        .R(1'b0));
  FDRE \InCPix_V_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[15]),
        .Q(or_ln174_1_i_fu_389_p4[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0088008000000080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__3 
       (.I0(stream_out_420_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(tmp_reg_534),
        .I4(bPassThru_read_reg_492),
        .I5(ap_enable_reg_pp0_iter2),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[15][14]_srl16_i_4 
       (.I0(zext_ln1346_fu_410_p1[8]),
        .I1(add_ln1346_1_reg_574[8]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[0]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[1]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[2]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[3]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[4]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[5]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[6]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(pix_val_V_2_1_fu_92[7]),
        .I1(tmp_reg_534),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_492),
        .O(in[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln1346_1_reg_574[8]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(empty_reg_520),
        .O(\add_ln1346_1_reg_574[8]_i_1_n_4 ));
  FDRE \add_ln1346_1_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(linebuf_c_val_V_0_U_n_30),
        .Q(add_ln1346_1_reg_574[0]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[1]),
        .Q(add_ln1346_1_reg_574[1]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[2]),
        .Q(add_ln1346_1_reg_574[2]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[3]),
        .Q(add_ln1346_1_reg_574[3]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[4]),
        .Q(add_ln1346_1_reg_574[4]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[5]),
        .Q(add_ln1346_1_reg_574[5]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[6]),
        .Q(add_ln1346_1_reg_574[6]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[7]),
        .Q(add_ln1346_1_reg_574[7]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_574_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1346_1_reg_574[8]_i_1_n_4 ),
        .D(add_ln1346_1_fu_374_p2[8]),
        .Q(add_ln1346_1_reg_574[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(bPassThruVcr_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state7),
        .I1(v_vcresampler_core_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(bPassThruVcr_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10__1 
       (.I0(loopHeight_reg_506[13]),
        .I1(\y_reg_190_reg[14]_0 [13]),
        .I2(loopHeight_reg_506[12]),
        .I3(\y_reg_190_reg[14]_0 [12]),
        .O(\ap_CS_fsm[2]_i_10__1_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11__1 
       (.I0(loopHeight_reg_506[11]),
        .I1(\y_reg_190_reg[14]_0 [11]),
        .I2(loopHeight_reg_506[10]),
        .I3(\y_reg_190_reg[14]_0 [10]),
        .O(\ap_CS_fsm[2]_i_11__1_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12__1 
       (.I0(loopHeight_reg_506[9]),
        .I1(\y_reg_190_reg[14]_0 [9]),
        .I2(loopHeight_reg_506[8]),
        .I3(\y_reg_190_reg[14]_0 [8]),
        .O(\ap_CS_fsm[2]_i_12__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_13__1 
       (.I0(\y_reg_190_reg[14]_0 [7]),
        .I1(loopHeight_reg_506[7]),
        .I2(loopHeight_reg_506[6]),
        .I3(\y_reg_190_reg[14]_0 [6]),
        .O(\ap_CS_fsm[2]_i_13__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_14__1 
       (.I0(\y_reg_190_reg[14]_0 [5]),
        .I1(loopHeight_reg_506[5]),
        .I2(loopHeight_reg_506[4]),
        .I3(\y_reg_190_reg[14]_0 [4]),
        .O(\ap_CS_fsm[2]_i_14__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_15__1 
       (.I0(\y_reg_190_reg[14]_0 [3]),
        .I1(loopHeight_reg_506[3]),
        .I2(loopHeight_reg_506[2]),
        .I3(\y_reg_190_reg[14]_0 [2]),
        .O(\ap_CS_fsm[2]_i_15__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_16__1 
       (.I0(\y_reg_190_reg[14]_0 [1]),
        .I1(loopHeight_reg_506[1]),
        .I2(loopHeight_reg_506[0]),
        .I3(\y_reg_190_reg[14]_0 [0]),
        .O(\ap_CS_fsm[2]_i_16__1_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__1 
       (.I0(loopHeight_reg_506[7]),
        .I1(\y_reg_190_reg[14]_0 [7]),
        .I2(loopHeight_reg_506[6]),
        .I3(\y_reg_190_reg[14]_0 [6]),
        .O(\ap_CS_fsm[2]_i_17__1_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18__1 
       (.I0(loopHeight_reg_506[5]),
        .I1(\y_reg_190_reg[14]_0 [5]),
        .I2(loopHeight_reg_506[4]),
        .I3(\y_reg_190_reg[14]_0 [4]),
        .O(\ap_CS_fsm[2]_i_18__1_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19__1 
       (.I0(loopHeight_reg_506[3]),
        .I1(\y_reg_190_reg[14]_0 [3]),
        .I2(loopHeight_reg_506[2]),
        .I3(\y_reg_190_reg[14]_0 [2]),
        .O(\ap_CS_fsm[2]_i_19__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\ap_CS_fsm[2]_i_3__1_n_4 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(loopHeight_reg_506[1]),
        .I1(\y_reg_190_reg[14]_0 [1]),
        .I2(loopHeight_reg_506[0]),
        .I3(\y_reg_190_reg[14]_0 [0]),
        .O(\ap_CS_fsm[2]_i_20__0_n_4 ));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_4),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1674_fu_292_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(\ap_CS_fsm[2]_i_3__1_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(loopHeight_reg_506[15]),
        .I1(loopHeight_reg_506[14]),
        .I2(\y_reg_190_reg[14]_0 [14]),
        .O(\ap_CS_fsm[2]_i_5__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\y_reg_190_reg[14]_0 [13]),
        .I1(loopHeight_reg_506[13]),
        .I2(loopHeight_reg_506[12]),
        .I3(\y_reg_190_reg[14]_0 [12]),
        .O(\ap_CS_fsm[2]_i_6__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\y_reg_190_reg[14]_0 [11]),
        .I1(loopHeight_reg_506[11]),
        .I2(loopHeight_reg_506[10]),
        .I3(\y_reg_190_reg[14]_0 [10]),
        .O(\ap_CS_fsm[2]_i_7__1_n_4 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(\y_reg_190_reg[14]_0 [9]),
        .I1(loopHeight_reg_506[9]),
        .I2(loopHeight_reg_506[8]),
        .I3(\y_reg_190_reg[14]_0 [8]),
        .O(\ap_CS_fsm[2]_i_8__1_n_4 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(loopHeight_reg_506[15]),
        .I1(loopHeight_reg_506[14]),
        .I2(\y_reg_190_reg[14]_0 [14]),
        .O(\ap_CS_fsm[2]_i_9__1_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(x_reg_538_reg[13]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[13] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .I4(\ap_CS_fsm[3]_i_25_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .O(\ap_CS_fsm[3]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(x_reg_538_reg[11]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[11] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I4(\ap_CS_fsm[3]_i_26_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .O(\ap_CS_fsm[3]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(x_reg_538_reg[9]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[9] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I4(\ap_CS_fsm[3]_i_27_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .O(\ap_CS_fsm[3]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I1(\ap_CS_fsm[3]_i_28_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .I3(\x_1_reg_201_reg_n_4_[6] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[6]),
        .O(\ap_CS_fsm[3]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I1(\ap_CS_fsm[3]_i_29_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .I3(\x_1_reg_201_reg_n_4_[4] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[4]),
        .O(\ap_CS_fsm[3]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I1(\ap_CS_fsm[3]_i_30_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .I3(\x_1_reg_201_reg_n_4_[2] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[2]),
        .O(\ap_CS_fsm[3]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I1(\ap_CS_fsm[3]_i_31_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[0] ),
        .I3(\ap_CS_fsm[3]_i_21_n_4 ),
        .I4(x_reg_538_reg[0]),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .O(\ap_CS_fsm[3]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(x_reg_538_reg[7]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[7] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I4(\ap_CS_fsm[3]_i_32_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .O(\ap_CS_fsm[3]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(x_reg_538_reg[5]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[5] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I4(\ap_CS_fsm[3]_i_33_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .O(\ap_CS_fsm[3]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(x_reg_538_reg[3]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[3] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I4(\ap_CS_fsm[3]_i_34_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .O(\ap_CS_fsm[3]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_4 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1674_fu_292_p2),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter3_reg_n_4),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(x_reg_538_reg[1]),
        .I1(\ap_CS_fsm[3]_i_21_n_4 ),
        .I2(\x_1_reg_201_reg_n_4_[1] ),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I4(\ap_CS_fsm[3]_i_35_n_4 ),
        .I5(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .O(\ap_CS_fsm[3]_i_20_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(icmp_ln1674_reg_543),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(x_reg_538_reg[13]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[13] ),
        .O(\ap_CS_fsm[3]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(x_reg_538_reg[11]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[11] ),
        .O(\ap_CS_fsm[3]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(x_reg_538_reg[9]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[9] ),
        .O(\ap_CS_fsm[3]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(x_reg_538_reg[12]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[12] ),
        .O(\ap_CS_fsm[3]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(x_reg_538_reg[10]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[10] ),
        .O(\ap_CS_fsm[3]_i_26_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(x_reg_538_reg[8]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[8] ),
        .O(\ap_CS_fsm[3]_i_27_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(x_reg_538_reg[7]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[7] ),
        .O(\ap_CS_fsm[3]_i_28_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(x_reg_538_reg[5]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[5] ),
        .O(\ap_CS_fsm[3]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[3]_i_2__1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(x_reg_538_reg[3]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[3] ),
        .O(\ap_CS_fsm[3]_i_30_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(x_reg_538_reg[1]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[1] ),
        .O(\ap_CS_fsm[3]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(x_reg_538_reg[6]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[6] ),
        .O(\ap_CS_fsm[3]_i_32_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(x_reg_538_reg[4]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[4] ),
        .O(\ap_CS_fsm[3]_i_33_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(x_reg_538_reg[2]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[2] ),
        .O(\ap_CS_fsm[3]_i_34_n_4 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(x_reg_538_reg[0]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[0] ),
        .O(\ap_CS_fsm[3]_i_35_n_4 ));
  LUT5 #(
    .INIT(32'h04000444)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .I2(x_reg_538_reg[14]),
        .I3(\ap_CS_fsm[3]_i_21_n_4 ),
        .I4(\x_1_reg_201_reg_n_4_[14] ),
        .O(\ap_CS_fsm[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .I1(\ap_CS_fsm[3]_i_22_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .I3(\x_1_reg_201_reg_n_4_[12] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[12]),
        .O(\ap_CS_fsm[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I1(\ap_CS_fsm[3]_i_23_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .I3(\x_1_reg_201_reg_n_4_[10] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[10]),
        .O(\ap_CS_fsm[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I1(\ap_CS_fsm[3]_i_24_n_4 ),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .I3(\x_1_reg_201_reg_n_4_[8] ),
        .I4(\ap_CS_fsm[3]_i_21_n_4 ),
        .I5(x_reg_538_reg[8]),
        .O(\ap_CS_fsm[3]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .I1(x_reg_538_reg[14]),
        .I2(\ap_CS_fsm[3]_i_21_n_4 ),
        .I3(\x_1_reg_201_reg_n_4_[14] ),
        .I4(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .O(\ap_CS_fsm[3]_i_9_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_4 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__1_n_5 ,\ap_CS_fsm_reg[2]_i_2__1_n_6 ,\ap_CS_fsm_reg[2]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5__1_n_4 ,\ap_CS_fsm[2]_i_6__1_n_4 ,\ap_CS_fsm[2]_i_7__1_n_4 ,\ap_CS_fsm[2]_i_8__1_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__1_n_4 ,\ap_CS_fsm[2]_i_10__1_n_4 ,\ap_CS_fsm[2]_i_11__1_n_4 ,\ap_CS_fsm[2]_i_12__1_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_4 ,\ap_CS_fsm_reg[2]_i_4__0_n_5 ,\ap_CS_fsm_reg[2]_i_4__0_n_6 ,\ap_CS_fsm_reg[2]_i_4__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13__1_n_4 ,\ap_CS_fsm[2]_i_14__1_n_4 ,\ap_CS_fsm[2]_i_15__1_n_4 ,\ap_CS_fsm[2]_i_16__1_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__1_n_4 ,\ap_CS_fsm[2]_i_18__1_n_4 ,\ap_CS_fsm[2]_i_19__1_n_4 ,\ap_CS_fsm[2]_i_20__0_n_4 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_4 ),
        .CO({icmp_ln1674_fu_292_p2,\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 ,\ap_CS_fsm_reg[3]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_4 ,\ap_CS_fsm[3]_i_6_n_4 ,\ap_CS_fsm[3]_i_7_n_4 ,\ap_CS_fsm[3]_i_8_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_4 ,\ap_CS_fsm[3]_i_10_n_4 ,\ap_CS_fsm[3]_i_11_n_4 ,\ap_CS_fsm[3]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_4 ,\ap_CS_fsm_reg[3]_i_4_n_5 ,\ap_CS_fsm_reg[3]_i_4_n_6 ,\ap_CS_fsm_reg[3]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_4 ,\ap_CS_fsm[3]_i_14_n_4 ,\ap_CS_fsm[3]_i_15_n_4 ,\ap_CS_fsm[3]_i_16_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_4 ,\ap_CS_fsm[3]_i_18_n_4 ,\ap_CS_fsm[3]_i_19_n_4 ,\ap_CS_fsm[3]_i_20_n_4 }));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1674_fu_292_p2),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F800000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(icmp_ln1674_fu_292_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter3_reg_n_4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  FDRE \bPassThru_read_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(bPassThruVcr_c_dout),
        .Q(bPassThru_read_reg_492),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_10 
       (.I0(\y_reg_190_reg[14]_0 [9]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [9]),
        .I2(\y_reg_190_reg[14]_0 [8]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [8]),
        .O(\y_reg_190_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_15 
       (.I0(\y_reg_190_reg[14]_0 [7]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [7]),
        .I2(\y_reg_190_reg[14]_0 [6]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [6]),
        .O(\y_reg_190_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_16 
       (.I0(\y_reg_190_reg[14]_0 [5]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [5]),
        .I2(\y_reg_190_reg[14]_0 [4]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [4]),
        .O(\y_reg_190_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_17 
       (.I0(\y_reg_190_reg[14]_0 [3]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [3]),
        .I2(\y_reg_190_reg[14]_0 [2]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [2]),
        .O(\y_reg_190_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_18 
       (.I0(\y_reg_190_reg[14]_0 [1]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [1]),
        .I2(\y_reg_190_reg[14]_0 [0]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [0]),
        .O(\y_reg_190_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_8 
       (.I0(\y_reg_190_reg[14]_0 [13]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [13]),
        .I2(\y_reg_190_reg[14]_0 [12]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [12]),
        .O(\y_reg_190_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_525[0]_i_9 
       (.I0(\y_reg_190_reg[14]_0 [11]),
        .I1(\cmp24_i_reg_525_reg[0]_1 [11]),
        .I2(\y_reg_190_reg[14]_0 [10]),
        .I3(\cmp24_i_reg_525_reg[0]_1 [10]),
        .O(\y_reg_190_reg[13]_0 [1]));
  FDRE \cmp24_i_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\cmp24_i_reg_525_reg[0]_0 ),
        .Q(cmp24_i_reg_525),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp73_i_reg_529[0]_i_1 
       (.I0(\cmp73_i_reg_529[0]_i_2_n_4 ),
        .I1(\cmp73_i_reg_529[0]_i_3_n_4 ),
        .I2(\cmp73_i_reg_529[0]_i_4_n_4 ),
        .I3(\y_reg_190_reg[14]_0 [8]),
        .I4(\y_reg_190_reg[14]_0 [14]),
        .I5(\y_reg_190_reg[14]_0 [9]),
        .O(cmp73_i_fu_268_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_529[0]_i_2 
       (.I0(\y_reg_190_reg[14]_0 [4]),
        .I1(\y_reg_190_reg[14]_0 [2]),
        .I2(\y_reg_190_reg[14]_0 [5]),
        .I3(\y_reg_190_reg[14]_0 [3]),
        .O(\cmp73_i_reg_529[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_529[0]_i_3 
       (.I0(\y_reg_190_reg[14]_0 [7]),
        .I1(\y_reg_190_reg[14]_0 [6]),
        .I2(\y_reg_190_reg[14]_0 [10]),
        .I3(\y_reg_190_reg[14]_0 [1]),
        .O(\cmp73_i_reg_529[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_529[0]_i_4 
       (.I0(\y_reg_190_reg[14]_0 [12]),
        .I1(\y_reg_190_reg[14]_0 [0]),
        .I2(\y_reg_190_reg[14]_0 [13]),
        .I3(\y_reg_190_reg[14]_0 [11]),
        .O(\cmp73_i_reg_529[0]_i_4_n_4 ));
  FDRE \cmp73_i_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(cmp73_i_fu_268_p2),
        .Q(cmp73_i_reg_529),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_520[0]_i_2 
       (.I0(\y_reg_190_reg[14]_0 [3]),
        .O(\empty_reg_520[0]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_520[0]_i_3 
       (.I0(\y_reg_190_reg[14]_0 [2]),
        .O(\empty_reg_520[0]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_520[0]_i_4 
       (.I0(\y_reg_190_reg[14]_0 [1]),
        .O(\empty_reg_520[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_520[0]_i_5 
       (.I0(\y_reg_190_reg[14]_0 [0]),
        .I1(zext_ln1669_reg_501_reg),
        .O(\empty_reg_520[0]_i_5_n_4 ));
  FDRE \empty_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\empty_reg_520_reg[0]_i_1_n_11 ),
        .Q(empty_reg_520),
        .R(1'b0));
  CARRY4 \empty_reg_520_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_520_reg[0]_i_1_n_4 ,\empty_reg_520_reg[0]_i_1_n_5 ,\empty_reg_520_reg[0]_i_1_n_6 ,\empty_reg_520_reg[0]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI(\y_reg_190_reg[14]_0 [3:0]),
        .O({\NLW_empty_reg_520_reg[0]_i_1_O_UNCONNECTED [3:1],\empty_reg_520_reg[0]_i_1_n_11 }),
        .S({\empty_reg_520[0]_i_2_n_4 ,\empty_reg_520[0]_i_3_n_4 ,\empty_reg_520[0]_i_4_n_4 ,\empty_reg_520[0]_i_5_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1674_reg_543[0]_i_1 
       (.I0(icmp_ln1674_fu_292_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln1674_reg_543),
        .O(\icmp_ln1674_reg_543[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1674_reg_543_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln1674_reg_543),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln1674_reg_543_pp0_iter1_reg),
        .O(\icmp_ln1674_reg_543_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \icmp_ln1674_reg_543_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1674_reg_543_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(icmp_ln1674_reg_543_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1674_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1674_reg_543[0]_i_1_n_4 ),
        .Q(icmp_ln1674_reg_543),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    internal_empty_n_i_2__8
       (.I0(start_once_reg),
        .I1(v_vcresampler_core_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT5 #(
    .INIT(32'h88800000)) 
    internal_full_n_i_3
       (.I0(Q[0]),
        .I1(bPassThruVcr_c_empty_n),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(v_vcresampler_core_U0_ap_start),
        .O(v_vcresampler_core_U0_bPassThru_read));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__0
       (.I0(Q[1]),
        .I1(CO),
        .O(v_vcresampler_core_U0_ap_ready));
  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0 linebuf_c_val_V_0_U
       (.D(linebuf_c_val_V_0_q1),
        .DIADI(linebuf_c_val_V_1_d0),
        .Q(linebuf_y_val_V_0_addr_reg_547),
        .WEA(linebuf_c_val_V_0_U_n_12),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .cmp24_i_reg_525(cmp24_i_reg_525),
        .cmp73_i_reg_529(cmp73_i_reg_529),
        .icmp_ln1674_reg_543(icmp_ln1674_reg_543),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .p_27_in(p_27_in),
        .ram_reg({add_ln1346_1_fu_374_p2,linebuf_c_val_V_0_U_n_30}),
        .ram_reg_0({\x_1_reg_201_reg_n_4_[10] ,\x_1_reg_201_reg_n_4_[9] ,\x_1_reg_201_reg_n_4_[8] ,\x_1_reg_201_reg_n_4_[7] ,\x_1_reg_201_reg_n_4_[6] ,\x_1_reg_201_reg_n_4_[5] ,\x_1_reg_201_reg_n_4_[4] ,\x_1_reg_201_reg_n_4_[3] ,\x_1_reg_201_reg_n_4_[2] ,\x_1_reg_201_reg_n_4_[1] ,\x_1_reg_201_reg_n_4_[0] }),
        .ram_reg_1(or_ln174_1_i_fu_389_p4[15:8]),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_i_2__0(ap_enable_reg_pp0_iter3_reg_n_4),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .tmp_reg_534(tmp_reg_534));
  LUT3 #(
    .INIT(8'h80)) 
    \linebuf_c_val_V_0_addr_reg_552[10]_i_1 
       (.I0(icmp_ln1674_reg_543),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .O(linebuf_c_val_V_0_addr_reg_5520));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[0] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[10] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[10]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[1] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[2] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[3] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[4] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[5] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[6] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[7] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[8] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[8]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_552_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_5520),
        .D(\x_1_reg_201_reg_n_4_[9] ),
        .Q(linebuf_y_val_V_0_addr_reg_547[9]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(zext_ln1346_fu_410_p1[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(zext_ln1346_fu_410_p1[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(zext_ln1346_fu_410_p1[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(zext_ln1346_fu_410_p1[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(zext_ln1346_fu_410_p1[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(zext_ln1346_fu_410_p1[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(zext_ln1346_fu_410_p1[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_ce0),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(zext_ln1346_fu_410_p1[8]),
        .R(1'b0));
  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_6 linebuf_c_val_V_1_U
       (.DIADI(linebuf_c_val_V_1_d0),
        .Q(linebuf_y_val_V_0_addr_reg_547),
        .S(\SRL_SIG_reg[15][14]_srl16_i_4_n_4 ),
        .\SRL_SIG_reg[15][14]_srl16_i_2 (add_ln1346_1_reg_574),
        .\SRL_SIG_reg[15][14]_srl16_i_2_0 (zext_ln1346_fu_410_p1),
        .\SRL_SIG_reg[15][15]_srl16 (ap_enable_reg_pp0_iter3_reg_n_4),
        .\SRL_SIG_reg[15][15]_srl16_0 (or_ln174_1_i_fu_389_p4[15:8]),
        .WEA(linebuf_c_val_V_0_U_n_12),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .empty_reg_520(empty_reg_520),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .in(in[15:8]),
        .p_27_in(p_27_in),
        .ram_reg({\x_1_reg_201_reg_n_4_[10] ,\x_1_reg_201_reg_n_4_[9] ,\x_1_reg_201_reg_n_4_[8] ,\x_1_reg_201_reg_n_4_[7] ,\x_1_reg_201_reg_n_4_[6] ,\x_1_reg_201_reg_n_4_[5] ,\x_1_reg_201_reg_n_4_[4] ,\x_1_reg_201_reg_n_4_[3] ,\x_1_reg_201_reg_n_4_[2] ,\x_1_reg_201_reg_n_4_[1] ,\x_1_reg_201_reg_n_4_[0] }),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_1(ap_CS_fsm_pp0_stage0),
        .tmp_reg_534(tmp_reg_534));
  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0 linebuf_y_val_V_0_U
       (.E(linebuf_y_val_V_0_ce0),
        .Q(linebuf_y_val_V_0_addr_reg_547),
        .\SRL_SIG_reg[15][7]_srl16 (ap_enable_reg_pp0_iter3_reg_n_4),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .in(in[7:0]),
        .ram_reg(or_ln174_1_i_fu_389_p4[7:0]),
        .tmp_reg_534(tmp_reg_534));
  FDRE \loopHeight_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(loopHeight_reg_506[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(loopHeight_reg_506[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(loopHeight_reg_506[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(loopHeight_reg_506[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(loopHeight_reg_506[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(loopHeight_reg_506[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(loopHeight_reg_506[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(loopHeight_reg_506[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(loopHeight_reg_506[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(loopHeight_reg_506[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(loopHeight_reg_506[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(loopHeight_reg_506[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(loopHeight_reg_506[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(loopHeight_reg_506[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(loopHeight_reg_506[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_506_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(loopHeight_reg_506[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9995555555555555)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[3] ),
        .I1(v_vcresampler_core_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(Q[0]),
        .I5(bPassThruVcr_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(CO),
        .I2(Q[1]),
        .I3(v_vcresampler_core_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \mOutPtr[3]_i_4 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(Q[0]),
        .I4(bPassThruVcr_c_empty_n),
        .I5(\mOutPtr_reg[3] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[3]_i_4__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr110_out_1));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I2(stream_out_420_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF4F7FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(bPassThru_read_reg_492),
        .I2(tmp_reg_534),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(stream_out_420_full_n),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4__0 
       (.I0(v_vcresampler_core_U0_stream_out_422_read),
        .I1(stream_out_422_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mpix_y_val_V_0_1_fu_96[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(cmp24_i_reg_525),
        .I4(icmp_ln1674_reg_543),
        .O(v_vcresampler_core_U0_stream_out_422_read));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[0]),
        .Q(or_ln174_1_i_fu_389_p4[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[1]),
        .Q(or_ln174_1_i_fu_389_p4[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[2]),
        .Q(or_ln174_1_i_fu_389_p4[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[3]),
        .Q(or_ln174_1_i_fu_389_p4[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[4]),
        .Q(or_ln174_1_i_fu_389_p4[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[5]),
        .Q(or_ln174_1_i_fu_389_p4[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[6]),
        .Q(or_ln174_1_i_fu_389_p4[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[7]),
        .Q(or_ln174_1_i_fu_389_p4[7]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[16]),
        .Q(pix_val_V_2_1_fu_92[0]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[17]),
        .Q(pix_val_V_2_1_fu_92[1]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[18]),
        .Q(pix_val_V_2_1_fu_92[2]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[19]),
        .Q(pix_val_V_2_1_fu_92[3]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[20]),
        .Q(pix_val_V_2_1_fu_92[4]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[21]),
        .Q(pix_val_V_2_1_fu_92[5]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[22]),
        .Q(pix_val_V_2_1_fu_92[6]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[23]),
        .Q(pix_val_V_2_1_fu_92[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hBBB0BB00)) 
    start_once_reg_i_1
       (.I0(CO),
        .I1(Q[1]),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_4),
        .Q(start_once_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_reg_534[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_10 
       (.I0(\y_reg_190_reg[14]_0 [9]),
        .O(\tmp_reg_534[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_11 
       (.I0(\y_reg_190_reg[14]_0 [8]),
        .O(\tmp_reg_534[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_12 
       (.I0(\y_reg_190_reg[14]_0 [7]),
        .O(\tmp_reg_534[0]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_13 
       (.I0(\y_reg_190_reg[14]_0 [6]),
        .O(\tmp_reg_534[0]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_14 
       (.I0(\y_reg_190_reg[14]_0 [5]),
        .O(\tmp_reg_534[0]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_15 
       (.I0(\y_reg_190_reg[14]_0 [4]),
        .O(\tmp_reg_534[0]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_4 
       (.I0(\y_reg_190_reg[14]_0 [14]),
        .O(\tmp_reg_534[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_5 
       (.I0(\y_reg_190_reg[14]_0 [13]),
        .O(\tmp_reg_534[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_6 
       (.I0(\y_reg_190_reg[14]_0 [12]),
        .O(\tmp_reg_534[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_8 
       (.I0(\y_reg_190_reg[14]_0 [11]),
        .O(\tmp_reg_534[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_534[0]_i_9 
       (.I0(\y_reg_190_reg[14]_0 [10]),
        .O(\tmp_reg_534[0]_i_9_n_4 ));
  FDRE \tmp_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_0_in),
        .Q(tmp_reg_534),
        .R(1'b0));
  CARRY4 \tmp_reg_534_reg[0]_i_2 
       (.CI(\tmp_reg_534_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_reg_534_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_reg_534_reg[0]_i_2_n_5 ,\tmp_reg_534_reg[0]_i_2_n_6 ,\tmp_reg_534_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\y_reg_190_reg[14]_0 [14:12]}),
        .O({p_0_in,\NLW_tmp_reg_534_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({1'b1,\tmp_reg_534[0]_i_4_n_4 ,\tmp_reg_534[0]_i_5_n_4 ,\tmp_reg_534[0]_i_6_n_4 }));
  CARRY4 \tmp_reg_534_reg[0]_i_3 
       (.CI(\tmp_reg_534_reg[0]_i_7_n_4 ),
        .CO({\tmp_reg_534_reg[0]_i_3_n_4 ,\tmp_reg_534_reg[0]_i_3_n_5 ,\tmp_reg_534_reg[0]_i_3_n_6 ,\tmp_reg_534_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI(\y_reg_190_reg[14]_0 [11:8]),
        .O(\NLW_tmp_reg_534_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_534[0]_i_8_n_4 ,\tmp_reg_534[0]_i_9_n_4 ,\tmp_reg_534[0]_i_10_n_4 ,\tmp_reg_534[0]_i_11_n_4 }));
  CARRY4 \tmp_reg_534_reg[0]_i_7 
       (.CI(\empty_reg_520_reg[0]_i_1_n_4 ),
        .CO({\tmp_reg_534_reg[0]_i_7_n_4 ,\tmp_reg_534_reg[0]_i_7_n_5 ,\tmp_reg_534_reg[0]_i_7_n_6 ,\tmp_reg_534_reg[0]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI(\y_reg_190_reg[14]_0 [7:4]),
        .O(\NLW_tmp_reg_534_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_534[0]_i_12_n_4 ,\tmp_reg_534[0]_i_13_n_4 ,\tmp_reg_534[0]_i_14_n_4 ,\tmp_reg_534[0]_i_15_n_4 }));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    \x_1_reg_201[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(icmp_ln1674_reg_543),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(x_1_reg_201));
  LUT4 #(
    .INIT(16'h8000)) 
    \x_1_reg_201[14]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(icmp_ln1674_reg_543),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\x_1_reg_201[14]_i_2_n_4 ));
  FDRE \x_1_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[0]),
        .Q(\x_1_reg_201_reg_n_4_[0] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[10] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[10]),
        .Q(\x_1_reg_201_reg_n_4_[10] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[11] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[11]),
        .Q(\x_1_reg_201_reg_n_4_[11] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[12] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[12]),
        .Q(\x_1_reg_201_reg_n_4_[12] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[13] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[13]),
        .Q(\x_1_reg_201_reg_n_4_[13] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[14] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[14]),
        .Q(\x_1_reg_201_reg_n_4_[14] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[1]),
        .Q(\x_1_reg_201_reg_n_4_[1] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[2]),
        .Q(\x_1_reg_201_reg_n_4_[2] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[3]),
        .Q(\x_1_reg_201_reg_n_4_[3] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[4]),
        .Q(\x_1_reg_201_reg_n_4_[4] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[5]),
        .Q(\x_1_reg_201_reg_n_4_[5] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[6]),
        .Q(\x_1_reg_201_reg_n_4_[6] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[7]),
        .Q(\x_1_reg_201_reg_n_4_[7] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[8]),
        .Q(\x_1_reg_201_reg_n_4_[8] ),
        .R(x_1_reg_201));
  FDRE \x_1_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(\x_1_reg_201[14]_i_2_n_4 ),
        .D(x_reg_538_reg[9]),
        .Q(\x_1_reg_201_reg_n_4_[9] ),
        .R(x_1_reg_201));
  LUT3 #(
    .INIT(8'h80)) 
    \x_reg_538[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .O(x_reg_5380));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[0]_i_3 
       (.I0(x_reg_538_reg[3]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[3] ),
        .O(\x_reg_538[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[0]_i_4 
       (.I0(x_reg_538_reg[2]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[2] ),
        .O(\x_reg_538[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[0]_i_5 
       (.I0(x_reg_538_reg[1]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[1] ),
        .O(\x_reg_538[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \x_reg_538[0]_i_6 
       (.I0(x_reg_538_reg[0]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[0] ),
        .O(\x_reg_538[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[12]_i_2 
       (.I0(x_reg_538_reg[14]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[14] ),
        .O(\x_reg_538[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[12]_i_3 
       (.I0(x_reg_538_reg[13]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[13] ),
        .O(\x_reg_538[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[12]_i_4 
       (.I0(x_reg_538_reg[12]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[12] ),
        .O(\x_reg_538[12]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[4]_i_2 
       (.I0(x_reg_538_reg[7]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[7] ),
        .O(\x_reg_538[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[4]_i_3 
       (.I0(x_reg_538_reg[6]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[6] ),
        .O(\x_reg_538[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[4]_i_4 
       (.I0(x_reg_538_reg[5]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[5] ),
        .O(\x_reg_538[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[4]_i_5 
       (.I0(x_reg_538_reg[4]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[4] ),
        .O(\x_reg_538[4]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[8]_i_2 
       (.I0(x_reg_538_reg[11]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[11] ),
        .O(\x_reg_538[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[8]_i_3 
       (.I0(x_reg_538_reg[10]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[10] ),
        .O(\x_reg_538[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[8]_i_4 
       (.I0(x_reg_538_reg[9]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[9] ),
        .O(\x_reg_538[8]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \x_reg_538[8]_i_5 
       (.I0(x_reg_538_reg[8]),
        .I1(icmp_ln1674_reg_543),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\x_1_reg_201_reg_n_4_[8] ),
        .O(\x_reg_538[8]_i_5_n_4 ));
  FDRE \x_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[0]_i_2_n_11 ),
        .Q(x_reg_538_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_538_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_538_reg[0]_i_2_n_4 ,\x_reg_538_reg[0]_i_2_n_5 ,\x_reg_538_reg[0]_i_2_n_6 ,\x_reg_538_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_reg_538_reg[0]_i_2_n_8 ,\x_reg_538_reg[0]_i_2_n_9 ,\x_reg_538_reg[0]_i_2_n_10 ,\x_reg_538_reg[0]_i_2_n_11 }),
        .S({\x_reg_538[0]_i_3_n_4 ,\x_reg_538[0]_i_4_n_4 ,\x_reg_538[0]_i_5_n_4 ,\x_reg_538[0]_i_6_n_4 }));
  FDRE \x_reg_538_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[8]_i_1_n_9 ),
        .Q(x_reg_538_reg[10]),
        .R(1'b0));
  FDRE \x_reg_538_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[8]_i_1_n_8 ),
        .Q(x_reg_538_reg[11]),
        .R(1'b0));
  FDRE \x_reg_538_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[12]_i_1_n_11 ),
        .Q(x_reg_538_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_538_reg[12]_i_1 
       (.CI(\x_reg_538_reg[8]_i_1_n_4 ),
        .CO({\NLW_x_reg_538_reg[12]_i_1_CO_UNCONNECTED [3:2],\x_reg_538_reg[12]_i_1_n_6 ,\x_reg_538_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_538_reg[12]_i_1_O_UNCONNECTED [3],\x_reg_538_reg[12]_i_1_n_9 ,\x_reg_538_reg[12]_i_1_n_10 ,\x_reg_538_reg[12]_i_1_n_11 }),
        .S({1'b0,\x_reg_538[12]_i_2_n_4 ,\x_reg_538[12]_i_3_n_4 ,\x_reg_538[12]_i_4_n_4 }));
  FDRE \x_reg_538_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[12]_i_1_n_10 ),
        .Q(x_reg_538_reg[13]),
        .R(1'b0));
  FDRE \x_reg_538_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[12]_i_1_n_9 ),
        .Q(x_reg_538_reg[14]),
        .R(1'b0));
  FDRE \x_reg_538_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[0]_i_2_n_10 ),
        .Q(x_reg_538_reg[1]),
        .R(1'b0));
  FDRE \x_reg_538_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[0]_i_2_n_9 ),
        .Q(x_reg_538_reg[2]),
        .R(1'b0));
  FDRE \x_reg_538_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[0]_i_2_n_8 ),
        .Q(x_reg_538_reg[3]),
        .R(1'b0));
  FDRE \x_reg_538_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[4]_i_1_n_11 ),
        .Q(x_reg_538_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_538_reg[4]_i_1 
       (.CI(\x_reg_538_reg[0]_i_2_n_4 ),
        .CO({\x_reg_538_reg[4]_i_1_n_4 ,\x_reg_538_reg[4]_i_1_n_5 ,\x_reg_538_reg[4]_i_1_n_6 ,\x_reg_538_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_538_reg[4]_i_1_n_8 ,\x_reg_538_reg[4]_i_1_n_9 ,\x_reg_538_reg[4]_i_1_n_10 ,\x_reg_538_reg[4]_i_1_n_11 }),
        .S({\x_reg_538[4]_i_2_n_4 ,\x_reg_538[4]_i_3_n_4 ,\x_reg_538[4]_i_4_n_4 ,\x_reg_538[4]_i_5_n_4 }));
  FDRE \x_reg_538_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[4]_i_1_n_10 ),
        .Q(x_reg_538_reg[5]),
        .R(1'b0));
  FDRE \x_reg_538_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[4]_i_1_n_9 ),
        .Q(x_reg_538_reg[6]),
        .R(1'b0));
  FDRE \x_reg_538_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[4]_i_1_n_8 ),
        .Q(x_reg_538_reg[7]),
        .R(1'b0));
  FDRE \x_reg_538_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[8]_i_1_n_11 ),
        .Q(x_reg_538_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_reg_538_reg[8]_i_1 
       (.CI(\x_reg_538_reg[4]_i_1_n_4 ),
        .CO({\x_reg_538_reg[8]_i_1_n_4 ,\x_reg_538_reg[8]_i_1_n_5 ,\x_reg_538_reg[8]_i_1_n_6 ,\x_reg_538_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_reg_538_reg[8]_i_1_n_8 ,\x_reg_538_reg[8]_i_1_n_9 ,\x_reg_538_reg[8]_i_1_n_10 ,\x_reg_538_reg[8]_i_1_n_11 }),
        .S({\x_reg_538[8]_i_2_n_4 ,\x_reg_538[8]_i_3_n_4 ,\x_reg_538[8]_i_4_n_4 ,\x_reg_538[8]_i_5_n_4 }));
  FDRE \x_reg_538_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_5380),
        .D(\x_reg_538_reg[8]_i_1_n_10 ),
        .Q(x_reg_538_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_511[0]_i_1 
       (.I0(\y_reg_190_reg[14]_0 [0]),
        .O(y_1_fu_239_p2[0]));
  FDRE \y_1_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[0]),
        .Q(y_1_reg_511[0]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[10]),
        .Q(y_1_reg_511[10]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[11]),
        .Q(y_1_reg_511[11]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[12]),
        .Q(y_1_reg_511[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_1_reg_511_reg[12]_i_1 
       (.CI(\y_1_reg_511_reg[8]_i_1_n_4 ),
        .CO({\y_1_reg_511_reg[12]_i_1_n_4 ,\y_1_reg_511_reg[12]_i_1_n_5 ,\y_1_reg_511_reg[12]_i_1_n_6 ,\y_1_reg_511_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_1_fu_239_p2[12:9]),
        .S(\y_reg_190_reg[14]_0 [12:9]));
  FDRE \y_1_reg_511_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[13]),
        .Q(y_1_reg_511[13]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[14]),
        .Q(y_1_reg_511[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_1_reg_511_reg[14]_i_1 
       (.CI(\y_1_reg_511_reg[12]_i_1_n_4 ),
        .CO({\NLW_y_1_reg_511_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_1_reg_511_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_reg_511_reg[14]_i_1_O_UNCONNECTED [3:2],y_1_fu_239_p2[14:13]}),
        .S({1'b0,1'b0,\y_reg_190_reg[14]_0 [14:13]}));
  FDRE \y_1_reg_511_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[1]),
        .Q(y_1_reg_511[1]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[2]),
        .Q(y_1_reg_511[2]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[3]),
        .Q(y_1_reg_511[3]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[4]),
        .Q(y_1_reg_511[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_1_reg_511_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_1_reg_511_reg[4]_i_1_n_4 ,\y_1_reg_511_reg[4]_i_1_n_5 ,\y_1_reg_511_reg[4]_i_1_n_6 ,\y_1_reg_511_reg[4]_i_1_n_7 }),
        .CYINIT(\y_reg_190_reg[14]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_1_fu_239_p2[4:1]),
        .S(\y_reg_190_reg[14]_0 [4:1]));
  FDRE \y_1_reg_511_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[5]),
        .Q(y_1_reg_511[5]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[6]),
        .Q(y_1_reg_511[6]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[7]),
        .Q(y_1_reg_511[7]),
        .R(1'b0));
  FDRE \y_1_reg_511_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[8]),
        .Q(y_1_reg_511[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_1_reg_511_reg[8]_i_1 
       (.CI(\y_1_reg_511_reg[4]_i_1_n_4 ),
        .CO({\y_1_reg_511_reg[8]_i_1_n_4 ,\y_1_reg_511_reg[8]_i_1_n_5 ,\y_1_reg_511_reg[8]_i_1_n_6 ,\y_1_reg_511_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_1_fu_239_p2[8:5]),
        .S(\y_reg_190_reg[14]_0 [8:5]));
  FDRE \y_1_reg_511_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_239_p2[9]),
        .Q(y_1_reg_511[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A8000000)) 
    \y_reg_190[14]_i_1 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(bPassThruVcr_c_empty_n),
        .I4(Q[0]),
        .I5(ap_CS_fsm_state7),
        .O(y_reg_190));
  FDRE \y_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[0]),
        .Q(\y_reg_190_reg[14]_0 [0]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[10]),
        .Q(\y_reg_190_reg[14]_0 [10]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[11]),
        .Q(\y_reg_190_reg[14]_0 [11]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[12]),
        .Q(\y_reg_190_reg[14]_0 [12]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[13]),
        .Q(\y_reg_190_reg[14]_0 [13]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[14]),
        .Q(\y_reg_190_reg[14]_0 [14]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[1]),
        .Q(\y_reg_190_reg[14]_0 [1]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[2]),
        .Q(\y_reg_190_reg[14]_0 [2]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[3]),
        .Q(\y_reg_190_reg[14]_0 [3]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[4]),
        .Q(\y_reg_190_reg[14]_0 [4]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[5]),
        .Q(\y_reg_190_reg[14]_0 [5]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[6]),
        .Q(\y_reg_190_reg[14]_0 [6]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[7]),
        .Q(\y_reg_190_reg[14]_0 [7]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[8]),
        .Q(\y_reg_190_reg[14]_0 [8]),
        .R(y_reg_190));
  FDRE \y_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_511[9]),
        .Q(\y_reg_190_reg[14]_0 [9]),
        .R(y_reg_190));
  FDRE \zext_ln1669_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln1669_fu_223_p2),
        .Q(zext_ln1669_reg_501_reg),
        .R(1'b0));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0
   (D,
    WEA,
    ap_block_pp0_stage0_subdone,
    DIADI,
    ram_reg,
    ap_clk,
    p_27_in,
    Q,
    ram_reg_0,
    ram_reg_1,
    stream_out_422_empty_n,
    ram_reg_2,
    icmp_ln1674_reg_543,
    cmp24_i_reg_525,
    stream_out_420_full_n,
    ap_enable_reg_pp0_iter2,
    bPassThru_read_reg_492,
    tmp_reg_534,
    ram_reg_i_2__0,
    cmp73_i_reg_529,
    icmp_ln1674_reg_543_pp0_iter1_reg);
  output [7:0]D;
  output [0:0]WEA;
  output ap_block_pp0_stage0_subdone;
  output [7:0]DIADI;
  output [8:0]ram_reg;
  input ap_clk;
  input p_27_in;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input stream_out_422_empty_n;
  input ram_reg_2;
  input icmp_ln1674_reg_543;
  input cmp24_i_reg_525;
  input stream_out_420_full_n;
  input ap_enable_reg_pp0_iter2;
  input bPassThru_read_reg_492;
  input tmp_reg_534;
  input ram_reg_i_2__0;
  input cmp73_i_reg_529;
  input icmp_ln1674_reg_543_pp0_iter1_reg;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire cmp24_i_reg_525;
  wire cmp73_i_reg_529;
  wire icmp_ln1674_reg_543;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire p_27_in;
  wire [8:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_2__0;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_534;

  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_7 bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .cmp24_i_reg_525(cmp24_i_reg_525),
        .cmp73_i_reg_529(cmp73_i_reg_529),
        .icmp_ln1674_reg_543(icmp_ln1674_reg_543),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .p_27_in(p_27_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_i_2__0_0(ram_reg_i_2__0),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .tmp_reg_534(tmp_reg_534));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_6
   (p_27_in,
    in,
    ap_clk,
    WEA,
    Q,
    ram_reg,
    DIADI,
    ap_block_pp0_stage0_subdone,
    ram_reg_0,
    ram_reg_1,
    empty_reg_520,
    bPassThru_read_reg_492,
    \SRL_SIG_reg[15][15]_srl16 ,
    tmp_reg_534,
    \SRL_SIG_reg[15][15]_srl16_0 ,
    \SRL_SIG_reg[15][14]_srl16_i_2 ,
    \SRL_SIG_reg[15][14]_srl16_i_2_0 ,
    S,
    icmp_ln1674_reg_543_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2);
  output p_27_in;
  output [7:0]in;
  input ap_clk;
  input [0:0]WEA;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]DIADI;
  input ap_block_pp0_stage0_subdone;
  input ram_reg_0;
  input [0:0]ram_reg_1;
  input empty_reg_520;
  input bPassThru_read_reg_492;
  input \SRL_SIG_reg[15][15]_srl16 ;
  input tmp_reg_534;
  input [7:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  input [8:0]\SRL_SIG_reg[15][14]_srl16_i_2 ;
  input [7:0]\SRL_SIG_reg[15][14]_srl16_i_2_0 ;
  input [0:0]S;
  input icmp_ln1674_reg_543_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;

  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[15][14]_srl16_i_2 ;
  wire [7:0]\SRL_SIG_reg[15][14]_srl16_i_2_0 ;
  wire \SRL_SIG_reg[15][15]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire empty_reg_520;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire [7:0]in;
  wire p_27_in;
  wire [10:0]ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire tmp_reg_534;

  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U
       (.DIADI(DIADI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[15][14]_srl16_i_2_0 (\SRL_SIG_reg[15][14]_srl16_i_2 ),
        .\SRL_SIG_reg[15][14]_srl16_i_2_1 (\SRL_SIG_reg[15][14]_srl16_i_2_0 ),
        .\SRL_SIG_reg[15][15]_srl16 (\SRL_SIG_reg[15][15]_srl16 ),
        .\SRL_SIG_reg[15][15]_srl16_0 (\SRL_SIG_reg[15][15]_srl16_0 ),
        .WEA(WEA),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .empty_reg_520(empty_reg_520),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .in(in),
        .p_27_in(p_27_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_reg_534(tmp_reg_534));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram
   (p_27_in,
    in,
    ap_clk,
    WEA,
    Q,
    ram_reg_0,
    DIADI,
    ap_block_pp0_stage0_subdone,
    ram_reg_1,
    ram_reg_2,
    empty_reg_520,
    bPassThru_read_reg_492,
    \SRL_SIG_reg[15][15]_srl16 ,
    tmp_reg_534,
    \SRL_SIG_reg[15][15]_srl16_0 ,
    \SRL_SIG_reg[15][14]_srl16_i_2_0 ,
    \SRL_SIG_reg[15][14]_srl16_i_2_1 ,
    S,
    icmp_ln1674_reg_543_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2);
  output p_27_in;
  output [7:0]in;
  input ap_clk;
  input [0:0]WEA;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]DIADI;
  input ap_block_pp0_stage0_subdone;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input empty_reg_520;
  input bPassThru_read_reg_492;
  input \SRL_SIG_reg[15][15]_srl16 ;
  input tmp_reg_534;
  input [7:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  input [8:0]\SRL_SIG_reg[15][14]_srl16_i_2_0 ;
  input [7:0]\SRL_SIG_reg[15][14]_srl16_i_2_1 ;
  input [0:0]S;
  input icmp_ln1674_reg_543_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;

  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]S;
  wire \SRL_SIG_reg[15][10]_srl16_i_10_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_6 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_7 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_4_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_5_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_6_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_7_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_8_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_9_n_4 ;
  wire [8:0]\SRL_SIG_reg[15][14]_srl16_i_2_0 ;
  wire [7:0]\SRL_SIG_reg[15][14]_srl16_i_2_1 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_2_n_7 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_3_n_4 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_5_n_4 ;
  wire \SRL_SIG_reg[15][15]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_6 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_7 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_4_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_5_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_6_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_7_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_8_n_4 ;
  wire [0:0]WEA;
  wire [9:2]add_ln1346_2_fu_423_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire empty_reg_520;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire [7:0]in;
  wire [7:0]linebuf_c_val_V_1_load_reg_569;
  wire p_27_in;
  wire [10:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_i_1__0_n_4;
  wire tmp_reg_534;
  wire [3:1]\NLW_SRL_SIG_reg[15][14]_srl16_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[15][14]_srl16_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_SRL_SIG_reg[15][8]_srl16_i_2__0_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_10 
       (.I0(linebuf_c_val_V_1_load_reg_569[4]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [4]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [3]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_6_n_4 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[4]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [2]),
        .O(in[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][10]_srl16_i_2 
       (.CI(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_4 ),
        .CO({\SRL_SIG_reg[15][10]_srl16_i_2_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_2_n_5 ,\SRL_SIG_reg[15][10]_srl16_i_2_n_6 ,\SRL_SIG_reg[15][10]_srl16_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG_reg[15][10]_srl16_i_3_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_4_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_5_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_6_n_4 }),
        .O(add_ln1346_2_fu_423_p2[7:4]),
        .S({\SRL_SIG_reg[15][10]_srl16_i_7_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_8_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_9_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_10_n_4 }));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_3 
       (.I0(linebuf_c_val_V_1_load_reg_569[6]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [6]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [5]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_3_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_4 
       (.I0(linebuf_c_val_V_1_load_reg_569[5]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [5]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [4]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_4_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_5 
       (.I0(linebuf_c_val_V_1_load_reg_569[4]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [4]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [3]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_5_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_6 
       (.I0(linebuf_c_val_V_1_load_reg_569[3]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [3]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [2]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_7 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_3_n_4 ),
        .I1(linebuf_c_val_V_1_load_reg_569[7]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_0 [7]),
        .I3(\SRL_SIG_reg[15][14]_srl16_i_2_1 [6]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_7_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_8 
       (.I0(linebuf_c_val_V_1_load_reg_569[6]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [6]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [5]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_4_n_4 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_8_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_9 
       (.I0(linebuf_c_val_V_1_load_reg_569[5]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [5]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [4]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_5_n_4 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[5]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[6]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[7]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[8]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [6]),
        .O(in[6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][14]_srl16_i_2 
       (.CI(\SRL_SIG_reg[15][10]_srl16_i_2_n_4 ),
        .CO({\NLW_SRL_SIG_reg[15][14]_srl16_i_2_CO_UNCONNECTED [3:1],\SRL_SIG_reg[15][14]_srl16_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\SRL_SIG_reg[15][14]_srl16_i_3_n_4 }),
        .O({\NLW_SRL_SIG_reg[15][14]_srl16_i_2_O_UNCONNECTED [3:2],add_ln1346_2_fu_423_p2[9:8]}),
        .S({1'b0,1'b0,S,\SRL_SIG_reg[15][14]_srl16_i_5_n_4 }));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][14]_srl16_i_3 
       (.I0(linebuf_c_val_V_1_load_reg_569[7]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [7]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [6]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SRL_SIG_reg[15][14]_srl16_i_5 
       (.I0(\SRL_SIG_reg[15][14]_srl16_i_2_1 [6]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [7]),
        .I2(linebuf_c_val_V_1_load_reg_569[7]),
        .I3(\SRL_SIG_reg[15][14]_srl16_i_2_0 [8]),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_2_1 [7]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[9]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [7]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[2]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [0]),
        .O(in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][8]_srl16_i_2__0 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[15][8]_srl16_i_2__0_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ,\SRL_SIG_reg[15][8]_srl16_i_2__0_n_6 ,\SRL_SIG_reg[15][8]_srl16_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG_reg[15][8]_srl16_i_3_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_4_n_4 ,\SRL_SIG_reg[15][14]_srl16_i_2_0 [1:0]}),
        .O({add_ln1346_2_fu_423_p2[3:2],\NLW_SRL_SIG_reg[15][8]_srl16_i_2__0_O_UNCONNECTED [1:0]}),
        .S({\SRL_SIG_reg[15][8]_srl16_i_5_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_6_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_7_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_8_n_4 }));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][8]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][14]_srl16_i_2_0 [2]),
        .I1(linebuf_c_val_V_1_load_reg_569[2]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG_reg[15][8]_srl16_i_4 
       (.I0(\SRL_SIG_reg[15][14]_srl16_i_2_0 [2]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_1 [1]),
        .I2(linebuf_c_val_V_1_load_reg_569[2]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_4_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][8]_srl16_i_5 
       (.I0(linebuf_c_val_V_1_load_reg_569[3]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_0 [3]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [2]),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_3_n_4 ),
        .O(\SRL_SIG_reg[15][8]_srl16_i_5_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \SRL_SIG_reg[15][8]_srl16_i_6 
       (.I0(\SRL_SIG_reg[15][14]_srl16_i_2_0 [2]),
        .I1(linebuf_c_val_V_1_load_reg_569[2]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_1 [1]),
        .I3(linebuf_c_val_V_1_load_reg_569[1]),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_2_1 [0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG_reg[15][8]_srl16_i_7 
       (.I0(linebuf_c_val_V_1_load_reg_569[1]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_1 [0]),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_2_0 [1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_8 
       (.I0(\SRL_SIG_reg[15][14]_srl16_i_2_0 [0]),
        .I1(linebuf_c_val_V_1_load_reg_569[0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(add_ln1346_2_fu_423_p2[3]),
        .I1(empty_reg_520),
        .I2(bPassThru_read_reg_492),
        .I3(\SRL_SIG_reg[15][15]_srl16 ),
        .I4(tmp_reg_534),
        .I5(\SRL_SIG_reg[15][15]_srl16_0 [1]),
        .O(in[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_1_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],linebuf_c_val_V_1_load_reg_569}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(p_27_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(ram_reg_i_1__0_n_4),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_1__0
       (.I0(icmp_ln1674_reg_543_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(empty_reg_520),
        .O(ram_reg_i_1__0_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(p_27_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram" *) 
module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_7
   (D,
    WEA,
    ap_block_pp0_stage0_subdone,
    DIADI,
    ram_reg_0,
    ap_clk,
    p_27_in,
    Q,
    ram_reg_1,
    ram_reg_2,
    stream_out_422_empty_n,
    ram_reg_3,
    icmp_ln1674_reg_543,
    cmp24_i_reg_525,
    stream_out_420_full_n,
    ap_enable_reg_pp0_iter2,
    bPassThru_read_reg_492,
    tmp_reg_534,
    ram_reg_i_2__0_0,
    cmp73_i_reg_529,
    icmp_ln1674_reg_543_pp0_iter1_reg);
  output [7:0]D;
  output [0:0]WEA;
  output ap_block_pp0_stage0_subdone;
  output [7:0]DIADI;
  output [8:0]ram_reg_0;
  input ap_clk;
  input p_27_in;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input stream_out_422_empty_n;
  input ram_reg_3;
  input icmp_ln1674_reg_543;
  input cmp24_i_reg_525;
  input stream_out_420_full_n;
  input ap_enable_reg_pp0_iter2;
  input bPassThru_read_reg_492;
  input tmp_reg_534;
  input ram_reg_i_2__0_0;
  input cmp73_i_reg_529;
  input icmp_ln1674_reg_543_pp0_iter1_reg;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire \add_ln1346_1_reg_574[3]_i_2_n_4 ;
  wire \add_ln1346_1_reg_574[4]_i_2_n_4 ;
  wire \add_ln1346_1_reg_574[5]_i_2_n_4 ;
  wire \add_ln1346_1_reg_574[8]_i_3_n_4 ;
  wire \add_ln1346_1_reg_574[8]_i_4_n_4 ;
  wire \add_ln1346_1_reg_574[8]_i_5_n_4 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire cmp24_i_reg_525;
  wire cmp73_i_reg_529;
  wire icmp_ln1674_reg_543;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire p_27_in;
  wire [8:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_1__1_n_4;
  wire ram_reg_i_2__0_0;
  wire ram_reg_i_3_n_4;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_534;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1346_1_reg_574[0]_i_1 
       (.I0(ram_reg_2[0]),
        .I1(cmp24_i_reg_525),
        .I2(D[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln1346_1_reg_574[1]_i_1 
       (.I0(D[1]),
        .I1(cmp24_i_reg_525),
        .I2(ram_reg_2[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln1346_1_reg_574[2]_i_1 
       (.I0(D[1]),
        .I1(ram_reg_2[1]),
        .I2(D[2]),
        .I3(cmp24_i_reg_525),
        .I4(ram_reg_2[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln1346_1_reg_574[3]_i_1 
       (.I0(ram_reg_2[2]),
        .I1(D[2]),
        .I2(\add_ln1346_1_reg_574[3]_i_2_n_4 ),
        .I3(D[3]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1346_1_reg_574[3]_i_2 
       (.I0(ram_reg_2[1]),
        .I1(cmp24_i_reg_525),
        .I2(D[1]),
        .O(\add_ln1346_1_reg_574[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln1346_1_reg_574[4]_i_1 
       (.I0(ram_reg_2[3]),
        .I1(D[3]),
        .I2(\add_ln1346_1_reg_574[4]_i_2_n_4 ),
        .I3(D[4]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln1346_1_reg_574[4]_i_2 
       (.I0(D[1]),
        .I1(ram_reg_2[1]),
        .I2(D[2]),
        .I3(cmp24_i_reg_525),
        .I4(ram_reg_2[2]),
        .O(\add_ln1346_1_reg_574[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln1346_1_reg_574[5]_i_1 
       (.I0(ram_reg_2[4]),
        .I1(D[4]),
        .I2(\add_ln1346_1_reg_574[5]_i_2_n_4 ),
        .I3(D[5]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln1346_1_reg_574[5]_i_2 
       (.I0(ram_reg_2[2]),
        .I1(D[2]),
        .I2(\add_ln1346_1_reg_574[3]_i_2_n_4 ),
        .I3(D[3]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[3]),
        .O(\add_ln1346_1_reg_574[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln1346_1_reg_574[6]_i_1 
       (.I0(ram_reg_2[5]),
        .I1(D[5]),
        .I2(\add_ln1346_1_reg_574[8]_i_4_n_4 ),
        .I3(D[6]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \add_ln1346_1_reg_574[7]_i_1 
       (.I0(\add_ln1346_1_reg_574[8]_i_3_n_4 ),
        .I1(\add_ln1346_1_reg_574[8]_i_4_n_4 ),
        .I2(D[5]),
        .I3(cmp24_i_reg_525),
        .I4(ram_reg_2[5]),
        .I5(\add_ln1346_1_reg_574[8]_i_5_n_4 ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \add_ln1346_1_reg_574[8]_i_2 
       (.I0(\add_ln1346_1_reg_574[8]_i_3_n_4 ),
        .I1(\add_ln1346_1_reg_574[8]_i_4_n_4 ),
        .I2(D[5]),
        .I3(cmp24_i_reg_525),
        .I4(ram_reg_2[5]),
        .I5(\add_ln1346_1_reg_574[8]_i_5_n_4 ),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1346_1_reg_574[8]_i_3 
       (.I0(ram_reg_2[6]),
        .I1(cmp24_i_reg_525),
        .I2(D[6]),
        .O(\add_ln1346_1_reg_574[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln1346_1_reg_574[8]_i_4 
       (.I0(ram_reg_2[3]),
        .I1(D[3]),
        .I2(\add_ln1346_1_reg_574[4]_i_2_n_4 ),
        .I3(D[4]),
        .I4(cmp24_i_reg_525),
        .I5(ram_reg_2[4]),
        .O(\add_ln1346_1_reg_574[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1346_1_reg_574[8]_i_5 
       (.I0(ram_reg_2[7]),
        .I1(cmp24_i_reg_525),
        .I2(D[7]),
        .O(\add_ln1346_1_reg_574[8]_i_5_n_4 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_i_1__1_n_4),
        .ENBWREN(p_27_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_1__1
       (.I0(icmp_ln1674_reg_543_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(cmp24_i_reg_525),
        .O(ram_reg_i_1__1_n_4));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFF0000)) 
    ram_reg_i_2__0
       (.I0(stream_out_422_empty_n),
        .I1(ram_reg_3),
        .I2(icmp_ln1674_reg_543),
        .I3(cmp24_i_reg_525),
        .I4(ram_reg_i_3_n_4),
        .I5(stream_out_420_full_n),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_2__1
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[7]),
        .I2(cmp24_i_reg_525),
        .I3(D[7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(bPassThru_read_reg_492),
        .I2(tmp_reg_534),
        .I3(ram_reg_i_2__0_0),
        .O(ram_reg_i_3_n_4));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_3__0
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[6]),
        .I2(cmp24_i_reg_525),
        .I3(D[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .O(WEA));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_4
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[5]),
        .I2(cmp24_i_reg_525),
        .I3(D[5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_5
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[4]),
        .I2(cmp24_i_reg_525),
        .I3(D[4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_6
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[3]),
        .I2(cmp24_i_reg_525),
        .I3(D[3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_7
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[2]),
        .I2(cmp24_i_reg_525),
        .I3(D[2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_8
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[1]),
        .I2(cmp24_i_reg_525),
        .I3(D[1]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_9
       (.I0(cmp73_i_reg_529),
        .I1(ram_reg_2[0]),
        .I2(cmp24_i_reg_525),
        .I3(D[0]),
        .O(DIADI[0]));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0
   (E,
    in,
    ap_clk,
    Q,
    ram_reg,
    icmp_ln1674_reg_543_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2,
    bPassThru_read_reg_492,
    \SRL_SIG_reg[15][7]_srl16 ,
    tmp_reg_534);
  output [0:0]E;
  output [7:0]in;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg;
  input icmp_ln1674_reg_543_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2;
  input bPassThru_read_reg_492;
  input \SRL_SIG_reg[15][7]_srl16 ;
  input tmp_reg_534;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][7]_srl16 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire [7:0]in;
  wire [7:0]ram_reg;
  wire tmp_reg_534;

  bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[15][7]_srl16 (\SRL_SIG_reg[15][7]_srl16 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .bPassThru_read_reg_492(bPassThru_read_reg_492),
        .icmp_ln1674_reg_543_pp0_iter1_reg(icmp_ln1674_reg_543_pp0_iter1_reg),
        .in(in),
        .ram_reg_0(ram_reg),
        .tmp_reg_534(tmp_reg_534));
endmodule

module bd_0837_hsc_0_bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
   (E,
    in,
    ap_clk,
    Q,
    ram_reg_0,
    icmp_ln1674_reg_543_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2,
    bPassThru_read_reg_492,
    \SRL_SIG_reg[15][7]_srl16 ,
    tmp_reg_534);
  output [0:0]E;
  output [7:0]in;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_0;
  input icmp_ln1674_reg_543_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2;
  input bPassThru_read_reg_492;
  input \SRL_SIG_reg[15][7]_srl16 ;
  input tmp_reg_534;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][7]_srl16 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire bPassThru_read_reg_492;
  wire icmp_ln1674_reg_543_pp0_iter1_reg;
  wire [7:0]in;
  wire [7:0]linebuf_y_val_V_0_q0;
  wire [7:0]ram_reg_0;
  wire tmp_reg_534;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(linebuf_y_val_V_0_q0[0]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[1]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[2]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[3]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[4]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[5]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[6]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(linebuf_y_val_V_0_q0[7]),
        .I1(bPassThru_read_reg_492),
        .I2(\SRL_SIG_reg[15][7]_srl16 ),
        .I3(tmp_reg_534),
        .I4(ram_reg_0[7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],linebuf_y_val_V_0_q0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1
       (.I0(icmp_ln1674_reg_543_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(E));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
