[var]
LEF_STD             = */SC/*/lef/**/{{lib_name}}.lef
GDS_STD             = */SC/*/gds/**/{{lib_name}}.gds
NDM_STD             = */SC/*/ndm/**/{{lib_name}}.ndm
MW_STD              = */SC/*/milkyway/**/frame_only*/
CDL_STD             = */SC/*/spice/**/{{lib_name}}*.spi, */SC/*/spice/**/{{lib_name}}*.cdl 

LEF_MEM             = */MEM/*{{MEM_LIST}}.plef
GDS_MEM             = */MEM/*{{MEM_LIST}}.gds
NDM_MEM             = */MEM/*.ndm
MW_MEM              = */MEM/*/milkyway/*
CDL_MEM             = */MEM/*{{MEM_LIST}}.spi, */MEM/*{{MEM_LIST}}.cdl, */MEM/*{{MEM_LIST}}.cir

LEF_IP              = */IP/*.lef
GDS_IP              = */IP/*.gds
NDM_IP              = */IP/*.ndm
MW_IP               = */IP/*/milkyway/*
CDL_IP              = */IP/*.spi, */IP/*.cdl, */IP/*.cir

LEF_IO              = */IO/*.lef
GDS_IO              = */IO/*.gds
NDM_IO              = */IO/*.ndm
MW_IO               = */IO/*/milkyway/*
CDL_IO              = */IO/*.spi, */IO/*.cdl, */IO/*.cir

#####################################
# TT0P9V lib corner condition       #
# tt: 0.75v , ss: 0.675v ff: 0.825v #
#####################################
## standard cell library
DB_STD_TT0P75V_WC           =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WC}}.db
DB_STD_TT0P75V_WCL          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WCL}}.db
DB_STD_TT0P75V_WCZ          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WCZ}}.db
DB_STD_TT0P75V_ML           =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_ML}}.db
DB_STD_TT0P75V_LT           =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_LT}}.db
DB_STD_TT0P75V_LTZ          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_LTZ}}.db
DB_STD_TT0P75V_TT25         =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_TT25}}.db
DB_STD_TT0P75V_TT85         =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_TT85}}.db
LIB_STD_TT0P75V_WC          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WC}}.lib
LIB_STD_TT0P75V_WCL         =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WCL}}.lib
LIB_STD_TT0P75V_WCZ         =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_WCZ}}.lib
LIB_STD_TT0P75V_ML          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_ML}}.lib
LIB_STD_TT0P75V_LT          =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_LT}}.lib
LIB_STD_TT0P75V_LTZ         =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_LTZ}}.lib
LIB_STD_TT0P75V_TT25        =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_TT25}}.lib
LIB_STD_TT0P75V_TT85        =  */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P75V_TT85}}.lib
APL_STD_TT0P75V_WC          = */SC/*{{TT0P75V_WC}}*.cdev, */SC/*{{TT0P75V_WC}}*.spiprof, */SC/*{{TT0P75V_WC}}*.pwcdev
APL_STD_TT0P75V_WCL         = */SC/*{{TT0P75V_WCL}}*.cdev,  */SC/*{{TT0P75V_WCL}}*.spiprof,  */SC/*{{TT0P75V_WCL}}*.pwcdev
APL_STD_TT0P75V_WCZ         = */SC/*{{TT0P75V_WCZ}}*.cdev,  */SC/*{{TT0P75V_WCZ}}*.spiprof,   */SC/*{{TT0P75V_WCZ}}*.pwcdev
APL_STD_TT0P75V_ML          = */SC/*{{TT0P75V_ML}}*.cdev,  */SC/*{{TT0P75V_ML}}*.spiprof,  */SC/*{{TT0P75V_ML}}*.pwcdev
APL_STD_TT0P75V_LT          = */SC/*{{TT0P75V_LT}}*.cdev,  */SC/*{{TT0P75V_LT}}*.spiprof,  */SC/*{{TT0P75V_LT}}*.pwcdev
APL_STD_TT0P75V_LTZ         = */SC/*{{TT0P75V_LTZ}}*.cdev,   */SC/*{{TT0P75V_LTZ}}*.spiprof,   */SC/*{{TT0P75V_LTZ}}*.pwcdev
APL_STD_TT0P75V_TT25        = */SC/*{{TT0P75V_TT25}}*.cdev,  */SC/*{{TT0P75V_TT25}}*.spiprof,  */SC/*{{TT0P75V_TT25}}*.pwcdev
APL_STD_TT0P75V_TT85        = */SC/*{{TT0P75V_TT85}}*.cdev,  */SC/*{{TT0P75V_TT85}}*.spiprof,  */SC/*{{TT0P75V_TT85}}*.pwcdev
## ccs aocvm
AOCV_TT0P75V_WC_SETUP       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WC}}/{{TT0P75V_WC}}_setup*_ccs.aocvm                 
AOCV_TT0P75V_WC_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WC}}/*{{TT0P75V_WC}}_hold*_ccs.aocvm                  
AOCV_TT0P75V_WCL_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WCL}}/*{{TT0P75V_WCL}}_setup*_ccs.aocvm                 
AOCV_TT0P75V_WCL_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WCL}}/*{{TT0P75V_WCL}}_hold*_ccs.aocvm                 
AOCV_TT0P75V_WCZ_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WCZ}}/*{{TT0P75V_WCZ}}_setup*_ccs.aocvm                
AOCV_TT0P75V_WCZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_WCZ}}/*{{TT0P75V_WCZ}}_hold*_ccs.aocvm                 
AOCV_TT0P75V_ML_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_ML}}/*{{TT0P75V_ML}}_hold*_ccs.aocvm                
AOCV_TT0P75V_LT_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_LT}}/*{{TT0P75V_LT}}_hold*_ccs.aocvm                 
AOCV_TT0P75V_LTZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_LTZ}}/*{{TT0P75V_LTZ}}_hold*_ccs.aocvm                 
AOCV_TT0P75V_TT25_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_TT25}}/*{{TT0P75V_TT25}}_setup*_ccs.aocvm                 
AOCV_TT0P75V_TT25_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_TT25}}/*{{TT0P75V_TT25}}_hold*_ccs.aocvm                 
AOCV_TT0P75V_TT85_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_TT85}}/*{{TT0P75V_TT85}}_setup*_ccs.aocvm                 
AOCV_TT0P75V_TT85_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P75V_TT85}}/*{{TT0P75V_TT85}}_hold*_ccs.aocvm   
## pocv
POCV_TT0P75V_WC             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_WC}}_sp.pocvm                 
POCV_TT0P75V_WCL            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_WCL}}_sp.pocvm                 
POCV_TT0P75V_WCZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_WCZ}}_sp.pocvm                
POCV_TT0P75V_ML             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_ML}}_sp.pocvm                
POCV_TT0P75V_LT             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_LT}}_sp.pocvm                 
POCV_TT0P75V_LTZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_LTZ}}_sp.pocvm                 
POCV_TT0P75V_TT25           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_TT25}}_sp.pocvm                 
POCV_TT0P75V_TT85           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P75V_TT85}}_sp.pocvm   
##memory library
DB_MEM_TT0P75V_WC           = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WC}}/*.db
DB_MEM_TT0P75V_WCL          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WCL}}/*.db
DB_MEM_TT0P75V_WCZ          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WCZ}}/*.db
DB_MEM_TT0P75V_ML           = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_ML}}/*.db
DB_MEM_TT0P75V_LT           = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_LT}}/*.db
DB_MEM_TT0P75V_LTZ          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_LTZ}}/*.db
DB_MEM_TT0P75V_TT25         = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_TT25}}/*.db
DB_MEM_TT0P75V_TT85         = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_TT85}}/*.db
LIB_MEM_TT0P75V_WC          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WC}}/*.lib
LIB_MEM_TT0P75V_WCL         = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WCL}}/*.lib
LIB_MEM_TT0P75V_WCZ         = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_WCZ}}/*.lib
LIB_MEM_TT0P75V_ML          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_ML}}/*.lib
LIB_MEM_TT0P75V_LT          = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_LT}}/*.lib
LIB_MEM_TT0P75V_LTZ         = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_LTZ}}/*.lib
LIB_MEM_TT0P75V_TT25        = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_TT25}}/*.lib
LIB_MEM_TT0P75V_TT85        = */MEM/*{{MEM_LIST}}/*{{MEM_LIB_TT0P75V_TT85}}/*.lib
APL_MEM_TT0P75V_WC          = */MEM/*{{MEM_LIST}}*{{TT0P75V_WC}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P75V_WC}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P75V_WC}}*.pwcdev
APL_MEM_TT0P75V_WCL         = */MEM/*{{MEM_LIST}}*{{TT0P75V_WCL}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P75V_WCL}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P75V_WCL}}*.pwcdev
APL_MEM_TT0P75V_WCZ         = */MEM/*{{MEM_LIST}}*{{TT0P75V_WCZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P75V_WCZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P75V_WCZ}}*.pwcdev
APL_MEM_TT0P75V_ML          = */MEM/*{{MEM_LIST}}*{{TT0P75V_ML}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P75V_ML}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P75V_ML}}*.pwcdev
APL_MEM_TT0P75V_LT          = */MEM/*{{MEM_LIST}}*{{TT0P75V_LT}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P75V_LT}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P75V_LT}}*.pwcdev
APL_MEM_TT0P75V_LTZ         = */MEM/*{{MEM_LIST}}*{{TT0P75V_LTZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P75V_LTZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P75V_LTZ}}*.pwcdev
APL_MEM_TT0P75V_TT25        = */MEM/*{{MEM_LIST}}*{{TT0P75V_TT25}}*.cdev, */MEM/*{{MEM_LIST}}*{{TT0P75V_TT25}}*.spiprof, */MEM/*{{MEM_LIST}}*{{TT0P75V_TT25}}*.pwcdev
APL_MEM_TT0P75V_TT85        = */MEM/*{{MEM_LIST}}*{{TT0P75V_TT85}}*.cdev, */MEM/*{{MEM_LIST}}*{{TT0P75V_TT85}}*.spiprof, */MEM/*{{MEM_LIST}}*{{TT0P75V_TT85}}*.pwcdev
##IP library
DB_IP_TT0P75V_WC           = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WC}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WC}}.db
DB_IP_TT0P75V_WCL          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCL}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCL}}.db
DB_IP_TT0P75V_WCZ          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCZ}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCZ}}.db
DB_IP_TT0P75V_ML           = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_ML}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P75V_ML}}.db
DB_IP_TT0P75V_LT           = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LT}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LT}}.db
DB_IP_TT0P75V_LTZ          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LTZ}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LTZ}}.db
DB_IP_TT0P75V_TT25         = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT25}}_ccs.db,  */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT25}}.db
DB_IP_TT0P75V_TT85         = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT85}}_ccs.db,  */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT85}}.db
LIB_IP_TT0P75V_WC          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WC}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WC}}.lib
LIB_IP_TT0P75V_WCL         = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCL}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCL}}.lib
LIB_IP_TT0P75V_WCZ         = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCZ}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P75V_WCZ}}.lib
LIB_IP_TT0P75V_ML          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_ML}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_ML}}.lib
LIB_IP_TT0P75V_LT          = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LT}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LT}}.lib
LIB_IP_TT0P75V_LTZ         = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LTZ}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P75V_LTZ}}.lib
LIB_IP_TT0P75V_TT25        = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT25}}_ccs.lib, */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT25}}.lib
LIB_IP_TT0P75V_TT85        = */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT85}}_ccs.lib, */IP/*{{IP_LIST}}*{{LIB_TT0P75V_TT85}}.lib
APL_IP_TT0P75V_WC          = */IP/*{{IP_LIST}}*{{TT0P75V_WC}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P75V_WC}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P75V_WC}}*.pwcdev
APL_IP_TT0P75V_WCL         = */IP/*{{IP_LIST}}*{{TT0P75V_WCL}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P75V_WCL}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P75V_WCL}}*.pwcdev
APL_IP_TT0P75V_WCZ         = */IP/*{{IP_LIST}}*{{TT0P75V_WCZ}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P75V_WCZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P75V_WCZ}}*.pwcdev
APL_IP_TT0P75V_ML          = */IP/*{{IP_LIST}}*{{TT0P75V_ML}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P75V_ML}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P75V_ML}}*.pwcdev
APL_IP_TT0P75V_LT          = */IP/*{{IP_LIST}}*{{TT0P75V_LT}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P75V_LT}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P75V_LT}}*.pwcdev
APL_IP_TT0P75V_LTZ         = */IP/*{{IP_LIST}}*{{TT0P75V_LTZ}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P75V_LTZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P75V_LTZ}}*.pwcdev
APL_IP_TT0P75V_TT25        = */IP/*{{IP_LIST}}*{{TT0P75V_TT25}}*.cdev, */IP/*{{IP_LIST}}*{{TT0P75V_TT25}}*.spiprof, */IP/*{{IP_LIST}}*{{TT0P75V_TT25}}*.pwcdev
APL_IP_TT0P75V_TT85        = */IP/*{{IP_LIST}}*{{TT0P75V_TT85}}*.cdev, */IP/*{{IP_LIST}}*{{TT0P75V_TT85}}*.spiprof, */IP/*{{IP_LIST}}*{{TT0P75V_TT85}}*.pwcdev
##IO library
DB_IO_TT0P75V_WC           = 
DB_IO_TT0P75V_WCL          = 
DB_IO_TT0P75V_WCZ          = 
DB_IO_TT0P75V_ML           = 
DB_IO_TT0P75V_LT           = 
DB_IO_TT0P75V_LTZ          = 
DB_IO_TT0P75V_TT25         = 
DB_IO_TT0P75V_TT85         = 
LIB_IO_TT0P75V_WC          = 
LIB_IO_TT0P75V_WCL         = 
LIB_IO_TT0P75V_WCZ         = 
LIB_IO_TT0P75V_ML          = 
LIB_IO_TT0P75V_LT          = 
LIB_IO_TT0P75V_LTZ         = 
LIB_IO_TT0P75V_TT25        = 
LIB_IO_TT0P75V_TT85        = 


#################################
# TT0P8V lib corner condition   #
# tt: 0.8v , ss: 0.72v ff: 0.88 #
#################################
## standard cell library
DB_STD_TT0P8V_WC           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WC}}.db 
DB_STD_TT0P8V_WCL          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WCL}}.db
DB_STD_TT0P8V_WCZ          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WCZ}}.db
DB_STD_TT0P8V_ML           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_ML}}.db
DB_STD_TT0P8V_LT           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_LT}}.db
DB_STD_TT0P8V_LTZ          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_LTZ}}.db
DB_STD_TT0P8V_TT25         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_TT25}}.db
DB_STD_TT0P8V_TT85         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_TT85}}.db
LIB_STD_TT0P8V_WC          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WC}}.lib
LIB_STD_TT0P8V_WCL         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WCL}}.lib
LIB_STD_TT0P8V_WCZ         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_WCZ}}.lib
LIB_STD_TT0P8V_ML          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_ML}}.lib
LIB_STD_TT0P8V_LT          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_LT}}.lib
LIB_STD_TT0P8V_LTZ         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_LTZ}}.lib
LIB_STD_TT0P8V_TT25        = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_TT25}}.lib
LIB_STD_TT0P8V_TT85        = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT0P8V_TT85}}.lib
APL_STD_TT0P8V_WC          = */SC/*{{TT0P8V_WC}}*.cdev, */SC/*{{TT0P8V_WC}}*.spiprof, */SC/*{{TT0P8V_WC}}*.pwcdev
APL_STD_TT0P8V_WCL         = */SC/*{{TT0P8V_WCL}}*.cdev,  */SC/*{{TT0P8V_WCL}}*.spiprof,  */SC/*{{TT0P8V_WCL}}*.pwcdev
APL_STD_TT0P8V_WCZ         = */SC/*{{TT0P8V_WCZ}}*.cdev,  */SC/*{{TT0P8V_WCZ}}*.spiprof,  */SC/*{{TT0P8V_WCZ}}*.pwcdev
APL_STD_TT0P8V_ML          = */SC/*{{TT0P8V_ML}}*.cdev,  */SC/*{{TT0P8V_ML}}*.spiprof,  */SC/*{{TT0P8V_ML}}*.pwcdev
APL_STD_TT0P8V_LT          = */SC/*{{TT0P8V_LT}}*.cdev,  */SC/*{{TT0P8V_LT}}*.spiprof,  */SC/*{{TT0P8V_LT}}*.pwcdev
APL_STD_TT0P8V_LTZ         = */SC/*{{TT0P8V_LTZ}}*.cdev,   */SC/*{{TT0P8V_LTZ}}*.spiprof,   */SC/*{{TT0P8V_LTZ}}*.pwcdev
APL_STD_TT0P8V_TT25        = */SC/*{{TT0P8V_TT25}}*.cdev,  */SC/*{{TT0P8V_TT25}}*.spiprof,  */SC/*{{TT0P8V_TT25}}*.pwcdev
APL_STD_TT0P8V_TT85        = */SC/*{{TT0P8V_TT85}}*.cdev,  */SC/*{{TT0P8V_TT85}}*.spiprof,  */SC/*{{TT0P8V_TT85}}*.pwcdev
## ccs aocvm
AOCV_TT0P8V_WC_SETUP       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WC}}/*{{TT0P8V_WC}}_setup*_ccs.aocvm                 
AOCV_TT0P8V_WC_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WC}}/*{{TT0P8V_WC}}_hold*_ccs.aocvm                  
AOCV_TT0P8V_WCL_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WCL}}/*{{TT0P8V_WCL}}_setup*_ccs.aocvm                 
AOCV_TT0P8V_WCL_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WCL}}/*{{TT0P8V_WCL}}_hold*_ccs.aocvm                 
AOCV_TT0P8V_WCZ_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WCZ}}/*{{TT0P8V_WCZ}}_setup*_ccs.aocvm                
AOCV_TT0P8V_WCZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_WCZ}}/*{{TT0P8V_WCZ}}_hold*_ccs.aocvm                 
AOCV_TT0P8V_ML_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_ML}}/*{{TT0P8V_ML}}_hold*_ccs.aocvm                
AOCV_TT0P8V_LT_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_LT}}/*{{TT0P8V_LT}}_hold*_ccs.aocvm                 
AOCV_TT0P8V_LTZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_LTZ}}/*{{TT0P8V_LTZ}}_hold*_ccs.aocvm                 
AOCV_TT0P8V_TT25_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_TT25}}/*{{TT0P8V_TT25}}_setup*_ccs.aocvm                 
AOCV_TT0P8V_TT25_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_TT25}}/*{{TT0P8V_TT25}}_hold*_ccs.aocvm                 
AOCV_TT0P8V_TT85_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_TT85}}/*{{TT0P8V_TT85}}_setup*_ccs.aocvm                 
AOCV_TT0P8V_TT85_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT0P8V_TT85}}/*{{TT0P8V_TT85}}_hold*_ccs.aocvm    
## pocv
POCV_TT0P8V_WC             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_WC}}_sp.pocvm                 
POCV_TT0P8V_WCL            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_WCL}}_sp.pocvm                 
POCV_TT0P8V_WCZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_WCZ}}_sp.pocvm                
POCV_TT0P8V_ML             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_ML}}_sp.pocvm                
POCV_TT0P8V_LT             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_LT}}_sp.pocvm                 
POCV_TT0P8V_LTZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_LTZ}}_sp.pocvm                 
POCV_TT0P8V_TT25           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_TT25}}_sp.pocvm                 
POCV_TT0P8V_TT85           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT0P8V_TT85}}_sp.pocvm   
##memory library
DB_MEM_TT0P8V_WC           = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WC}}_ccs.db,    */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WC}}.db 
DB_MEM_TT0P8V_WCL          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCL}}_ccs.db,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCL}}.db
DB_MEM_TT0P8V_WCZ          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCZ}}_ccs.db,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCZ}}.db
DB_MEM_TT0P8V_ML           = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_ML}}_ccs.db,    */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_ML}}.db
DB_MEM_TT0P8V_LT           = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LT}}_ccs.db,    */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LT}}.db
DB_MEM_TT0P8V_LTZ          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LTZ}}_ccs.db,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LTZ}}.db
DB_MEM_TT0P8V_TT25         = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT25}}_ccs.db,  */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT25}}.db
DB_MEM_TT0P8V_TT85         = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT85}}_ccs.db,  */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT85}}.db
LIB_MEM_TT0P8V_WC          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WC}}_ccs.lib,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WC}}.lib
LIB_MEM_TT0P8V_WCL         = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCL}}_ccs.lib,  */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCL}}.lib
LIB_MEM_TT0P8V_WCZ         = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCZ}}_ccs.lib,  */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_WCZ}}.lib
LIB_MEM_TT0P8V_ML          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_ML}}_ccs.lib,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_ML}}.lib
LIB_MEM_TT0P8V_LT          = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LT}}_ccs.lib,   */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LT}}.lib
LIB_MEM_TT0P8V_LTZ         = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LTZ}}_ccs.lib,  */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_LTZ}}.lib
LIB_MEM_TT0P8V_TT25        = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT25}}_ccs.lib, */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT25}}.lib
LIB_MEM_TT0P8V_TT85        = */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT85}}_ccs.lib, */MEM/*{{MEM_LIST}}*{{LIB_TT0P8V_TT85}}.lib
APL_MEM_TT0P8V_WC          = */MEM/*{{MEM_LIST}}*{{TT0P8V_WC}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P8V_WC}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P8V_WC}}*.pwcdev
APL_MEM_TT0P8V_WCL         = */MEM/*{{MEM_LIST}}*{{TT0P8V_WCL}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P8V_WCL}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P8V_WCL}}*.pwcdev
APL_MEM_TT0P8V_WCZ         = */MEM/*{{MEM_LIST}}*{{TT0P8V_WCZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P8V_WCZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P8V_WCZ}}*.pwcdev
APL_MEM_TT0P8V_ML          = */MEM/*{{MEM_LIST}}*{{TT0P8V_ML}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P8V_ML}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P8V_ML}}*.pwcdev
APL_MEM_TT0P8V_LT          = */MEM/*{{MEM_LIST}}*{{TT0P8V_LT}}*.cdev,   */MEM/*{{MEM_LIST}}*{{TT0P8V_LT}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{TT0P8V_LT}}*.pwcdev
APL_MEM_TT0P8V_LTZ         = */MEM/*{{MEM_LIST}}*{{TT0P8V_LTZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{TT0P8V_LTZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{TT0P8V_LTZ}}*.pwcdev
APL_MEM_TT0P8V_TT25        = */MEM/*{{MEM_LIST}}*{{TT0P8V_TT25}}*.cdev, */MEM/*{{MEM_LIST}}*{{TT0P8V_TT25}}*.spiprof, */MEM/*{{MEM_LIST}}*{{TT0P8V_TT25}}*.pwcdev
APL_MEM_TT0P8V_TT85        = */MEM/*{{MEM_LIST}}*{{TT0P8V_TT85}}*.cdev, */MEM/*{{MEM_LIST}}*{{TT0P8V_TT85}}*.spiprof, */MEM/*{{MEM_LIST}}*{{TT0P8V_TT85}}*.pwcdev
##IP library
DB_IP_TT0P8V_WC           = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WC}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WC}}.db 
DB_IP_TT0P8V_WCL          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCL}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCL}}.db
DB_IP_TT0P8V_WCZ          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCZ}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCZ}}.db
DB_IP_TT0P8V_ML           = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_ML}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P8V_ML}}.db
DB_IP_TT0P8V_LT           = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LT}}_ccs.db,    */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LT}}.db
DB_IP_TT0P8V_LTZ          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LTZ}}_ccs.db,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LTZ}}.db
DB_IP_TT0P8V_TT25         = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT25}}_ccs.db,  */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT25}}.db
DB_IP_TT0P8V_TT85         = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT85}}_ccs.db,  */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT85}}.db
LIB_IP_TT0P8V_WC          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WC}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WC}}.lib
LIB_IP_TT0P8V_WCL         = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCL}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCL}}.lib
LIB_IP_TT0P8V_WCZ         = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCZ}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P8V_WCZ}}.lib
LIB_IP_TT0P8V_ML          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_ML}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_ML}}.lib
LIB_IP_TT0P8V_LT          = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LT}}_ccs.lib,   */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LT}}.lib
LIB_IP_TT0P8V_LTZ         = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LTZ}}_ccs.lib,  */IP/*{{IP_LIST}}*{{LIB_TT0P8V_LTZ}}.lib
LIB_IP_TT0P8V_TT25        = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT25}}_ccs.lib, */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT25}}.lib
LIB_IP_TT0P8V_TT85        = */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT85}}_ccs.lib, */IP/*{{IP_LIST}}*{{LIB_TT0P8V_TT85}}.lib
APL_IP_TT0P8V_WC          = */IP/*{{IP_LIST}}*{{TT0P8V_WC}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P8V_WC}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P8V_WC}}*.pwcdev
APL_IP_TT0P8V_WCL         = */IP/*{{IP_LIST}}*{{TT0P8V_WCL}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P8V_WCL}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P8V_WCL}}*.pwcdev
APL_IP_TT0P8V_WCZ         = */IP/*{{IP_LIST}}*{{TT0P8V_WCZ}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P8V_WCZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P8V_WCZ}}*.pwcdev
APL_IP_TT0P8V_ML          = */IP/*{{IP_LIST}}*{{TT0P8V_ML}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P8V_ML}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P8V_ML}}*.pwcdev
APL_IP_TT0P8V_LT          = */IP/*{{IP_LIST}}*{{TT0P8V_LT}}*.cdev,   */IP/*{{IP_LIST}}*{{TT0P8V_LT}}*.spiprof,   */IP/*{{IP_LIST}}*{{TT0P8V_LT}}*.pwcdev
APL_IP_TT0P8V_LTZ         = */IP/*{{IP_LIST}}*{{TT0P8V_LTZ}}*.cdev,  */IP/*{{IP_LIST}}*{{TT0P8V_LTZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{TT0P8V_LTZ}}*.pwcdev
APL_IP_TT0P8V_TT25        = */IP/*{{IP_LIST}}*{{TT0P8V_TT25}}*.cdev, */IP/*{{IP_LIST}}*{{TT0P8V_TT25}}*.spiprof, */IP/*{{IP_LIST}}*{{TT0P8V_TT25}}*.pwcdev
APL_IP_TT0P8V_TT85        = */IP/*{{IP_LIST}}*{{TT0P8V_TT85}}*.cdev, */IP/*{{IP_LIST}}*{{TT0P8V_TT85}}*.spiprof, */IP/*{{IP_LIST}}*{{TT0P8V_TT85}}*.pwcdev
##IO library
DB_IO_TT0P8V_WC           = 
DB_IO_TT0P8V_WCL          = 
DB_IO_TT0P8V_WCZ          = 
DB_IO_TT0P8V_ML           = 
DB_IO_TT0P8V_LT           = 
DB_IO_TT0P8V_LTZ          = 
DB_IO_TT0P8V_TT25         = 
DB_IO_TT0P8V_TT85         = 
LIB_IO_TT0P8V_WC          = 
LIB_IO_TT0P8V_WCL         = 
LIB_IO_TT0P8V_WCZ         = 
LIB_IO_TT0P8V_ML          = 
LIB_IO_TT0P8V_LT          = 
LIB_IO_TT0P8V_LTZ         = 
LIB_IO_TT0P8V_TT25        = 
LIB_IO_TT0P8V_TT85        = 

###################################
#tech_setting_matching_map        #
###################################
LEF_TECH                               = *cadence/**/LefHeader/**/*.tlef                         
NDM_TECH                               = *synopsys/**/TechFile/**/*.ndm      
ICC_TECH_FILE                          = *synopsys/**/TechFile/{{metal_type}}/*{{metal_stack}}*.tf      
ICC2_TECH_FILE                         = *synopsys/**/TechFile/{{metal_type}}/*{{metal_stack}}*.tf      
CBEST_TLUPLUS_FILE                     = *tlu*/*/cbest/*{{metal_stack_3}}*cbest.tluplus      
CWORST_TLUPLUS_FILE                    = *tlu*/*/cworst/*{{metal_stack_3}}*cworst.tluplus      
RCBEST_TLUPLUS_FILE                    = *tlu*/*/rcbest/*{{metal_stack_3}}*rcbest.tluplus      
RCWORST_TLUPLUS_FILE                   = *tlu*/*/rcworst/*{{metal_stack_3}}*rcworst.tluplus      
TYPICAL_TLUPLUS_FILE                   = *tlu*/*/typical/*{{metal_stack_3}}*typical.tluplus     
TYPICAL_CCBEST_TLUPLUS_FILE            = *tlu*/*/typical/*{{metal_stack_3}}*typical_CCbest.tluplus     
TYPICAL_CCWORST_TLUPLUS_FILE           = *tlu*/*/typical/*{{metal_stack_3}}*typical_CCworst.tluplus     
CWORST_CCWORST_TLUPLUS_FILE            = *tlu*/*/cworst/*{{metal_stack_3}}*cworst_CCworst.tluplus      
CWORST_CCWORST_T_TLUPLUS_FILE          = *tlu*/*/cworst/*{{metal_stack_3}}*cworst_CCworst_T.tluplus      
CBEST_CCBEST_TLUPLUS_FILE              = *tlu*/*/cbest/*{{metal_stack_3}}*cbest_CCbest.tluplus      
CBEST_CCBEST_T_TLUPLUS_FILE            = *tlu*/*/cbest/*{{metal_stack_3}}*cbest_CCbest_T.tluplus      
RCWORST_CCWORST_TLUPLUS_FILE           = *tlu*/*/rcworst/*{{metal_stack_3}}*rcworst_CCworst.tluplus      
RCBEST_CCBEST_TLUPLUS_FILE             = *tlu*/*/rcbest/*{{metal_stack_3}}*rcbest_CCbest.tluplus    
RCWORST_CCWORST_T_TLUPLUS_FILE         = *tlu*/*/rcworst/*{{metal_stack_3}}*rcworst_CCworst_T.tluplus
RCBEST_CCBEST_T_TLUPLUS_FILE           = *tlu*/*/rcbest/*{{metal_stack_3}}*rcbest_CCbest_T.tluplus     
TLUPLUS_MAPPING_FILE                   = *synopsys/*/StarRCMap/starrc_*{{metal_stack_4}}*.map      
CBEST_QRC_TECH_FILE                    = *qrc/*/cbest/qrcTechFile      
CWORST_QRC_TECH_FILE                   = *qrc/*/cworst/qrcTechFile      
RCBEST_QRC_TECH_FILE                   = *qrc/*/rcbest/qrcTechFile      
RCWORST_QRC_TECH_FILE                  = *qrc/*/rcworst/qrcTechFile      
TYPICAL_QRC_TECH_FILE                  = *qrc/*/typical/qrcTechFile      
CBEST_T_QRC_TECH_FILE                  = *qrc/*/cbest_T/qrcTechFile      
CWORST_T_QRC_TECH_FILE                 = *qrc/*/cworst_T/qrcTechFile      
RCBEST_T_QRC_TECH_FILE                 = *qrc/*/rcbest_T/qrcTechFile      
RCWORST_T_QRC_TECH_FILE                = *qrc/*/rcworst_T/qrcTechFile      
CWORST_CCWORST_QRC_TECH_FILE           = *qrc/*/cworst_CCworst/qrcTechFile      
CBEST_CCBEST_QRC_TECH_FILE             = *qrc/*/cbest_CCbest/qrcTechFile      
RCWORST_CCWORST_QRC_TECH_FILE          = *qrc/*/rcworst_CCworst/qrcTechFile      
RCBEST_CCBEST_QRC_TECH_FILE            = *qrc/*/rcbest_CCbest/qrcTechFile      
RCWORST_CCWORST_T_QRC_TECH_FILE        = *qrc/*/rcworst_CCworst_T/qrcTechFile      
CBEST_CCBEST_T_QRC_TECH_FILE           = *qrc/*/cbest_CCbest_T/qrcTechFile      
QRC_MAPPING_FILE                       =       
ICC_ICC2_GDS_LAYER_MAPPING_FILE        = *synopsys/*/gdsout*{{metal_stack_2}}*.map     
INVS_GDS_LAYER_MAPPING_FILE            = *cadence/*/gdsout*{{metal_stack_2}}*.map      

#EXTACTION TECH setting variables
CWORST_NXTGRD_FILE                     = *starrc/*{{metal_stack_3}}*_cworst.nxtgrd
CBEST_NXTGRD_FILE                      = *starrc/*{{metal_stack_3}}*_cbest.nxtgrd
RCWORST_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_rcworst.nxtgrd
RCBEST_NXTGRD_FILE                     = *starrc/*{{metal_stack_3}}*_rcbest.nxtgrd
TYPICAL_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_typical.nxtgrd
TYPICAL_CCBEST_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_typical_CCbest.nxtgrd
TYPICAL_CCWORST_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_typical_CCworst.nxtgrd
CWORST_T_NXTGRD_FILE                   = *starrc/*{{metal_stack_3}}*_cworst_T.nxtgrd
CBEST_T_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_cbest_T.nxtgrd
RCWORST_T_NXTGRD_FILE                  = *starrc/*{{metal_stack_3}}*_rcworst_T.nxtgrd
RCBEST_T_NXTGRD_FILE                   = *starrc/*{{metal_stack_3}}*_rcbest_T.nxtgrd
CWORST_CCWORST_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_cworst_CCworst.nxtgrd
CWORST_CCWORST_T_NXTGRD_FILE           = *starrc/*{{metal_stack_3}}*_cworst_CCworst_T.nxtgrd
CBEST_CCBEST_NXTGRD_FILE               = *starrc/*{{metal_stack_3}}*_cbest_CCbest.nxtgrd
CBEST_CCBEST_T_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_cbest_CCbest_T.nxtgrd
RCWORST_CCWORST_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_rcworst_CCworst.nxtgrd
RCBEST_CCBEST_NXTGRD_FILE              = *starrc/*{{metal_stack_3}}*_rcbest_CCbest.nxtgrd
RCWORST_CCWORST_T_NXTGRD_FILE          = *starrc/*{{metal_stack_3}}*_rcworst_CCworst_T.nxtgrd 
RCBEST_CCBEST_T_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_rcbest_CCbest_T.nxtgrd
STAR_MAPPING_FILE                      = *synopsys/*/StarRCMap/starrc_*{{metal_stack_4}}*.map
STAR_METAL_FILL_MAPPING_FILE           = *synopsys/*/DummyMap/dummy_*{{metal_stack_5}}*.map

#GDS merge TECH setting variables
OPUS_TECH_FILE                         = *virtuso/*virtuoso*{{metal_stack_2}}.*.tf
OPUS_MAPPING_FILE                      = *virtuso/*virtuoso*{{metal_stack_2}}.*.map
OPUS_DISPLAY_DRF                       = *virtuso/*display.drf
LAKER_TECH_FILE                        = *laker/*laker*.map  
LAKER_MAPPING_FILE                     = *laker/*laker*.tf

#PV TECH setting variables
CAL_DECKS_DRC                          = *mentor/drc/**/CLN*{{metal_stack_1}}*.encrypt 
CAL_DECKS_LVS                          = *mentor/**/DFM_LVS_RC_CALIBRE_N7*
CAL_DECKS_ANT                          = *mentor/**/CLN*.ANT*
CAL_DECKS_METAL                        = *mentor/**/Dummy_BEOL_CalibreYE_7nm_*
#CAL_DECKS_ODPO                         = mentor/**/Dummy_OD_PO_mentorYE_*  
CAL_DECKS_ODPO                         = *mentor/**/Dummy_FEOL_CalibreYE_7nm_* 
CAL_DECKS_COD                          = *mentor/**/CLN*FINcut_AutoGen* 
CAL_DECKS_RTO                          = *mentor/**/CLN*RTO_CHECKER*
CAL_DECKS_FLIP_CHIP                    = *mentor/**/CLN*EUTECTIC_BUMP_CHECKER*
CAL_DECKS_WIRE_BOND                    = *mentor/**/CLN*WIRE_BOND_CHECKER*
#REDHAWK_TECH_FILE                     = 
REDHAWK_IRCX_FILE                      = *redhawk/**/*.ircx
ICV_DECKS_METAL                        = *synopsys/*Dummy_BEOL_ICV*
ICV_DECKS_ODPO                         = *synopsys/*Dummy_FEOL_ICV*
ICV_DECKS_DRC                          = *synopsys/drc/*ICVN*{{metal_stack_1}}*.encrypt
ICV_DECKS_LVS                          = *synopsys/*DFM_LVS_RC_ICV*ALRDL*
ICV_DECKS_ANT                          = *synopsys/*ICVN*MIM_ANT*
ICV_DECKS_COD                          = *synopsys/*ICVN*FINcut*AutoGen*

[custom]
#########################################
#custom variables                       #
#replace liblist value by custom value  #
#########################################
# # 6T
# NDM_TECH                    = /proj/FJR1300/WORK/grace/NDM/0410/tech_ndm/tech_only.ndm      
# NDM_STD                     = /proj/FJR1300/WORK/grace/NDM/0329/stdcell_ndm/*.ndm 
# NDM_MEM                     = /proj/FJR1300/WORK/grace/NDM/memory_cpu/sram_ndm/sram_macros.ndm
# 	                          /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/NDM/icc2_ref_lib/tpc_rams_fixed.ndm
# 7d5T
NDM_TECH                    = /proj/FJR1300/WORK/grace/NDM/7d5/0412/tech_ndm/tech_only.ndm
NDM_STD                     = /proj/FJR1300/WORK/grace/NDM/7d5/0412/stdcell_ndm/*.ndm
NDM_MEM                     = /proj/FJR1300/WORK/grace/NDM/memory_cpu/sram_ndm/sram_macros.ndm
 	                          /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/NDM/icc2_ref_lib/tpc_rams_fixed.ndm
MW_STD                      =  
MW_MEM                      =
GDS_MEM                     = /proj/FJR1300/WORK/sevena/PV/gds/mem/sprfsu_128x38_cp1m2b1c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/sprfsu_128x50_cp1m2b2c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/sprfsu_128x59_cp1m4b1c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/sprfsu_160x60_cp1m2b1c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/sprfsu_256x12_cp1m4b1w.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_1024x32_cp1m4b2w.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_1024x37_cp1m4b2c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_1024x39_cp1m4b2.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_128x31_cp1m4b1.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_16384x72_cp1m16b4c.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_2048x42_cp1m4b4cw.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_256x32_cp1m4b1.gds
                              /proj/FJR1300/WORK/sevena/PV/gds/mem/spsrsu_544x16_cp1m4b2.gds
				              /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/sprfds_64x138_cp1m2b1c.gds
				              /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/sprfsu_256x40_cp1m2b1c.gds
		                      /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/sprfsu_256x68_cp1m2b1c.gds
					          /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/sprfsu_320x40_cp1m2b2c.gds
					          /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/tprfdl_256x140_cp2m1b4.gds
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/tprfdl_256x16_cp2m2b2.gds
		                      /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/tprfdl_256x58_cp2m2b2.gds
		                      /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/gds/tprfdl_512x120_cp2m2b4c.gds
CDL_MEM                     = /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_128x38_cp1m2b1c/sprfsu_128x38_cp1m2b1c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_128x50_cp1m2b2c/sprfsu_128x50_cp1m2b2c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_128x59_cp1m4b1c/sprfsu_128x59_cp1m4b1c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_160x60_cp1m2b1c/sprfsu_160x60_cp1m2b1c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_256x12_cp1m4b1w/sprfsu_256x12_cp1m4b1w.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_256x40_cp1m2b1c/sprfsu_256x40_cp1m2b1c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/sprfsu_320x40_cp1m2b2c/sprfsu_320x40_cp1m2b2c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_1024x32_cp1m4b2w/spsrsu_1024x32_cp1m4b2w.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_1024x37_cp1m4b2c/spsrsu_1024x37_cp1m4b2c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_1024x39_cp1m4b2/spsrsu_1024x39_cp1m4b2.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_128x31_cp1m4b1/spsrsu_128x31_cp1m4b1.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_16384x72_cp1m16b4c/spsrsu_16384x72_cp1m16b4c.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_2048x42_cp1m4b4cw/spsrsu_2048x42_cp1m4b4cw.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_256x32_cp1m4b1/spsrsu_256x32_cp1m4b1.cir
                              /proj/FJR1300/from_customer/04092018_Habana_Cuts/Habana-Cuts/compout/views/spsrsu_544x16_cp1m4b2/spsrsu_544x16_cp1m4b2.cir
MW_IP                       =
LEF_IO                      = 
GDS_IO                      = 
NDM_IO                      = 
MW_IO                       = 
CDL_IO                      =
DB_MEM_TT0P75V_WC           = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v125c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ssgnp_ccwt0p675v125c.db

DB_MEM_TT0P75V_WCL          = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675vn40c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ssgnp_ccwt0p675vn40c.db
DB_MEM_TT0P75V_WCZ          = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ssgnp_ccwt0p675v0c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ssgnp_ccwt0p675v0c.db
DB_MEM_TT0P75V_ML           = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffg0p825v125c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ffgnp_ccbt0p825v125c.db
DB_MEM_TT0P75V_LT           = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825vn40c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ffgnp_ccbt0p825vn40c.db
DB_MEM_TT0P75V_LTZ          = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/ffgnp_ccbt0p825v0c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_ffgnp_ccbt0p825v0c.db
DB_MEM_TT0P75V_TT25         = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v25c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_tt0p75v25c.db
DB_MEM_TT0P75V_TT85         = /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_128x38_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_128x50_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_128x59_cp1m4b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_160x60_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_256x12_cp1m4b1w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_256x40_cp1m2b1c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/sprfsu_320x40_cp1m2b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_1024x32_cp1m4b2w.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_1024x37_cp1m4b2c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_1024x39_cp1m4b2.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_128x31_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_16384x72_cp1m16b4c.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_2048x42_cp1m4b4cw.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_256x32_cp1m4b1.db
                              /proj/FJR1300/WORK/grace/NDM/memory_cpu/DB/tt0p75v85c/spsrsu_544x16_cp1m4b2.db
			                  /proj/FJR1300/from_customer/13May2018/tpc_rams_allviews_13_05_2018/tpc_rams/lib/tpc_rams_tt0p75v85c.db

