--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17756 paths analyzed, 992 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.367ns.
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_27 (SLICE_X21Y27.D2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_21 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.335 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_21 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.391   countC<22>
                                                       countC_21
    SLICE_X15Y26.D1      net (fanout=2)        0.679   countC<21>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y25.B4      net (fanout=8)        1.085   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y25.B       Tilo                  0.203   CHAR0_p<19>
                                                       _n03357_1
    SLICE_X21Y27.D2      net (fanout=14)       1.068   _n03357
    SLICE_X21Y27.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.378ns logic, 3.929ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.335 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X15Y26.D2      net (fanout=2)        0.643   countC<20>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y25.B4      net (fanout=8)        1.085   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y25.B       Tilo                  0.203   CHAR0_p<19>
                                                       _n03357_1
    SLICE_X21Y27.D2      net (fanout=14)       1.068   _n03357
    SLICE_X21Y27.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.378ns logic, 3.893ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.335 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.447   countC<15>
                                                       countC_12
    SLICE_X17Y25.A1      net (fanout=2)        0.886   countC<12>
    SLICE_X17Y25.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X10Y24.D4      net (fanout=10)       0.780   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y25.B4      net (fanout=8)        1.085   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y25.B       Tilo                  0.203   CHAR0_p<19>
                                                       _n03357_1
    SLICE_X21Y27.D2      net (fanout=14)       1.068   _n03357
    SLICE_X21Y27.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.434ns logic, 3.819ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_25 (SLICE_X19Y26.B4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_21 (FF)
  Destination:          CHAR1_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.327 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_21 to CHAR1_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.391   countC<22>
                                                       countC_21
    SLICE_X15Y26.D1      net (fanout=2)        0.679   countC<21>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y26.B4      net (fanout=14)       1.016   _n03337
    SLICE_X19Y26.CLK     Tas                   0.322   CHAR1_p<27>
                                                       CHAR1_p_25_rstpot
                                                       CHAR1_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (1.434ns logic, 3.779ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR1_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.327 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR1_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X15Y26.D2      net (fanout=2)        0.643   countC<20>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y26.B4      net (fanout=14)       1.016   _n03337
    SLICE_X19Y26.CLK     Tas                   0.322   CHAR1_p<27>
                                                       CHAR1_p_25_rstpot
                                                       CHAR1_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.434ns logic, 3.743ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.327 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.447   countC<15>
                                                       countC_12
    SLICE_X17Y25.A1      net (fanout=2)        0.886   countC<12>
    SLICE_X17Y25.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X10Y24.D4      net (fanout=10)       0.780   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y26.B4      net (fanout=14)       1.016   _n03337
    SLICE_X19Y26.CLK     Tas                   0.322   CHAR1_p<27>
                                                       CHAR1_p_25_rstpot
                                                       CHAR1_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (1.490ns logic, 3.669ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_28 (SLICE_X19Y27.A4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_21 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.329 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_21 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.391   countC<22>
                                                       countC_21
    SLICE_X15Y26.D1      net (fanout=2)        0.679   countC<21>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y27.A4      net (fanout=14)       0.988   _n03337
    SLICE_X19Y27.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.434ns logic, 3.751ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.329 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X15Y26.D2      net (fanout=2)        0.643   countC<20>
    SLICE_X15Y26.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X10Y24.D2      net (fanout=10)       1.097   N35
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y27.A4      net (fanout=14)       0.988   _n03337
    SLICE_X19Y27.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      5.149ns (1.434ns logic, 3.715ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.329 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.447   countC<15>
                                                       countC_12
    SLICE_X17Y25.A1      net (fanout=2)        0.886   countC<12>
    SLICE_X17Y25.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>77
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X10Y24.D4      net (fanout=10)       0.780   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X10Y24.D       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X23Y23.B6      net (fanout=8)        0.987   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X23Y23.B       Tilo                  0.259   CHAR1_p<19>
                                                       _n03337_1
    SLICE_X19Y27.A4      net (fanout=14)       0.988   _n03337
    SLICE_X19Y27.CLK     Tas                   0.322   CHAR1_p<31>
                                                       CHAR1_p_28_rstpot
                                                       CHAR1_p_28
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.490ns logic, 3.641ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_28 (SLICE_X20Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_28 (FF)
  Destination:          CHAR0_p_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_28 to CHAR0_p_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.200   CHAR0_p<31>
                                                       CHAR0_p_28
    SLICE_X20Y29.A6      net (fanout=3)        0.022   CHAR0_p<28>
    SLICE_X20Y29.CLK     Tah         (-Th)    -0.190   CHAR0_p<31>
                                                       CHAR0_p_28_rstpot
                                                       CHAR0_p_28
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_3 (SLICE_X20Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_3 (FF)
  Destination:          CHAR2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_3 to CHAR2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.200   CHAR2<3>
                                                       CHAR2_3
    SLICE_X20Y20.D6      net (fanout=2)        0.023   CHAR2<3>
    SLICE_X20Y20.CLK     Tah         (-Th)    -0.190   CHAR2<3>
                                                       CHAR2_3_dpot
                                                       CHAR2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_0 (SLICE_X24Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_0 (FF)
  Destination:          CHAR0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_0 to CHAR0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.AQ      Tcko                  0.200   CHAR0<3>
                                                       CHAR0_0
    SLICE_X24Y20.A6      net (fanout=2)        0.023   CHAR0<0>
    SLICE_X24Y20.CLK     Tah         (-Th)    -0.190   CHAR0<3>
                                                       CHAR0_0_dpot
                                                       CHAR0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countA<3>/CLK
  Logical resource: countA_0/CK
  Location pin: SLICE_X32Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countA<3>/CLK
  Logical resource: countA_1/CK
  Location pin: SLICE_X32Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.367|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17756 paths, 0 nets, and 1440 connections

Design statistics:
   Minimum period:   5.367ns{1}   (Maximum frequency: 186.324MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 16:37:15 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



