NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'james' on host 'james_condos' (Windows NT_amd64 version 6.2) on Tue Oct 28 16:12:34 +1100 2025
INFO: [HLS 200-10] In directory 'C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden'
Sourcing Tcl script 'C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project srcnn_hls 
INFO: [HLS 200-10] Opening project 'C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls'.
INFO: [HLS 200-1510] Running: set_top srcnn 
INFO: [HLS 200-1510] Running: add_files src/conv1.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv1_tile.cpp 
WARNING: [HLS 200-40] Cannot find design file 'src/conv1_tile.cpp'
INFO: [HLS 200-1510] Running: add_files src/conv2.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv3.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.cpp 
INFO: [HLS 200-10] Adding design file 'src/srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.h 
INFO: [HLS 200-10] Adding design file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set14 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set14' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set5 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set5' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.h -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_set14.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_set14.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_conv1.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_srcnn.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/csim.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5559] unexpected pragma argument 'mul', expects function/operation (src/srcnn.cpp:52:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'init_acc1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:144:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_8' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:150:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:151:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_10' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:152:34)
INFO: [HLS 214-291] Loop 'add_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:154:25)
INFO: [HLS 214-291] Loop 'relu_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:162:20)
INFO: [HLS 214-291] Loop 'conv2_out' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:173:13)
INFO: [HLS 214-291] Loop 'dot_n1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:176:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_11' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:188:21)
INFO: [HLS 214-291] Loop 'in_ch' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:190:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_12' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:192:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_13' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:193:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:103:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_7' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:104:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:93:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:81:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:83:26)
INFO: [HLS 214-186] Unrolling loop 'init_acc1' (src/srcnn.cpp:144:13) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_8' (src/srcnn.cpp:150:29) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_9' (src/srcnn.cpp:151:31) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_10' (src/srcnn.cpp:152:34) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'add_c1' (src/srcnn.cpp:154:25) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'relu_c1' (src/srcnn.cpp:162:20) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'conv2_out' (src/srcnn.cpp:173:13) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'dot_n1' (src/srcnn.cpp:176:19) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_11' (src/srcnn.cpp:188:21) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'in_ch' (src/srcnn.cpp:190:18) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_12' (src/srcnn.cpp:192:21) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_13' (src/srcnn.cpp:193:34) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_5' (src/srcnn.cpp:102:23) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_6' (src/srcnn.cpp:103:25) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_7' (src/srcnn.cpp:104:27) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_4' (src/srcnn.cpp:93:22) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (src/srcnn.cpp:81:22) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (src/srcnn.cpp:82:24) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (src/srcnn.cpp:83:26) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'srcnn(float const (*) [255][255], float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float const (*) [32][5][5], float const*, float (*) [255][255])' (src/srcnn.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:56:10)
INFO: [HLS 214-248] Applying array_partition to 'b1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:57:11)
INFO: [HLS 214-248] Applying array_partition to 'w2': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'b2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'w3': Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'c1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:115:11)
INFO: [HLS 214-248] Applying array_partition to 'c2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:118:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch' due to pipeline pragma (src/srcnn.cpp:140:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=2' for array 'patch' due to pipeline pragma (src/srcnn.cpp:140:9)
INFO: [HLS 214-248] Applying array_partition to 'w3_0': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_1': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_2': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_3': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_4': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_5': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_6': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_7': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'patch': Cyclic partitioning with factor 9 on dimension 1. Cyclic partitioning with factor 9 on dimension 2. (src/srcnn.cpp:113:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 101.247 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 177 seconds. CPU system time: 1 seconds. Elapsed time: 178.022 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] Checking synthesizability ...
