#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 13 17:13:02 2021
# Process ID: 14304
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14768 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/signal_multiplexer_1.0'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Projects/kyber-fpga/kyber-fpga.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'kyberBD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
kyberBD_dual_bram_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 754.426 ; gain = 117.590
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:timer2:1.0 - timer2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_0
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_0
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_1
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_0
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_1
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_1
Adding component instance block -- xilinx.com:user:poly_tomont:1.0 - poly_tomont_0
Adding component instance block -- xilinx.com:user:dual_bram:1.0 - dual_bram_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /montgomery_reduction_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /montgomery_reduction_1/clk(undef)
Successfully read diagram <kyberBD> from BD file <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 884.023 ; gain = 108.195
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dual_bram:1.0 [get_ips  kyberBD_dual_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd'
INFO: [IP_Flow 19-3422] Upgraded kyberBD_dual_bram_0_0 (dual_bram_v1.0 1.0) from revision 7 to revision 8
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/kyber-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kyberBD_dual_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_0_Reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_1_Reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_dual_bram_0_S00_AXI_reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_dual_bram_0_S01_AXI_reg]
make_wrapper -files [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -top
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </dual_bram_0/S00_AXI/S00_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </dual_bram_0/S01_AXI/S01_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave1_en
/bram_port_selector_0/slave1_we
/bram_port_selector_0/slave1_addr
/bram_port_selector_0/slave2_en
/bram_port_selector_0/slave2_we
/bram_port_selector_0/slave2_addr
/bram_port_selector_0/slave3_en
/bram_port_selector_0/slave3_we
/bram_port_selector_0/slave3_addr
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave1_en
/bram_port_selector_1/slave1_we
/bram_port_selector_1/slave1_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/double_signal_multip_0/data_in_1
/double_signal_multip_0/enable_in_1
/double_signal_multip_1/data_in_1
/double_signal_multip_1/enable_in_1

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_1/S_AXI/Reg }]
Slave segment </axi_gpio_1/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4121_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {dual_bram_0/S00_AXI/S00_AXI_reg }]
Slave segment </dual_bram_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {dual_bram_0/S01_AXI/S01_AXI_reg }]
Slave segment </dual_bram_0/S01_AXI/S01_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave1_en
/bram_port_selector_0/slave1_we
/bram_port_selector_0/slave1_addr
/bram_port_selector_0/slave2_en
/bram_port_selector_0/slave2_we
/bram_port_selector_0/slave2_addr
/bram_port_selector_0/slave3_en
/bram_port_selector_0/slave3_we
/bram_port_selector_0/slave3_addr
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave1_en
/bram_port_selector_1/slave1_we
/bram_port_selector_1/slave1_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/double_signal_multip_0/data_in_1
/double_signal_multip_0/enable_in_1
/double_signal_multip_1/data_in_1
/double_signal_multip_1/enable_in_1

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.535 ; gain = 94.953
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 13 17:17:47 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Sat Feb 13 17:17:47 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1941.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1941.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2063.895 ; gain = 875.312
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name dual_bram_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/dual_bram_v1_0_project c:/Projects/ip_repo/dual_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.898 ; gain = 42.309
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2160.488 ; gain = 60.898
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/dual_bram_1.0/component.xml' ignored by IP packager.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo/dual_bram_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Projects/ip_repo/dual_bram_1.0'. ''c:/Projects/ip_repo/dual_bram_1.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dual_bram:1.0 [get_ips  kyberBD_dual_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd'
INFO: [IP_Flow 19-3420] Updated kyberBD_dual_bram_0_0 to use current project options
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/kyber-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kyberBD_dual_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
ERROR: [BD 5-216] VLNV <xilinx.com:ip:axi_protocol_converter:2.1> is not supported for the current part. 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ifx_insert_ip Line 14
ERROR: [BD 41-703] Slave segment </axi_gpio_0/S_AXI/Reg> is mapped into master segment </processing_system7_0/Data/SEG_axi_gpio_0_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_gpio_1/S_AXI/Reg> is mapped into master segment </processing_system7_0/Data/SEG_axi_gpio_1_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </dual_bram_0/S00_AXI/S00_AXI_reg> is mapped into master segment </processing_system7_0/Data/SEG_dual_bram_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </dual_bram_0/S01_AXI/S01_AXI_reg> is mapped into master segment </processing_system7_0/Data/SEG_dual_bram_0_S01_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
ERROR: [BD 5-216] VLNV <xilinx.com:ip:axi_protocol_converter:2.1> is not supported for the current part. 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ifx_insert_ip Line 14
ERROR: [BD 41-703] Slave segment </axi_gpio_0/S_AXI/Reg> is mapped into master segment </processing_system7_0/Data/SEG_axi_gpio_0_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_gpio_1/S_AXI/Reg> is mapped into master segment </processing_system7_0/Data/SEG_axi_gpio_1_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </dual_bram_0/S00_AXI/S00_AXI_reg> is mapped into master segment </processing_system7_0/Data/SEG_dual_bram_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </dual_bram_0/S01_AXI/S01_AXI_reg> is mapped into master segment </processing_system7_0/Data/SEG_dual_bram_0_S01_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dual_bram:1.0 [get_ips  kyberBD_dual_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd'
INFO: [IP_Flow 19-3422] Upgraded kyberBD_dual_bram_0_0 (dual_bram_v1.0 1.0) from revision 8 to revision 9
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/kyber-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kyberBD_dual_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave1_en
/bram_port_selector_0/slave1_we
/bram_port_selector_0/slave1_addr
/bram_port_selector_0/slave2_en
/bram_port_selector_0/slave2_we
/bram_port_selector_0/slave2_addr
/bram_port_selector_0/slave3_en
/bram_port_selector_0/slave3_we
/bram_port_selector_0/slave3_addr
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave1_en
/bram_port_selector_1/slave1_we
/bram_port_selector_1/slave1_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/double_signal_multip_0/data_in_1
/double_signal_multip_0/enable_in_1
/double_signal_multip_1/data_in_1
/double_signal_multip_1/enable_in_1

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s00_addr_bram'(2) to net 'bram_port_selector_0_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dual_bram_0/s01_addr_bram'(2) to net 'bram_port_selector_1_BRAM_PORT_MASTER_ADDR'(10) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name dual_bram_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/dual_bram_v1_0_project c:/Projects/ip_repo/dual_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2972.438 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2972.438 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 13 17:45:31 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Sat Feb 13 17:45:31 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

