Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 15 00:47:02 2023
| Host         : LN-Personal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.466        0.000                      0                  102        0.217        0.000                      0                  102        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.466        0.000                      0                  102        0.217        0.000                      0                  102        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.980ns (23.279%)  route 3.230ns (76.721%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.611     5.119    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          0.857     6.432    reg_unit/Out[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           0.590     7.146    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.270 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.621     7.891    reg_unit/Data_Out[16]_i_5_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.015 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.816     8.831    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.152     8.983 r  reg_unit/Data_Out[13]_i_1/O
                         net (fo=1, routed)           0.346     9.329    reg_unit/D[13]
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.499    14.828    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
                         clock pessimism              0.257    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.255    14.794    reg_unit/Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.148ns (29.906%)  route 2.691ns (70.094%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.997     6.574    reg_unit/Out[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.698 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.445     7.143    reg_unit/adders/ff0\\.s3\\.Ci
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.267 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.434     7.701    reg_unit/adders/tf1\\.C_sel_in
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.118     7.819 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.815     8.633    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.326     8.959 r  reg_unit/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     8.959    reg_unit/D[8]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)        0.029    15.090    reg_unit/Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.148ns (29.922%)  route 2.689ns (70.078%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.997     6.574    reg_unit/Out[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.698 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.445     7.143    reg_unit/adders/ff0\\.s3\\.Ci
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.267 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.434     7.701    reg_unit/adders/tf1\\.C_sel_in
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.118     7.819 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.813     8.631    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.326     8.957 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.957    reg_unit/D[9]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)        0.031    15.092    reg_unit/Data_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.952ns (26.346%)  route 2.661ns (73.654%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.611     5.119    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          0.857     6.432    reg_unit/Out[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           0.590     7.146    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.270 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.621     7.891    reg_unit/Data_Out[16]_i_5_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.015 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.594     8.608    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X62Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.732 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     8.732    reg_unit/D[14]
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.499    14.828    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/C
                         clock pessimism              0.257    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.029    15.078    reg_unit/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.952ns (26.326%)  route 2.664ns (73.674%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.611     5.119    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          0.857     6.432    reg_unit/Out[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           0.590     7.146    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.270 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.621     7.891    reg_unit/Data_Out[16]_i_5_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.015 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.597     8.611    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.735 r  reg_unit/Data_Out[12]_i_1/O
                         net (fo=1, routed)           0.000     8.735    reg_unit/D[12]
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[12]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.029    15.091    reg_unit/Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 run_once/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.242ns (34.877%)  route 2.319ns (65.123%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.605     5.113    run_once/Clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  run_once/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  run_once/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.440    run_once/counter[4]
    SLICE_X61Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  run_once/FSM_onehot_curr_state[2]_i_5/O
                         net (fo=1, routed)           0.633     7.198    run_once/FSM_onehot_curr_state[2]_i_5_n_0
    SLICE_X61Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.348 f  run_once/FSM_onehot_curr_state[2]_i_4/O
                         net (fo=1, routed)           0.301     7.649    run_once/FSM_onehot_curr_state[2]_i_4_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.326     7.975 r  run_once/FSM_onehot_curr_state[2]_i_2/O
                         net (fo=3, routed)           0.575     8.550    run_once/next_state1__14
    SLICE_X59Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  run_once/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.674    run_once/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X59Y77         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.494    14.823    run_once/Clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.271    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X59Y77         FDCE (Setup_fdce_C_D)        0.029    15.087    run_once/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.148ns (32.296%)  route 2.407ns (67.704%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.997     6.574    reg_unit/Out[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.698 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.445     7.143    reg_unit/adders/ff0\\.s3\\.Ci
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.267 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.434     7.701    reg_unit/adders/tf1\\.C_sel_in
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.118     7.819 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.531     8.349    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.326     8.675 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     8.675    reg_unit/D[10]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)        0.031    15.092    reg_unit/Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 run_once/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.268ns (35.349%)  route 2.319ns (64.651%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.605     5.113    run_once/Clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  run_once/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  run_once/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.440    run_once/counter[4]
    SLICE_X61Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  run_once/FSM_onehot_curr_state[2]_i_5/O
                         net (fo=1, routed)           0.633     7.198    run_once/FSM_onehot_curr_state[2]_i_5_n_0
    SLICE_X61Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.348 r  run_once/FSM_onehot_curr_state[2]_i_4/O
                         net (fo=1, routed)           0.301     7.649    run_once/FSM_onehot_curr_state[2]_i_4_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.326     7.975 f  run_once/FSM_onehot_curr_state[2]_i_2/O
                         net (fo=3, routed)           0.575     8.550    run_once/next_state1__14
    SLICE_X59Y77         LUT5 (Prop_lut5_I2_O)        0.150     8.700 r  run_once/FSM_onehot_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.700    run_once/FSM_onehot_curr_state[2]_i_1_n_0
    SLICE_X59Y77         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.494    14.823    run_once/Clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism              0.271    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X59Y77         FDCE (Setup_fdce_C_D)        0.075    15.133    run_once/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.148ns (32.890%)  route 2.342ns (67.110%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.997     6.574    reg_unit/Out[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.698 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.445     7.143    reg_unit/adders/ff0\\.s3\\.Ci
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.267 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.434     7.701    reg_unit/adders/tf1\\.C_sel_in
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.118     7.819 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.467     8.285    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.326     8.611 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     8.611    reg_unit/D[11]
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)        0.029    15.090    reg_unit/Data_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.952ns (27.609%)  route 2.496ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.611     5.119    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          0.857     6.432    reg_unit/Out[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           0.590     7.146    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.270 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.621     7.891    reg_unit/Data_Out[16]_i_5_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.015 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.429     8.443    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.567 r  reg_unit/Data_Out[15]_i_1/O
                         net (fo=1, routed)           0.000     8.567    reg_unit/D[15]
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[15]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.031    15.093    reg_unit/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 run_once/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.450    run_once/Clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  run_once/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=5, routed)           0.082     1.660    run_once/curr_state[2]
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.099     1.759 r  run_once/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    run_once/FSM_onehot_curr_state[0]_i_1_n_0
    SLICE_X59Y77         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.962    run_once/Clk_IBUF_BUFG
    SLICE_X59Y77         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism             -0.512     1.450    
    SLICE_X59Y77         FDPE (Hold_fdpe_C_D)         0.092     1.542    run_once/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.128     1.580 r  reg_unit/Data_Out_reg[1]/Q
                         net (fo=10, routed)          0.115     1.696    reg_unit/Out[1]
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.099     1.795 r  reg_unit/Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    reg_unit/D[2]
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.965    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[2]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.092     1.544    reg_unit/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.450    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  reg_unit/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  reg_unit/Data_Out_reg[3]/Q
                         net (fo=10, routed)          0.180     1.772    reg_unit/Out[3]
    SLICE_X61Y78         LUT3 (Prop_lut3_I0_O)        0.042     1.814 r  reg_unit/Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    reg_unit/D[3]
    SLICE_X61Y78         FDRE                                         r  reg_unit/Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.963    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  reg_unit/Data_Out_reg[3]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.105     1.555    reg_unit/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 run_once/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  run_once/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  run_once/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.738    run_once/counter[7]
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  run_once/next_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.848    run_once/in2[7]
    SLICE_X60Y76         FDRE                                         r  run_once/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.846     1.960    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  run_once/counter_reg[7]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.134     1.582    run_once/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 run_once/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.450    run_once/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  run_once/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  run_once/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.740    run_once/counter[11]
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  run_once/next_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.850    run_once/in2[11]
    SLICE_X60Y77         FDRE                                         r  run_once/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.962    run_once/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  run_once/counter_reg[11]/C
                         clock pessimism             -0.512     1.450    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.134     1.584    run_once/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 run_once/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.579     1.447    run_once/Clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  run_once/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  run_once/counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.737    run_once/counter[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  run_once/next_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.847    run_once/in2[3]
    SLICE_X60Y75         FDRE                                         r  run_once/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.845     1.959    run_once/Clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  run_once/counter_reg[3]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.134     1.581    run_once/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 run_once/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.450    run_once/Clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  run_once/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  run_once/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.741    run_once/counter[15]
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  run_once/next_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.851    run_once/in2[15]
    SLICE_X60Y78         FDRE                                         r  run_once/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.963    run_once/Clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  run_once/counter_reg[15]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.134     1.584    run_once/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.451    HexA/Clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.714    HexA/counter_reg_n_0_[10]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    HexA/counter_reg[8]_i_1_n_5
    SLICE_X62Y78         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.965    HexA/Clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.514     1.451    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.105     1.556    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.715    HexA/counter_reg_n_0_[14]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    HexA/counter_reg[12]_i_1_n_5
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.966    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.105     1.557    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.712    HexA/counter_reg_n_0_[2]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  HexA/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    HexA/counter_reg[0]_i_1_n_5
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[2]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.105     1.554    HexA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   HexA/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 5.601ns (51.199%)  route 5.339ns (48.801%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[13]_inst/O
                         net (fo=12, routed)          2.044     3.524    SW_IBUF[13]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     3.648 f  hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.590     4.238    HexA/hex_segA_OBUF[2]_inst_i_1_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.830     5.192    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y80         LUT4 (Prop_lut4_I1_O)        0.150     5.342 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.875     7.217    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.723    10.940 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.940    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 5.095ns (47.084%)  route 5.726ns (52.916%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.200     4.662    HexA/Reset_Clear_IBUF
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.786 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.526     7.312    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.509    10.821 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.821    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.789ns  (logic 5.606ns (51.960%)  route 5.183ns (48.040%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[13]_inst/O
                         net (fo=12, routed)          2.044     3.524    SW_IBUF[13]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.153     3.677 f  hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.434     4.111    HexA/hex_segA_OBUF[3]_inst_i_1_1
    SLICE_X64Y78         LUT6 (Prop_lut6_I5_O)        0.331     4.442 r  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.452     4.894    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I1_O)        0.124     5.018 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.253     7.271    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    10.789 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.789    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 5.834ns (54.194%)  route 4.931ns (45.806%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          2.003     3.476    SW_IBUF[12]
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.152     3.628 f  hex_segA_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.577     4.205    HexA/hex_segA_OBUF[0]_inst_i_1_1
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.553 r  HexA/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433     4.986    HexA/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.150     5.136 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918     7.054    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.712    10.766 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.766    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 5.631ns (53.464%)  route 4.901ns (46.536%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[13]_inst/O
                         net (fo=12, routed)          2.058     3.538    SW_IBUF[13]
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.157     3.695 f  hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.576     4.271    HexA/hex_segA_OBUF[5]_inst_i_1_1
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.355     4.626 r  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.154     4.780    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I1_O)        0.124     4.904 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.113     7.017    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    10.532 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.532    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.497ns  (logic 5.378ns (51.228%)  route 5.120ns (48.772%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 f  SW_IBUF[13]_inst/O
                         net (fo=12, routed)          2.058     3.538    SW_IBUF[13]
    SLICE_X64Y80         LUT4 (Prop_lut4_I1_O)        0.124     3.662 f  hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.491     4.153    HexA/hex_segA_OBUF[4]_inst_i_1_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  HexA/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.304     4.581    HexA/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.124     4.705 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.972    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    10.497 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.497    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 5.376ns (51.377%)  route 5.088ns (48.623%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[13]_inst/O
                         net (fo=12, routed)          2.038     3.518    SW_IBUF[13]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     3.642 f  hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.313     3.956    HexA/hex_segA_OBUF[6]_inst_i_1_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  HexA/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.873     4.953    HexA/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.077 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.940    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    10.464 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.464    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 5.329ns (50.927%)  route 5.135ns (49.073%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          2.400     3.862    HexA/Reset_Clear_IBUF
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.146     4.008 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.735     6.742    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721    10.464 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.464    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 5.602ns (54.050%)  route 4.762ns (45.950%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          2.003     3.476    SW_IBUF[12]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     3.600 f  hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.591     4.191    HexA/hex_segA_OBUF[1]_inst_i_1_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.315 r  HexA/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452     4.767    HexA/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.150     4.917 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716     6.633    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.731    10.364 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.364    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.176ns  (logic 5.112ns (50.233%)  route 5.065ns (49.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.200     4.662    HexA/Reset_Clear_IBUF
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.786 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.864     6.650    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.526    10.176 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.176    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.608ns (61.438%)  route 1.009ns (38.562%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.430     0.674    HexA/SW_IBUF[7]
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.719 r  HexA/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.854    HexA/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.046     0.900 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.344    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.273     2.617 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.617    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.629ns (61.790%)  route 1.007ns (38.210%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.509     0.753    HexA/SW_IBUF[7]
    SLICE_X64Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.798 r  HexA/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.140     0.938    HexA/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.046     0.984 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.342    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.294     2.637 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.637    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.561ns (58.956%)  route 1.086ns (41.044%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.402     0.646    HexA/SW_IBUF[7]
    SLICE_X63Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.691 r  HexA/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.097     0.788    HexA/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.833 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.420    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.227     2.647 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.647    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.538ns (57.355%)  route 1.144ns (42.645%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[4]_inst/O
                         net (fo=13, routed)          0.586     0.818    HexA/SW_IBUF[4]
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.915    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.960 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.466    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     2.682 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.682    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.553ns (57.409%)  route 1.152ns (42.591%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.431     0.675    HexA/SW_IBUF[7]
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.720 r  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.140     0.860    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.905 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.581     1.486    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.219     2.705 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.705    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.616ns (58.656%)  route 1.139ns (41.345%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          0.449     0.704    SW_IBUF[9]
    SLICE_X65Y80         LUT4 (Prop_lut4_I3_O)        0.045     0.749 f  hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.082     0.831    HexA/hex_segA_OBUF[6]_inst_i_1_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  HexA/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.189     1.065    HexA/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.110 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.529    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.225     2.755 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.755    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.666ns (57.271%)  route 1.243ns (42.729%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 f  SW_IBUF[8]_inst/O
                         net (fo=13, routed)          0.460     0.706    SW_IBUF[8]
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.751 f  hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.091     0.842    HexA/hex_segA_OBUF[2]_inst_i_1_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  HexA/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.279     1.166    HexA/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.044     1.210 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.623    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.286     2.909 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.909    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.504ns (50.340%)  route 1.484ns (49.660%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          1.011     1.240    reg_unit/Reset_Clear_IBUF
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.285 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.473     1.758    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.229     2.987 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.987    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.506ns (49.471%)  route 1.539ns (50.529%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.998     1.228    HexA/Reset_Clear_IBUF
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.541     1.813    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.232     3.045 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.045    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.563ns (51.107%)  route 1.495ns (48.893%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          1.015     1.245    HexA/Reset_Clear_IBUF
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.044     1.289 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.480     1.769    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.290     3.059 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.059    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.707ns (48.201%)  route 5.058ns (51.799%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.615     5.123    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          1.001     6.543    reg_unit/Out[13]
    SLICE_X59Y81         LUT4 (Prop_lut4_I3_O)        0.327     6.870 f  reg_unit/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.654     7.524    reg_unit/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326     7.850 r  reg_unit/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.946     8.795    reg_unit/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.919 r  reg_unit/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.458    11.377    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         3.511    14.888 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.888    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.726ns (50.527%)  route 4.627ns (49.473%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.615     5.123    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.884     6.425    reg_unit/Out[13]
    SLICE_X60Y81         LUT4 (Prop_lut4_I2_O)        0.327     6.752 f  reg_unit/hex_segB_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.671     7.424    reg_unit/hex_segB_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.348     7.772 r  reg_unit/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.427     8.199    reg_unit/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.323 r  reg_unit/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.645    10.968    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.508    14.475 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.475    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.454ns (50.871%)  route 4.302ns (49.129%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.615     5.123    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.884     6.425    reg_unit/Out[13]
    SLICE_X60Y81         LUT4 (Prop_lut4_I2_O)        0.299     6.724 f  reg_unit/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.302     7.026    reg_unit/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.150 r  reg_unit/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.818     7.968    reg_unit/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.092 r  reg_unit/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.298    10.391    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.488    13.879 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.879    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 4.706ns (53.922%)  route 4.021ns (46.078%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.615     5.123    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.894     6.435    reg_unit/Out[13]
    SLICE_X60Y81         LUT4 (Prop_lut4_I1_O)        0.325     6.760 f  reg_unit/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.307     7.067    reg_unit/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.328     7.395 r  reg_unit/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.716     8.111    reg_unit/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.235 r  reg_unit/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.105    10.340    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         3.510    13.850 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.850    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.442ns (52.305%)  route 4.050ns (47.695%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.614     5.122    HexA/Clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.505     7.083    HexA/p_0_in[1]
    SLICE_X63Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.207 r  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.627     7.834    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I3_O)        0.150     7.984 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918     9.902    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.712    13.614 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.614    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.344ns (51.496%)  route 4.091ns (48.504%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.615     5.123    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_unit/Data_Out_reg[14]/Q
                         net (fo=10, routed)          1.095     6.674    reg_unit/Out[14]
    SLICE_X60Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.798 f  reg_unit/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.282     7.080    reg_unit/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.204 r  reg_unit/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.802     8.005    reg_unit/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y81         LUT4 (Prop_lut4_I1_O)        0.124     8.129 r  reg_unit/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.913    10.042    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         3.516    13.558 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.558    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.353ns (51.855%)  route 4.041ns (48.145%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.612     5.120    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  reg_unit/Data_Out_reg[8]/Q
                         net (fo=13, routed)          0.842     6.417    reg_unit/Out[8]
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.124     6.541 f  reg_unit/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.451     6.993    reg_unit/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.117 r  reg_unit/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.799     7.916    reg_unit/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.040 r  reg_unit/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949     9.989    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         3.525    13.514 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.514    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.356ns (52.189%)  route 3.991ns (47.811%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.612     5.120    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  reg_unit/Data_Out_reg[8]/Q
                         net (fo=13, routed)          0.843     6.418    reg_unit/Out[8]
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  reg_unit/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.403     6.946    reg_unit/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.070 r  reg_unit/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.801     7.871    reg_unit/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.944     9.939    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.528    13.467 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.467    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 4.449ns (55.502%)  route 3.567ns (44.498%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.614     5.122    HexA/Clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          0.889     6.467    HexA/p_0_in[1]
    SLICE_X64Y79         LUT6 (Prop_lut6_I4_O)        0.124     6.591 r  HexA/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.803     7.394    HexA/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.146     7.540 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.875     9.415    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.723    13.138 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.138    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.327ns (54.184%)  route 3.659ns (45.816%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.924     6.501    HexA/p_0_in[0]
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.150     6.651 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.735     9.386    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721    13.107 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.107    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.413ns (68.749%)  route 0.642ns (31.251%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.223     1.816    HexA/p_0_in[0]
    SLICE_X65Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.419     2.281    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.227     3.508 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.508    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.411ns (67.193%)  route 0.689ns (32.807%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.270     1.864    HexA/p_0_in[0]
    SLICE_X65Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.327    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.225     3.553 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.553    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.412ns (66.522%)  route 0.710ns (33.478%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.229     1.822    reg_unit/p_0_in[0]
    SLICE_X61Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  reg_unit/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.349    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.574 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.574    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.462ns (68.662%)  route 0.667ns (31.338%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.223     1.816    HexA/p_0_in[0]
    SLICE_X65Y80         LUT4 (Prop_lut4_I2_O)        0.048     1.864 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.309    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.273     3.581 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.581    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.376ns (63.687%)  route 0.784ns (36.313%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.169     1.762    reg_unit/p_0_in[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  reg_unit/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.615     2.423    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.612 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.612    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.448ns (66.733%)  route 0.722ns (33.267%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.168     1.762    reg_unit/Out[0]
    SLICE_X61Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  reg_unit/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.111     1.917    reg_unit/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.962 r  reg_unit/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.405    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.217     3.622 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.622    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.470ns (67.212%)  route 0.717ns (32.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.304     1.897    HexA/p_0_in[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.043     1.940 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.353    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.286     3.640 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.640    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.415ns (64.479%)  route 0.780ns (35.521%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.307     1.900    reg_unit/p_0_in[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.945 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.418    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.647 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.647    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.402ns (62.045%)  route 0.857ns (37.955%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.351     1.944    HexA/p_0_in[0]
    SLICE_X65Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.496    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     3.711 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.711    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.418ns (62.664%)  route 0.845ns (37.336%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    HexA/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.304     1.897    HexA/p_0_in[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.942 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.541     2.483    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.232     3.715 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.715    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 1.990ns (29.238%)  route 4.815ns (70.762%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.398     3.863    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.987 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.633     4.620    reg_unit/adders/tf1\\.f1\\.s3\\.Ci
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.744 r  reg_unit/Data_Out[16]_i_6/O
                         net (fo=1, routed)           0.622     5.367    reg_unit/Data_Out[16]_i_6_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.816     6.307    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.152     6.459 r  reg_unit/Data_Out[13]_i_1/O
                         net (fo=1, routed)           0.346     6.805    reg_unit/D[13]
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.499     4.828    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 2.068ns (32.559%)  route 4.283ns (67.441%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.402     3.868    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.992 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           1.065     5.057    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.152     5.209 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.815     6.024    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.326     6.350 r  reg_unit/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.350    reg_unit/D[8]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 2.068ns (32.569%)  route 4.281ns (67.431%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.402     3.868    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.992 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           1.065     5.057    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.152     5.209 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.813     6.022    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     6.348    reg_unit/D[9]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.211ns  (logic 1.962ns (31.582%)  route 4.249ns (68.418%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.398     3.863    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.987 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.633     4.620    reg_unit/adders/tf1\\.f1\\.s3\\.Ci
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.744 r  reg_unit/Data_Out[16]_i_6/O
                         net (fo=1, routed)           0.622     5.367    reg_unit/Data_Out[16]_i_6_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.597     6.087    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.211 r  reg_unit/Data_Out[12]_i_1/O
                         net (fo=1, routed)           0.000     6.211    reg_unit/D[12]
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498     4.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[12]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.208ns  (logic 1.962ns (31.596%)  route 4.247ns (68.404%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.398     3.863    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.987 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.633     4.620    reg_unit/adders/tf1\\.f1\\.s3\\.Ci
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.744 r  reg_unit/Data_Out[16]_i_6/O
                         net (fo=1, routed)           0.622     5.367    reg_unit/Data_Out[16]_i_6_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.594     6.084    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X62Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     6.208    reg_unit/D[14]
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.499     4.828    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 2.068ns (34.083%)  route 3.999ns (65.917%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.402     3.868    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.992 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           1.065     5.057    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.152     5.209 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.531     5.740    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.326     6.066 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     6.066    reg_unit/D[10]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.962ns (32.460%)  route 4.081ns (67.540%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.398     3.863    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.987 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.633     4.620    reg_unit/adders/tf1\\.f1\\.s3\\.Ci
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.744 r  reg_unit/Data_Out[16]_i_6/O
                         net (fo=1, routed)           0.622     5.367    reg_unit/Data_Out[16]_i_6_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.429     5.919    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.043 r  reg_unit/Data_Out[15]_i_1/O
                         net (fo=1, routed)           0.000     6.043    reg_unit/D[15]
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498     4.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[15]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.038ns  (logic 1.957ns (32.404%)  route 4.081ns (67.596%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.398     3.863    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.987 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.633     4.620    reg_unit/adders/tf1\\.f1\\.s3\\.Ci
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.744 r  reg_unit/Data_Out[16]_i_6/O
                         net (fo=1, routed)           0.622     5.367    reg_unit/Data_Out[16]_i_6_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  reg_unit/Data_Out[16]_i_4/O
                         net (fo=5, routed)           0.429     5.919    reg_unit/adders/tf3\\.C_sel_in
    SLICE_X61Y81         LUT5 (Prop_lut5_I4_O)        0.119     6.038 r  reg_unit/Data_Out[16]_i_1/O
                         net (fo=1, routed)           0.000     6.038    reg_unit/Data_Out[16]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498     4.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  reg_unit/Data_Out_reg[16]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 2.068ns (34.447%)  route 3.935ns (65.553%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          2.402     3.868    reg_unit/SW_IBUF[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.992 r  reg_unit/Data_Out[7]_i_4/O
                         net (fo=3, routed)           1.065     5.057    reg_unit/adders/tf1\\.f0\\.s3\\.Ci
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.152     5.209 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.467     5.676    reg_unit/adders/tf2\\.C_sel_in
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.326     6.002 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.002    reg_unit/D[11]
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 1.837ns (32.239%)  route 3.862ns (67.761%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.393     3.858    reg_unit/SW_IBUF[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.124     3.982 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.445     4.427    reg_unit/adders/ff0\\.s3\\.Ci
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.551 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           1.024     5.575    reg_unit/adders/tf1\\.C_sel_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.699 r  reg_unit/Data_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.699    reg_unit/D[6]
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.496     4.825    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.300ns (34.581%)  route 0.568ns (65.419%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          0.568     0.824    reg_unit/SW_IBUF[9]
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.869 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.869    reg_unit/D[9]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.289ns (32.131%)  route 0.610ns (67.869%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.610     0.854    reg_unit/SW_IBUF[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.899 r  reg_unit/Data_Out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.899    reg_unit/D[7]
    SLICE_X58Y79         FDRE                                         r  reg_unit/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  reg_unit/Data_Out_reg[7]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.298ns (30.924%)  route 0.666ns (69.076%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[14]_inst/O
                         net (fo=10, routed)          0.666     0.919    reg_unit/SW_IBUF[14]
    SLICE_X62Y81         LUT5 (Prop_lut5_I4_O)        0.045     0.964 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.964    reg_unit/D[14]
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.968    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.296ns (30.598%)  route 0.672ns (69.402%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  SW_IBUF[11]_inst/O
                         net (fo=9, routed)           0.672     0.923    reg_unit/SW_IBUF[11]
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.968 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.968    reg_unit/D[11]
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.965    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  reg_unit/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.278ns (28.033%)  route 0.713ns (71.967%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[4]_inst/O
                         net (fo=13, routed)          0.713     0.945    reg_unit/SW_IBUF[4]
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.990 r  reg_unit/Data_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.990    reg_unit/D[5]
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.963    reg_unit/Clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  reg_unit/Data_Out_reg[5]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.301ns (30.230%)  route 0.695ns (69.770%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  SW_IBUF[10]_inst/O
                         net (fo=10, routed)          0.695     0.951    reg_unit/SW_IBUF[10]
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.996    reg_unit/D[10]
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.230ns (22.070%)  route 0.811ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.811     1.040    HexA/Reset_Clear_IBUF
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.230ns (22.070%)  route 0.811ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.811     1.040    HexA/Reset_Clear_IBUF
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.230ns (22.070%)  route 0.811ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.811     1.040    HexA/Reset_Clear_IBUF
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.230ns (22.070%)  route 0.811ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.811     1.040    HexA/Reset_Clear_IBUF
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[3]/C





