<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the optimization information from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="3" name="Optimizations Summary">
<parameter tooltip="Non-gated/non-generated clock trees / Gated/generated clock trees" name="Combined Clock Conversion">
<data>0 / 9</data>
<report_link name="more">
<data>C:\Users\AndrewPC1\Documents\GitHub\CoreCam_Firmware\timing_controller\diamond\timing_controller\synlog\report\timing_controller_timing_controller_fpga_mapper_combined_clk.rpt</data>
</report_link>
</parameter>
</report_table>
