verilog work "../mips_cpu_source/Mips5_signnext.v"
verilog work "../mips_cpu_source/Mips4_ALUCtr.v"
verilog work "../mips_cpu_source/Mips3_mainCtr.v"
verilog work "../mips_cpu_source/Mips2_ALU.v"
verilog work "../mips_cpu_source/Mips1_regFile.v"
verilog work "ipcore_dir/instructionROM.v"
verilog work "ipcore_dir/dataRAM.v"
verilog work "../mips_cpu_source/Top.v"
verilog work "top_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
