

================================================================
== Vitis HLS Report for 'Infeasi_Res_S2'
================================================================
* Date:           Fri Jan  9 14:27:05 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                         |                                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                         Instance                                        |                                  Module                                 |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_Block_entry_split_proc_fu_296                                                   |Block_entry_split_proc                                                   |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        |grp_Process_N_fu_304                                                                     |Process_N                                                                |        1|        1|  3.333 ns|  3.333 ns|    1|    1|        no|
        |grp_Compute_Primal_Infeasibility_stage2_fu_310                                           |Compute_Primal_Infeasibility_stage2                                      |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_Compute_Dual_Infeasibility_stage2_fu_334                                             |Compute_Dual_Infeasibility_stage2                                        |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |call_ln0_Block_entry_split_split_split_split_split_split_split_split_split_proc1_fu_362  |Block_entry_split_split_split_split_split_split_split_split_split_proc1  |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_pScale_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%inverse_pScale_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %inverse_pScale"   --->   Operation 7 'read' 'inverse_pScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_dScale_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_inverse_dScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%inverse_dScale_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %inverse_dScale"   --->   Operation 9 'read' 'inverse_dScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ifScaled"   --->   Operation 11 'read' 'ifScaled_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %problem_nEqs"   --->   Operation 13 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nCols_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%nCols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nCols"   --->   Operation 15 'read' 'nCols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nRows_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_nRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%nRows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nRows"   --->   Operation 17 'read' 'nRows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %hasUpper"   --->   Operation 19 'read' 'hasUpper_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %hasLower"   --->   Operation 21 'read' 'hasLower_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rowScale"   --->   Operation 23 'read' 'rowScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %colScale1"   --->   Operation 25 'read' 'colScale1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ax_read = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicCE_to_ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%ax_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ax"   --->   Operation 27 'read' 'ax_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicCE_to_x_read = muxlogic"   --->   Operation 28 'muxlogic' 'muxLogicCE_to_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 29 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale0_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%colScale0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %colScale0"   --->   Operation 31 'read' 'colScale0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_aty_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_aty_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%aty_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %aty"   --->   Operation 33 'read' 'aty_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackNeg_read = muxlogic"   --->   Operation 34 'muxlogic' 'muxLogicCE_to_dSlackNeg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%dSlackNeg_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dSlackNeg"   --->   Operation 35 'read' 'dSlackNeg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackPos_read = muxlogic"   --->   Operation 36 'muxlogic' 'muxLogicCE_to_dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%dSlackPos_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dSlackPos"   --->   Operation 37 'read' 'dSlackPos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicCE_to_y_read = muxlogic"   --->   Operation 38 'muxlogic' 'muxLogicCE_to_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 39 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dPrimalInfeasRes = alloca i64 1" [Infeasi_Res_S2.cpp:89]   --->   Operation 40 'alloca' 'dPrimalInfeasRes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dDualInfeasRes = alloca i64 1" [Infeasi_Res_S2.cpp:90]   --->   Operation 41 'alloca' 'dDualInfeasRes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%call_ret = call i64 @Block_entry.split_proc, i32 %nRows_read, i32 %nCols_read"   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%nRows_assign_out_tmp_channel = extractvalue i64 %call_ret"   --->   Operation 43 'extractvalue' 'nRows_assign_out_tmp_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%nCols_assign_out_tmp_channel = extractvalue i64 %call_ret"   --->   Operation 44 'extractvalue' 'nCols_assign_out_tmp_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [2/2] (0.44ns)   --->   "%call_ret1 = call i128 @Process_N, i32 %nCols_assign_out_tmp_channel, i32 %nRows_assign_out_tmp_channel" [Infeasi_Res_S2.cpp:92]   --->   Operation 45 'call' 'call_ret1' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 46 [1/2] (2.24ns)   --->   "%call_ret1 = call i128 @Process_N, i32 %nCols_assign_out_tmp_channel, i32 %nRows_assign_out_tmp_channel" [Infeasi_Res_S2.cpp:92]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%nCols_assign_c3_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 47 'extractvalue' 'nCols_assign_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%nRows_assign_c2_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 48 'extractvalue' 'nRows_assign_c2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%nRows_assign_c_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 49 'extractvalue' 'nRows_assign_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%nCols_assign_c_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 50 'extractvalue' 'nCols_assign_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 51 [2/2] (2.11ns)   --->   "%call_ln95 = call void @Compute_Primal_Infeasibility_stage2, i512 %gmem0, i64 %y_read, i512 %gmem1, i64 %dSlackPos_read, i512 %gmem2, i64 %dSlackNeg_read, i512 %gmem3, i64 %aty_read, i512 %gmem4, i64 %colScale0_read, i64 %dPrimalInfeasRes, i32 %nRows_assign_c2_channel, i32 %nCols_assign_c3_channel, i32 %ifScaled_read, i64 %inverse_dScale_read" [Infeasi_Res_S2.cpp:95]   --->   Operation 51 'call' 'call_ln95' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [2/2] (2.11ns)   --->   "%call_ln111 = call void @Compute_Dual_Infeasibility_stage2, i512 %gmem5, i64 %x_read, i512 %gmem6, i64 %ax_read, i512 %gmem8, i64 %rowScale_read, i512 %gmem7, i64 %colScale1_read, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i32 %nRows_assign_c_channel, i32 %nCols_assign_c_channel, i32 %ifScaled_read, i32 %problem_nEqs_read, i64 %inverse_pScale_read, i64 %dDualInfeasRes" [Infeasi_Res_S2.cpp:111]   --->   Operation 52 'call' 'call_ln111' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln95 = call void @Compute_Primal_Infeasibility_stage2, i512 %gmem0, i64 %y_read, i512 %gmem1, i64 %dSlackPos_read, i512 %gmem2, i64 %dSlackNeg_read, i512 %gmem3, i64 %aty_read, i512 %gmem4, i64 %colScale0_read, i64 %dPrimalInfeasRes, i32 %nRows_assign_c2_channel, i32 %nCols_assign_c3_channel, i32 %ifScaled_read, i64 %inverse_dScale_read" [Infeasi_Res_S2.cpp:95]   --->   Operation 53 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln111 = call void @Compute_Dual_Infeasibility_stage2, i512 %gmem5, i64 %x_read, i512 %gmem6, i64 %ax_read, i512 %gmem8, i64 %rowScale_read, i512 %gmem7, i64 %colScale1_read, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i32 %nRows_assign_c_channel, i32 %nCols_assign_c_channel, i32 %ifScaled_read, i32 %problem_nEqs_read, i64 %inverse_pScale_read, i64 %dDualInfeasRes" [Infeasi_Res_S2.cpp:111]   --->   Operation 54 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln87 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [Infeasi_Res_S2.cpp:87]   --->   Operation 55 'specdataflowpipeline' 'specdataflowpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [Infeasi_Res_S2.cpp:28]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_36, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_34, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_46, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_45, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem3"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem4"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem5, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_43, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem5"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem6, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_42, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem6"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem7"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem8"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem9"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem10"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_24, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackPos, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_20, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackPos, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackNeg, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackNeg, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aty, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aty, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale0, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale0, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_40, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ax, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_29, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ax, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale1, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale1, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasLower, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasLower, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasUpper, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_22, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasUpper, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dPrimalInfeasRes_val"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes_val, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_21, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes_val, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dDualInfeasRes_val"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes_val, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes_val, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nRows"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_19, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nCols"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_18, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %problem_nEqs"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %problem_nEqs, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %problem_nEqs, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ifScaled"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ifScaled, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ifScaled, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inverse_dScale"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_41, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inverse_pScale"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_25, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @dPrimalInfeasRes_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %dPrimalInfeasRes, i64 %dPrimalInfeasRes"   --->   Operation 126 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @dDualInfeasRes_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %dDualInfeasRes, i64 %dDualInfeasRes"   --->   Operation 128 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%call_ln0 = call void @Block_entry.split.split.split.split.split.split.split.split.split_proc1, i64 %dPrimalInfeasRes, i64 %dPrimalInfeasRes_val, i64 %dDualInfeasRes, i64 %dDualInfeasRes_val"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [Infeasi_Res_S2.cpp:129]   --->   Operation 131 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dSlackPos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dSlackNeg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colScale0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colScale1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hasLower]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hasUpper]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dPrimalInfeasRes_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dDualInfeasRes_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nRows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nCols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ problem_nEqs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inverse_dScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inverse_pScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_inverse_pScale_read (muxlogic            ) [ 000000]
inverse_pScale_read               (read                ) [ 001110]
muxLogicCE_to_inverse_dScale_read (muxlogic            ) [ 000000]
inverse_dScale_read               (read                ) [ 001110]
muxLogicCE_to_ifScaled_read       (muxlogic            ) [ 000000]
ifScaled_read                     (read                ) [ 001110]
muxLogicCE_to_problem_nEqs_read   (muxlogic            ) [ 000000]
problem_nEqs_read                 (read                ) [ 001110]
muxLogicCE_to_nCols_read          (muxlogic            ) [ 000000]
nCols_read                        (read                ) [ 000000]
muxLogicCE_to_nRows_read          (muxlogic            ) [ 000000]
nRows_read                        (read                ) [ 000000]
muxLogicCE_to_hasUpper_read       (muxlogic            ) [ 000000]
hasUpper_read                     (read                ) [ 001110]
muxLogicCE_to_hasLower_read       (muxlogic            ) [ 000000]
hasLower_read                     (read                ) [ 001110]
muxLogicCE_to_rowScale_read       (muxlogic            ) [ 000000]
rowScale_read                     (read                ) [ 001110]
muxLogicCE_to_colScale1_read      (muxlogic            ) [ 000000]
colScale1_read                    (read                ) [ 001110]
muxLogicCE_to_ax_read             (muxlogic            ) [ 000000]
ax_read                           (read                ) [ 001110]
muxLogicCE_to_x_read              (muxlogic            ) [ 000000]
x_read                            (read                ) [ 001110]
muxLogicCE_to_colScale0_read      (muxlogic            ) [ 000000]
colScale0_read                    (read                ) [ 001110]
muxLogicCE_to_aty_read            (muxlogic            ) [ 000000]
aty_read                          (read                ) [ 001110]
muxLogicCE_to_dSlackNeg_read      (muxlogic            ) [ 000000]
dSlackNeg_read                    (read                ) [ 001110]
muxLogicCE_to_dSlackPos_read      (muxlogic            ) [ 000000]
dSlackPos_read                    (read                ) [ 001110]
muxLogicCE_to_y_read              (muxlogic            ) [ 000000]
y_read                            (read                ) [ 001110]
dPrimalInfeasRes                  (alloca              ) [ 001111]
dDualInfeasRes                    (alloca              ) [ 001111]
call_ret                          (call                ) [ 000000]
nRows_assign_out_tmp_channel      (extractvalue        ) [ 001000]
nCols_assign_out_tmp_channel      (extractvalue        ) [ 001000]
call_ret1                         (call                ) [ 000000]
nCols_assign_c3_channel           (extractvalue        ) [ 000110]
nRows_assign_c2_channel           (extractvalue        ) [ 000110]
nRows_assign_c_channel            (extractvalue        ) [ 000110]
nCols_assign_c_channel            (extractvalue        ) [ 000110]
call_ln95                         (call                ) [ 000000]
call_ln111                        (call                ) [ 000000]
specdataflowpipeline_ln87         (specdataflowpipeline) [ 000000]
spectopmodule_ln28                (spectopmodule       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specbitsmap_ln0                   (specbitsmap         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
empty                             (specchannel         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
empty_303                         (specchannel         ) [ 000000]
specinterface_ln0                 (specinterface       ) [ 000000]
call_ln0                          (call                ) [ 000000]
ret_ln129                         (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dSlackPos">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dSlackPos"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dSlackNeg">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dSlackNeg"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="aty">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="colScale0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="colScale1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rowScale">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowScale"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hasLower">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasLower"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="hasUpper">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasUpper"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dPrimalInfeasRes_val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes_val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dDualInfeasRes_val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes_val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="nRows">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nRows"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="nCols">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="problem_nEqs">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="problem_nEqs"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ifScaled">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inverse_dScale">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inverse_pScale">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_pScale"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.double"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry.split_proc"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Process_N"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_Primal_Infeasibility_stage2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_Dual_Infeasibility_stage2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry.split.split.split.split.split.split.split.split.split_proc1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="dPrimalInfeasRes_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dPrimalInfeasRes/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dDualInfeasRes_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dDualInfeasRes/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="inverse_pScale_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inverse_pScale_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="inverse_dScale_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inverse_dScale_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ifScaled_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="problem_nEqs_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="problem_nEqs_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="nCols_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nCols_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="nRows_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nRows_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="hasUpper_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasUpper_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="hasLower_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasLower_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rowScale_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowScale_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="colScale1_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale1_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ax_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ax_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="x_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="colScale0_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale0_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="aty_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aty_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="dSlackNeg_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dSlackNeg_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="dSlackPos_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dSlackPos_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="call_ret_Block_entry_split_proc_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_Process_N_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="128" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_Compute_Primal_Infeasibility_stage2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="512" slack="0"/>
<pin id="313" dir="0" index="2" bw="64" slack="2"/>
<pin id="314" dir="0" index="3" bw="512" slack="0"/>
<pin id="315" dir="0" index="4" bw="64" slack="2"/>
<pin id="316" dir="0" index="5" bw="512" slack="0"/>
<pin id="317" dir="0" index="6" bw="64" slack="2"/>
<pin id="318" dir="0" index="7" bw="512" slack="0"/>
<pin id="319" dir="0" index="8" bw="64" slack="2"/>
<pin id="320" dir="0" index="9" bw="512" slack="0"/>
<pin id="321" dir="0" index="10" bw="64" slack="2"/>
<pin id="322" dir="0" index="11" bw="64" slack="2"/>
<pin id="323" dir="0" index="12" bw="32" slack="1"/>
<pin id="324" dir="0" index="13" bw="32" slack="1"/>
<pin id="325" dir="0" index="14" bw="32" slack="2"/>
<pin id="326" dir="0" index="15" bw="64" slack="2"/>
<pin id="327" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_Compute_Dual_Infeasibility_stage2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="512" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="2"/>
<pin id="338" dir="0" index="3" bw="512" slack="0"/>
<pin id="339" dir="0" index="4" bw="64" slack="2"/>
<pin id="340" dir="0" index="5" bw="512" slack="0"/>
<pin id="341" dir="0" index="6" bw="64" slack="2"/>
<pin id="342" dir="0" index="7" bw="512" slack="0"/>
<pin id="343" dir="0" index="8" bw="64" slack="2"/>
<pin id="344" dir="0" index="9" bw="512" slack="0"/>
<pin id="345" dir="0" index="10" bw="64" slack="2"/>
<pin id="346" dir="0" index="11" bw="512" slack="0"/>
<pin id="347" dir="0" index="12" bw="64" slack="2"/>
<pin id="348" dir="0" index="13" bw="32" slack="1"/>
<pin id="349" dir="0" index="14" bw="32" slack="1"/>
<pin id="350" dir="0" index="15" bw="32" slack="2"/>
<pin id="351" dir="0" index="16" bw="32" slack="2"/>
<pin id="352" dir="0" index="17" bw="64" slack="2"/>
<pin id="353" dir="0" index="18" bw="64" slack="2"/>
<pin id="354" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="call_ln0_Block_entry_split_split_split_split_split_split_split_split_split_proc1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="4"/>
<pin id="365" dir="0" index="2" bw="64" slack="0"/>
<pin id="366" dir="0" index="3" bw="64" slack="4"/>
<pin id="367" dir="0" index="4" bw="64" slack="0"/>
<pin id="368" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="muxLogicCE_to_inverse_pScale_read_fu_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_inverse_pScale_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="muxLogicCE_to_inverse_dScale_read_fu_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_inverse_dScale_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="muxLogicCE_to_ifScaled_read_fu_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ifScaled_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="muxLogicCE_to_problem_nEqs_read_fu_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_problem_nEqs_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="muxLogicCE_to_nCols_read_fu_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_nCols_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="muxLogicCE_to_nRows_read_fu_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_nRows_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="muxLogicCE_to_hasUpper_read_fu_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_hasUpper_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="muxLogicCE_to_hasLower_read_fu_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_hasLower_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="muxLogicCE_to_rowScale_read_fu_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_rowScale_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="muxLogicCE_to_colScale1_read_fu_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colScale1_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="muxLogicCE_to_ax_read_fu_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ax_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="muxLogicCE_to_x_read_fu_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_x_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="muxLogicCE_to_colScale0_read_fu_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colScale0_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="muxLogicCE_to_aty_read_fu_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_aty_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="muxLogicCE_to_dSlackNeg_read_fu_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dSlackNeg_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="muxLogicCE_to_dSlackPos_read_fu_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dSlackPos_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="muxLogicCE_to_y_read_fu_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_y_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="nRows_assign_out_tmp_channel_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nRows_assign_out_tmp_channel/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="nCols_assign_out_tmp_channel_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nCols_assign_out_tmp_channel/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="nCols_assign_c3_channel_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="128" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nCols_assign_c3_channel/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="nRows_assign_c2_channel_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nRows_assign_c2_channel/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="nRows_assign_c_channel_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nRows_assign_c_channel/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="nCols_assign_c_channel_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nCols_assign_c_channel/2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="inverse_pScale_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="2"/>
<pin id="434" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inverse_pScale_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="inverse_dScale_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="2"/>
<pin id="439" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inverse_dScale_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="ifScaled_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ifScaled_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="problem_nEqs_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="problem_nEqs_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="hasUpper_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="2"/>
<pin id="455" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="hasUpper_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="hasLower_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="2"/>
<pin id="460" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="hasLower_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="rowScale_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="2"/>
<pin id="465" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="rowScale_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="colScale1_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="colScale1_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="ax_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="2"/>
<pin id="475" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ax_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="x_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="colScale0_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="2"/>
<pin id="485" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="colScale0_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="aty_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="2"/>
<pin id="490" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="aty_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="dSlackNeg_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="2"/>
<pin id="495" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dSlackNeg_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="dSlackPos_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="2"/>
<pin id="500" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dSlackPos_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="y_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="2"/>
<pin id="505" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="dPrimalInfeasRes_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="2"/>
<pin id="510" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dPrimalInfeasRes "/>
</bind>
</comp>

<comp id="514" class="1005" name="dDualInfeasRes_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="2"/>
<pin id="516" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dDualInfeasRes "/>
</bind>
</comp>

<comp id="520" class="1005" name="nRows_assign_out_tmp_channel_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nRows_assign_out_tmp_channel "/>
</bind>
</comp>

<comp id="525" class="1005" name="nCols_assign_out_tmp_channel_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nCols_assign_out_tmp_channel "/>
</bind>
</comp>

<comp id="530" class="1005" name="nCols_assign_c3_channel_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nCols_assign_c3_channel "/>
</bind>
</comp>

<comp id="535" class="1005" name="nRows_assign_c2_channel_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nRows_assign_c2_channel "/>
</bind>
</comp>

<comp id="540" class="1005" name="nRows_assign_c_channel_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nRows_assign_c_channel "/>
</bind>
</comp>

<comp id="545" class="1005" name="nCols_assign_c_channel_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nCols_assign_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="224" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="218" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="330"><net_src comp="2" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="310" pin=5"/></net>

<net id="332"><net_src comp="6" pin="0"/><net_sink comp="310" pin=7"/></net>

<net id="333"><net_src comp="8" pin="0"/><net_sink comp="310" pin=9"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="334" pin=5"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="334" pin=7"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="334" pin=9"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="334" pin=11"/></net>

<net id="369"><net_src comp="184" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="409"><net_src comp="296" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="414"><net_src comp="296" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="419"><net_src comp="304" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="304" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="304" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="304" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="194" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="334" pin=17"/></net>

<net id="440"><net_src comp="200" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="310" pin=15"/></net>

<net id="445"><net_src comp="206" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="310" pin=14"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="334" pin=15"/></net>

<net id="451"><net_src comp="212" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="334" pin=16"/></net>

<net id="456"><net_src comp="230" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="334" pin=12"/></net>

<net id="461"><net_src comp="236" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="334" pin=10"/></net>

<net id="466"><net_src comp="242" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="334" pin=6"/></net>

<net id="471"><net_src comp="248" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="334" pin=8"/></net>

<net id="476"><net_src comp="254" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="481"><net_src comp="260" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="486"><net_src comp="266" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="310" pin=10"/></net>

<net id="491"><net_src comp="272" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="496"><net_src comp="278" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="501"><net_src comp="284" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="506"><net_src comp="290" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="511"><net_src comp="186" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="310" pin=11"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="517"><net_src comp="190" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="334" pin=18"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="523"><net_src comp="406" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="528"><net_src comp="411" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="533"><net_src comp="416" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="310" pin=13"/></net>

<net id="538"><net_src comp="420" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="310" pin=12"/></net>

<net id="543"><net_src comp="424" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="334" pin=13"/></net>

<net id="548"><net_src comp="428" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="334" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dPrimalInfeasRes_val | {5 }
	Port: dDualInfeasRes_val | {5 }
 - Input state : 
	Port: Infeasi_Res_S2 : gmem0 | {3 4 }
	Port: Infeasi_Res_S2 : gmem1 | {3 4 }
	Port: Infeasi_Res_S2 : gmem2 | {3 4 }
	Port: Infeasi_Res_S2 : gmem3 | {3 4 }
	Port: Infeasi_Res_S2 : gmem4 | {3 4 }
	Port: Infeasi_Res_S2 : gmem5 | {3 4 }
	Port: Infeasi_Res_S2 : gmem6 | {3 4 }
	Port: Infeasi_Res_S2 : gmem7 | {3 4 }
	Port: Infeasi_Res_S2 : gmem8 | {3 4 }
	Port: Infeasi_Res_S2 : gmem9 | {3 4 }
	Port: Infeasi_Res_S2 : gmem10 | {3 4 }
	Port: Infeasi_Res_S2 : y | {1 }
	Port: Infeasi_Res_S2 : dSlackPos | {1 }
	Port: Infeasi_Res_S2 : dSlackNeg | {1 }
	Port: Infeasi_Res_S2 : aty | {1 }
	Port: Infeasi_Res_S2 : colScale0 | {1 }
	Port: Infeasi_Res_S2 : x | {1 }
	Port: Infeasi_Res_S2 : ax | {1 }
	Port: Infeasi_Res_S2 : colScale1 | {1 }
	Port: Infeasi_Res_S2 : rowScale | {1 }
	Port: Infeasi_Res_S2 : hasLower | {1 }
	Port: Infeasi_Res_S2 : hasUpper | {1 }
	Port: Infeasi_Res_S2 : nRows | {1 }
	Port: Infeasi_Res_S2 : nCols | {1 }
	Port: Infeasi_Res_S2 : problem_nEqs | {1 }
	Port: Infeasi_Res_S2 : ifScaled | {1 }
	Port: Infeasi_Res_S2 : inverse_dScale | {1 }
	Port: Infeasi_Res_S2 : inverse_pScale | {1 }
  - Chain level:
	State 1
		nRows_assign_out_tmp_channel : 1
		nCols_assign_out_tmp_channel : 1
		call_ret1 : 2
	State 2
		nCols_assign_c3_channel : 1
		nRows_assign_c2_channel : 1
		nRows_assign_c_channel : 1
		nCols_assign_c_channel : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          call_ret_Block_entry_split_proc_fu_296                         |    0    |    0    |    0    |    0    |
|          |                                   grp_Process_N_fu_304                                  |    0    |    0    |    64   |   242   |
|   call   |                      grp_Compute_Primal_Infeasibility_stage2_fu_310                     |   264   |  73.957 |  39936  |  37250  |
|          |                       grp_Compute_Dual_Infeasibility_stage2_fu_334                      |   384   | 113.315 |  91452  |  58942  |
|          | call_ln0_Block_entry_split_split_split_split_split_split_split_split_split_proc1_fu_362 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             inverse_pScale_read_read_fu_194                             |    0    |    0    |    0    |    0    |
|          |                             inverse_dScale_read_read_fu_200                             |    0    |    0    |    0    |    0    |
|          |                                ifScaled_read_read_fu_206                                |    0    |    0    |    0    |    0    |
|          |                              problem_nEqs_read_read_fu_212                              |    0    |    0    |    0    |    0    |
|          |                                  nCols_read_read_fu_218                                 |    0    |    0    |    0    |    0    |
|          |                                  nRows_read_read_fu_224                                 |    0    |    0    |    0    |    0    |
|          |                                hasUpper_read_read_fu_230                                |    0    |    0    |    0    |    0    |
|          |                                hasLower_read_read_fu_236                                |    0    |    0    |    0    |    0    |
|   read   |                                rowScale_read_read_fu_242                                |    0    |    0    |    0    |    0    |
|          |                                colScale1_read_read_fu_248                               |    0    |    0    |    0    |    0    |
|          |                                   ax_read_read_fu_254                                   |    0    |    0    |    0    |    0    |
|          |                                    x_read_read_fu_260                                   |    0    |    0    |    0    |    0    |
|          |                                colScale0_read_read_fu_266                               |    0    |    0    |    0    |    0    |
|          |                                   aty_read_read_fu_272                                  |    0    |    0    |    0    |    0    |
|          |                                dSlackNeg_read_read_fu_278                               |    0    |    0    |    0    |    0    |
|          |                                dSlackPos_read_read_fu_284                               |    0    |    0    |    0    |    0    |
|          |                                    y_read_read_fu_290                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         muxLogicCE_to_inverse_pScale_read_fu_372                        |    0    |    0    |    0    |    0    |
|          |                         muxLogicCE_to_inverse_dScale_read_fu_374                        |    0    |    0    |    0    |    0    |
|          |                            muxLogicCE_to_ifScaled_read_fu_376                           |    0    |    0    |    0    |    0    |
|          |                          muxLogicCE_to_problem_nEqs_read_fu_378                         |    0    |    0    |    0    |    0    |
|          |                             muxLogicCE_to_nCols_read_fu_380                             |    0    |    0    |    0    |    0    |
|          |                             muxLogicCE_to_nRows_read_fu_382                             |    0    |    0    |    0    |    0    |
|          |                            muxLogicCE_to_hasUpper_read_fu_384                           |    0    |    0    |    0    |    0    |
|          |                            muxLogicCE_to_hasLower_read_fu_386                           |    0    |    0    |    0    |    0    |
| muxlogic |                            muxLogicCE_to_rowScale_read_fu_388                           |    0    |    0    |    0    |    0    |
|          |                           muxLogicCE_to_colScale1_read_fu_390                           |    0    |    0    |    0    |    0    |
|          |                               muxLogicCE_to_ax_read_fu_392                              |    0    |    0    |    0    |    0    |
|          |                               muxLogicCE_to_x_read_fu_394                               |    0    |    0    |    0    |    0    |
|          |                           muxLogicCE_to_colScale0_read_fu_396                           |    0    |    0    |    0    |    0    |
|          |                              muxLogicCE_to_aty_read_fu_398                              |    0    |    0    |    0    |    0    |
|          |                           muxLogicCE_to_dSlackNeg_read_fu_400                           |    0    |    0    |    0    |    0    |
|          |                           muxLogicCE_to_dSlackPos_read_fu_402                           |    0    |    0    |    0    |    0    |
|          |                               muxLogicCE_to_y_read_fu_404                               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           nRows_assign_out_tmp_channel_fu_406                           |    0    |    0    |    0    |    0    |
|          |                           nCols_assign_out_tmp_channel_fu_411                           |    0    |    0    |    0    |    0    |
|extractvalue|                              nCols_assign_c3_channel_fu_416                             |    0    |    0    |    0    |    0    |
|          |                              nRows_assign_c2_channel_fu_420                             |    0    |    0    |    0    |    0    |
|          |                              nRows_assign_c_channel_fu_424                              |    0    |    0    |    0    |    0    |
|          |                              nCols_assign_c_channel_fu_428                              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                         |   648   | 187.272 |  131452 |  96434  |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          aty_read_reg_488          |   64   |
|           ax_read_reg_473          |   64   |
|       colScale0_read_reg_483       |   64   |
|       colScale1_read_reg_468       |   64   |
|       dDualInfeasRes_reg_514       |   64   |
|      dPrimalInfeasRes_reg_508      |   64   |
|       dSlackNeg_read_reg_493       |   64   |
|       dSlackPos_read_reg_498       |   64   |
|        hasLower_read_reg_458       |   64   |
|        hasUpper_read_reg_453       |   64   |
|        ifScaled_read_reg_442       |   32   |
|     inverse_dScale_read_reg_437    |   64   |
|     inverse_pScale_read_reg_432    |   64   |
|   nCols_assign_c3_channel_reg_530  |   32   |
|   nCols_assign_c_channel_reg_545   |   32   |
|nCols_assign_out_tmp_channel_reg_525|   32   |
|   nRows_assign_c2_channel_reg_535  |   32   |
|   nRows_assign_c_channel_reg_540   |   32   |
|nRows_assign_out_tmp_channel_reg_520|   32   |
|      problem_nEqs_read_reg_448     |   32   |
|        rowScale_read_reg_463       |   64   |
|           x_read_reg_478           |   64   |
|           y_read_reg_503           |   64   |
+------------------------------------+--------+
|                Total               |  1216  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_Process_N_fu_304 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
| grp_Process_N_fu_304 |  p2  |   2  |  32  |   64   ||    0    ||    32   |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   128  ||   0.8   ||    0    ||    64   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   648  |   187  | 131452 |  96434 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   64   |
|  Register |    -   |    -   |  1216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   648  |   188  | 132668 |  96498 |
+-----------+--------+--------+--------+--------+
