git clone --depth 1 --no-tags https://github.com/ANKURJUEE/UART_TX_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688998350
git clone --depth 1 --no-tags https://github.com/Divya-i/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688400150
git clone --depth 1 --no-tags https://github.com/zuhouralsaqa/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688396386
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/majorproject_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689656232
git clone --depth 1 --no-tags https://github.com/Ghyaggal/image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690317422
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/sequential_8x8_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690270328
git clone --depth 1 --no-tags https://github.com/ravivarmagsi/googleshuttle_31Aug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685388177
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685481195
git clone --depth 1 --no-tags https://github.com/yyy395/Digital-System-Design-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687363792
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685978013
git clone --depth 1 --no-tags https://github.com/Vinodkumar8318/PES_AES_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685909212
git clone --depth 1 --no-tags https://github.com/AzeemRG/pes_traffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685892196
git clone --depth 1 --no-tags https://github.com/PoojaR07/pes_lifo_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685917275
git clone --depth 1 --no-tags https://github.com/SanathBhatSM/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687908515
git clone --depth 1 --no-tags https://github.com/huang1sir/m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688046103
git clone --depth 1 --no-tags https://github.com/cimonik/32-bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687977583
git clone --depth 1 --no-tags https://github.com/spurthimalode/pes_intrCntrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688102758
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/stream_cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687736145
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691263321
git clone --depth 1 --no-tags https://github.com/shyamsundar-nd/32bit-addar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689536746
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/BCD-to-Binary-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690125235
git clone --depth 1 --no-tags https://github.com/zubrailx/buffer-lru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686705585
git clone --depth 1 --no-tags https://github.com/RanaAyman54/ALSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686781452
git clone --depth 1 --no-tags https://github.com/abhinavsen2002/COA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686888199
git clone --depth 1 --no-tags https://github.com/AhmedAwad17-5-2002/DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686703206
git clone --depth 1 --no-tags https://github.com/Benisonpin/cteTWLCEO_ISP_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686861726
git clone --depth 1 --no-tags https://github.com/murataltindag/rv32i_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689097514
git clone --depth 1 --no-tags https://github.com/abhaykn99/Mastering_Rtl_Realm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689793024
git clone --depth 1 --no-tags https://github.com/yhwputin/ComputerOrganization-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690679326
git clone --depth 1 --no-tags https://github.com/mschneiderman21/FPGA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690219091
git clone --depth 1 --no-tags https://github.com/isjcliu/PaillierChisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688759833
git clone --depth 1 --no-tags https://github.com/ruthvikkota/RTL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688006171
git clone --depth 1 --no-tags https://github.com/Tandeepdas70/Hardware_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690161312
git clone --depth 1 --no-tags https://github.com/MoefulYe/riscv-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687045203
git clone --depth 1 --no-tags https://github.com/Sharathsv08/Shift-and-add-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690392570
git clone --depth 1 --no-tags https://github.com/anuragranga/n_bit_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690429277
git clone --depth 1 --no-tags https://github.com/Signal-processing-accelerator/Signal_processing_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688944246
git clone --depth 1 --no-tags https://github.com/Syedhasan7/pes_pulse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686264174
git clone --depth 1 --no-tags https://github.com/Likith025/Control_system_for_Automatic_washing_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691386958
git clone --depth 1 --no-tags https://github.com/braxton/FPGA-Guessing-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689138772
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt04-ti-sbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689100118
git clone --depth 1 --no-tags https://github.com/kernekarina/AES128_RTLsynthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691135043
git clone --depth 1 --no-tags https://github.com/Biggestapple/Nec_Reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690475007
git clone --depth 1 --no-tags https://github.com/DusaraG/UART-implemetation-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691895963
git clone --depth 1 --no-tags https://github.com/YouKnowWho1998/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685683826
git clone --depth 1 --no-tags https://github.com/achyuthem/Single_cycle_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685633566
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/RISC_V_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685674558
git clone --depth 1 --no-tags https://github.com/JBavitha/pes_seqdetect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685898191
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/halfsubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685378301
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/N_bit_updown_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685468460
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/RAM_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685475503
git clone --depth 1 --no-tags https://github.com/sihuynh7302/verilog_sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684901459
git clone --depth 1 --no-tags https://github.com/webber98008092/lab_sequential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684938276
git clone --depth 1 --no-tags https://github.com/Abdelrahman-Sherif-Fayez/GithubActions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685129824
git clone --depth 1 --no-tags https://github.com/YuHan0215/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687026192
git clone --depth 1 --no-tags https://github.com/Ranpo98/FPGA-Based-Game-Design-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686932045
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/HalfSubstractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686834495
git clone --depth 1 --no-tags https://github.com/ccasanueva7/Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687219213
git clone --depth 1 --no-tags https://github.com/snehakj-2/Alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688356161
git clone --depth 1 --no-tags https://github.com/LOVE-PIKACHU/test_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687896869
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Clock_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687979633
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/7-segment-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687915808
git clone --depth 1 --no-tags https://github.com/EfelerGibi/DeltaTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687625033
git clone --depth 1 --no-tags https://github.com/ycwrdy/RISC-V-five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687007442
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689661853
git clone --depth 1 --no-tags https://github.com/JonniiRingo/My-First-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689527334
git clone --depth 1 --no-tags https://github.com/Armin-armin/Dadda-Tree-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689290007
git clone --depth 1 --no-tags https://github.com/v81213/Full-Word-Barrett-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689297831
git clone --depth 1 --no-tags https://github.com/stayhard0508/3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689566103
git clone --depth 1 --no-tags https://github.com/rajdeepbanik123/simple_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692382578
git clone --depth 1 --no-tags https://github.com/Srini-web/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692293598
git clone --depth 1 --no-tags https://github.com/TOBIASZHE/Image_multi_number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691624011
git clone --depth 1 --no-tags https://github.com/ordinaryguy22/16-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691113156
git clone --depth 1 --no-tags https://github.com/youmustcreate/lwip_echo_server.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691409528
git clone --depth 1 --no-tags https://github.com/HarineeRathod/fifo-design-and-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691375273
git clone --depth 1 --no-tags https://github.com/wsl5300/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692474346
git clone --depth 1 --no-tags https://github.com/Siradmehr/Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692558957
git clone --depth 1 --no-tags https://github.com/gardeneeel/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688066491
git clone --depth 1 --no-tags https://github.com/not-joosh/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691340437
git clone --depth 1 --no-tags https://github.com/kymullin/labone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688643156
git clone --depth 1 --no-tags https://github.com/nabeehdaouk/ECSE318_RTL_Design_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688774952
git clone --depth 1 --no-tags https://github.com/TobyYang7/csc3050_toby.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691483692
git clone --depth 1 --no-tags https://github.com/andres-pg9/Sistemas-en-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691685357
git clone --depth 1 --no-tags https://github.com/Superbbbbbb/HUST-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685046429
git clone --depth 1 --no-tags https://github.com/ena-isme/Sogang-Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687352486
git clone --depth 1 --no-tags https://github.com/radigianluca/tagged-token-delivery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688169377
git clone --depth 1 --no-tags https://github.com/PrathikUmbarji/SingleCycleRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691703957
git clone --depth 1 --no-tags https://github.com/Gauravmk343/RISC-V-microprocessor-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688445847
git clone --depth 1 --no-tags https://github.com/sbr87644/Custom-Stopwatch-and-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689168736
git clone --depth 1 --no-tags https://github.com/4n3m4i1/PG_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691816581
git clone --depth 1 --no-tags https://github.com/AnonymousCITK/Xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685892314
git clone --depth 1 --no-tags https://github.com/IUST-Computer-Organization/Fall-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688661578
git clone --depth 1 --no-tags https://github.com/w772552092/computer-system-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688377563
git clone --depth 1 --no-tags https://github.com/TylerJaacks/PocketHelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689790584
git clone --depth 1 --no-tags https://github.com/R0B0T003/calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690134174
git clone --depth 1 --no-tags https://github.com/At0m0verr1de/CS-F342-Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687734905
