============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:35:13 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R 
(fp.sdc_line_33_160_1)   ext delay                                        +500     500 F 
debug_req_i              in port                             5  8.8    0    +0     500 F 
g139268/A1                                                                  +0     500   
g139268/ZN               NR2D6BWP16P90(timing)               3  5.4   18   +12     512 R 
g138961/A1                                                                  +0     512   
g138961/ZN               CKND2D4BWP16P90(timing)             2  2.5   17   +15     527 F 
g138957/A1                                                                  +0     527   
g138957/ZN               ND2SKNBD2BWP16P90(timing)           1  1.7   29   +18     545 R 
g138954/B                                                                   +0     545   
g138954/ZN               IAOI21D2BWP16P90(timing)            1  3.1   35   +23     568 F 
g138943/A3                                                                  +0     568   
g138943/ZN               AOI31SKPD4BWP16P90LVT(timing)       2  3.9   23   +20     588 R 
g138939/A1                                                                  +0     588   
g138939/ZN               ND2SKND4BWP16P90(timing)            2  5.1   20   +22     609 F 
g138914/A1                                                                  +0     609   
g138914/ZN               NR2SKPBD6BWP16P90(timing)           3  4.7   18   +18     627 R 
g138913/I                                                                   +0     627   
g138913/ZN               CKND1BWP16P90(timing)               8  8.3   52   +41     668 F 
g204438/A1                                                                  +0     668   
g204438/ZN               OAI21D0BWP16P90(timing)             3  2.8   74   +67     735 R 
g204422/A1                                                                  +0     735   
g204422/ZN               INR2D0BWP16P90(timing)              2  2.0   53   +72     807 R 
g204408/C                                                                   +0     807   
g204408/ZN               OAI221D0BWP16P90(timing)            1  1.3   70   +68     875 F 
core_busy_q_reg/D        DFCNQD0BWP16P90(timing)                            +0     875   
core_busy_q_reg/CP       setup                                         0   +41     916 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                  2000 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1084ps 
Start-point  : debug_req_i
End-point    : core_busy_q_reg/D

