Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx75t-fgg676-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx75t
Target Package : fgg676
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jul 01 20:47:31 2015

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 24 secs 
Total CPU  time at the beginning of Placer: 1 mins 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5d243527) REAL time: 1 mins 35 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 101 IOs, 93 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5d243527) REAL time: 1 mins 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5d243527) REAL time: 1 mins 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a7b2bc59) REAL time: 2 mins 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a7b2bc59) REAL time: 2 mins 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a7b2bc59) REAL time: 2 mins 36 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:29e86a09) REAL time: 2 mins 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a4e0b668) REAL time: 2 mins 39 secs 

Phase 9.8  Global Placement
...............
.....................................................................................................................................
.................................................................................................................................................................................................
............................................................................................................................................................................................
.......................................................................................................
Phase 9.8  Global Placement (Checksum:53c9f7ab) REAL time: 10 mins 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:53c9f7ab) REAL time: 10 mins 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bd385464) REAL time: 13 mins 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bd385464) REAL time: 13 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bdb4c3a3) REAL time: 13 mins 14 secs 

Total REAL time to Placer completion: 13 mins 18 secs 
Total CPU  time to Placer completion: 13 mins 6 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   or1200_sopc_inst_0/or1200/u_or1200/or1200_cpu/or1200_genpc/rst_GND_18_o_AND_1
   73_o is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart4/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart16/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart16/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart14/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart14/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart8/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart8/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart10/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart10/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart4/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart15/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart3/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart10/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart15/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart10/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart12/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart14/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart5/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart9/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart2/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart2/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart15/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart3/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart6/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart6/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart15/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart12/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart14/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart5/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart6/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart7/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart7/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart11/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart8/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart8/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart9/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart1/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart16/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart12/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart13/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart9/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart13/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart12/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart6/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart11/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart9/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart11/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart11/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart13/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart16/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart7/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart3/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart2/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart1/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart13/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart3/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart1/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart7/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart4/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart1/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart5/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart4/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart5/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart2/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   65
Slice Logic Utilization:
  Number of Slice Registers:                16,026 out of  93,296   17%
    Number used as Flip Flops:              16,004
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               21
  Number of Slice LUTs:                     23,497 out of  46,648   50%
    Number used as logic:                   22,825 out of  46,648   48%
      Number using O6 output only:          18,016
      Number using O5 output only:             290
      Number using O5 and O6:                4,519
      Number used as ROM:                        0
    Number used as Memory:                     512 out of  11,072    4%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           256
        Number using O5 output only:             0
        Number using O5 and O6:                256
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:    160
      Number with same-slice register load:    146
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 8,464 out of  11,662   72%
  Number of MUXCYs used:                     2,752 out of  23,324   11%
  Number of LUT Flip Flop pairs used:       25,754
    Number with an unused Flip Flop:        10,904 out of  25,754   42%
    Number with an unused LUT:               2,257 out of  25,754    8%
    Number of fully used LUT-FF pairs:      12,593 out of  25,754   48%
    Number of unique control sets:           1,018
    Number of slice register sites lost
      to control set restrictions:           2,499 out of  93,296    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     348   29%
    Number of LOCed IOBs:                       93 out of     101   92%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       139 out of     172   80%
  Number of RAMB8BWERs:                          0 out of     344    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     442    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     442    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     442    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of     132    3%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.93

Peak Memory Usage:  1105 MB
Total REAL time to MAP completion:  13 mins 46 secs 
Total CPU time to MAP completion:   13 mins 35 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
