v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43600 43500 1 0 0 msn7750.sym
{
T 45500 46800 5 10 1 1 0 6 1
refdes=D?
T 43900 47050 5 10 0 0 0 0 1
device=sa52-11
T 43900 47250 5 10 0 0 0 0 1
footprint=none
}
C 43900 48900 1 180 1 2N3906-1.sym
{
T 44500 47200 5 10 0 0 0 2 1
footprint=TO92
T 44800 48600 5 10 1 1 0 2 1
device=2N3906
T 44800 48400 5 10 1 1 0 2 1
refdes=Q2
}
C 43000 48300 1 0 0 resistor-1.sym
{
T 43300 48700 5 10 0 0 0 0 1
device=RESISTOR
T 43200 48600 5 10 1 1 0 0 1
refdes=R?
}
C 44600 47000 1 90 0 resistor-1.sym
{
T 44200 47300 5 10 0 0 90 0 1
device=RESISTOR
T 44300 47200 5 10 1 1 90 0 1
refdes=R?
}
C 46400 43500 1 0 0 msn7750.sym
{
T 46700 47050 5 10 0 0 0 0 1
device=sa52-11
T 46700 47250 5 10 0 0 0 0 1
footprint=none
T 48300 46800 5 10 1 1 0 6 1
refdes=D?
}
C 46700 48900 1 180 1 2N3906-1.sym
{
T 47300 47200 5 10 0 0 0 2 1
footprint=TO92
T 47600 48600 5 10 1 1 0 2 1
device=2N3906
T 47600 48400 5 10 1 1 0 2 1
refdes=Q3
}
C 45800 48300 1 0 0 resistor-1.sym
{
T 46100 48700 5 10 0 0 0 0 1
device=RESISTOR
T 46000 48600 5 10 1 1 0 0 1
refdes=R?
}
C 47400 47000 1 90 0 resistor-1.sym
{
T 47000 47300 5 10 0 0 90 0 1
device=RESISTOR
T 47100 47200 5 10 1 1 90 0 1
refdes=R?
}
C 49000 43500 1 0 0 msn7750.sym
{
T 49300 47050 5 10 0 0 0 0 1
device=sa52-11
T 49300 47250 5 10 0 0 0 0 1
footprint=none
T 50900 46800 5 10 1 1 0 6 1
refdes=D?
}
C 49300 48900 1 180 1 2N3906-1.sym
{
T 49900 47200 5 10 0 0 0 2 1
footprint=TO92
T 50200 48600 5 10 1 1 0 2 1
device=2N3906
T 50200 48400 5 10 1 1 0 2 1
refdes=Q4
}
C 48400 48300 1 0 0 resistor-1.sym
{
T 48700 48700 5 10 0 0 0 0 1
device=RESISTOR
T 48600 48600 5 10 1 1 0 0 1
refdes=R?
}
C 50000 47000 1 90 0 resistor-1.sym
{
T 49600 47300 5 10 0 0 90 0 1
device=RESISTOR
T 49700 47200 5 10 1 1 90 0 1
refdes=R?
}
C 51600 43500 1 0 0 msn7750.sym
{
T 51900 47050 5 10 0 0 0 0 1
device=sa52-11
T 51900 47250 5 10 0 0 0 0 1
footprint=none
T 53500 46800 5 10 1 1 0 6 1
refdes=D?
}
C 51900 48900 1 180 1 2N3906-1.sym
{
T 52500 47200 5 10 0 0 0 2 1
footprint=TO92
T 52800 48600 5 10 1 1 0 2 1
device=2N3906
T 52800 48400 5 10 1 1 0 2 1
refdes=Q5
}
C 51000 48300 1 0 0 resistor-1.sym
{
T 51300 48700 5 10 0 0 0 0 1
device=RESISTOR
T 51200 48600 5 10 1 1 0 0 1
refdes=R?
}
C 52600 47000 1 90 0 resistor-1.sym
{
T 52200 47300 5 10 0 0 90 0 1
device=RESISTOR
T 52300 47200 5 10 1 1 90 0 1
refdes=R?
}
C 54100 43500 1 0 0 msn7750.sym
{
T 54400 47050 5 10 0 0 0 0 1
device=sa52-11
T 54400 47250 5 10 0 0 0 0 1
footprint=none
T 56000 46800 5 10 1 1 0 6 1
refdes=D?
}
C 54400 48900 1 180 1 2N3906-1.sym
{
T 55000 47200 5 10 0 0 0 2 1
footprint=TO92
T 55300 48600 5 10 1 1 0 2 1
device=2N3906
T 55300 48400 5 10 1 1 0 2 1
refdes=Q6
}
C 53500 48300 1 0 0 resistor-1.sym
{
T 53800 48700 5 10 0 0 0 0 1
device=RESISTOR
T 53700 48600 5 10 1 1 0 0 1
refdes=R?
}
C 55100 47000 1 90 0 resistor-1.sym
{
T 54700 47300 5 10 0 0 90 0 1
device=RESISTOR
T 54800 47200 5 10 1 1 90 0 1
refdes=R?
}
C 41000 43500 1 0 0 msn7750.sym
{
T 41300 47050 5 10 0 0 0 0 1
device=sa52-11
T 41300 47250 5 10 0 0 0 0 1
footprint=none
T 42900 46800 5 10 1 1 0 6 1
refdes=D1
}
C 41300 48900 1 180 1 2N3906-1.sym
{
T 41900 47200 5 10 0 0 0 2 1
footprint=TO92
T 42200 48600 5 10 1 1 0 2 1
device=2N3906
T 42200 48400 5 10 1 1 0 2 1
refdes=Q1
}
C 40400 48300 1 0 0 resistor-1.sym
{
T 40700 48700 5 10 0 0 0 0 1
device=RESISTOR
T 40600 48600 5 10 1 1 0 0 1
refdes=R?
}
C 42000 47000 1 90 0 resistor-1.sym
{
T 41600 47300 5 10 0 0 90 0 1
device=RESISTOR
T 41700 47200 5 10 1 1 90 0 1
refdes=R?
}
L 42300 47000 41900 47000 3 0 0 0 -1 -1
L 44900 47000 44500 47000 3 0 0 0 -1 -1
L 47700 47000 47300 47000 3 0 0 0 -1 -1
L 50300 47000 49900 47000 3 0 0 0 -1 -1
L 52900 47000 52500 47000 3 0 0 0 -1 -1
U 40500 46300 40500 43000 10 -1
U 40500 43000 53800 43000 10 0
N 41000 46500 40700 46500 4
C 40700 46500 1 180 0 busripper-1.sym
{
T 40700 46100 5 8 0 0 180 0 1
device=none
}
N 41000 46100 40700 46100 4
C 40700 46100 1 180 0 busripper-1.sym
{
T 40700 45700 5 8 0 0 180 0 1
device=none
}
N 41000 45700 40700 45700 4
C 40700 45700 1 180 0 busripper-1.sym
{
T 40700 45300 5 8 0 0 180 0 1
device=none
}
N 41000 45300 40700 45300 4
C 40700 45300 1 180 0 busripper-1.sym
{
T 40700 44900 5 8 0 0 180 0 1
device=none
}
N 41000 44900 40700 44900 4
C 40700 44900 1 180 0 busripper-1.sym
{
T 40700 44500 5 8 0 0 180 0 1
device=none
}
N 41000 44500 40700 44500 4
C 40700 44500 1 180 0 busripper-1.sym
{
T 40700 44100 5 8 0 0 180 0 1
device=none
}
N 41000 44100 40700 44100 4
C 40700 44100 1 180 0 busripper-1.sym
{
T 40700 43700 5 8 0 0 180 0 1
device=none
}
L 41900 48900 44500 48900 3 0 0 0 -1 -1
L 44500 48900 47300 48900 3 0 0 0 -1 -1
L 47300 48900 49900 48900 3 0 0 0 -1 -1
L 49900 48900 52500 48900 3 0 0 0 -1 -1
L 52500 48900 55000 48900 3 0 0 0 -1 -1
U 53500 49500 40400 49500 10 1
N 40400 48400 40400 49500 4
N 43000 48400 43000 49300 4
C 43000 49300 1 0 0 busripper-1.sym
{
T 43000 49700 5 8 0 0 0 0 1
device=none
}
N 45800 48400 45800 49300 4
C 45800 49300 1 0 0 busripper-1.sym
{
T 45800 49700 5 8 0 0 0 0 1
device=none
}
N 48400 48400 48400 49300 4
C 48400 49300 1 0 0 busripper-1.sym
{
T 48400 49700 5 8 0 0 0 0 1
device=none
}
N 51000 48400 51000 49300 4
C 51000 49300 1 0 0 busripper-1.sym
{
T 51000 49700 5 8 0 0 0 0 1
device=none
}
N 53500 48400 53500 49500 4
