{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650376302079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650376302086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:51:41 2022 " "Processing started: Tue Apr 19 21:51:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650376302086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650376302086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_digital_alarm -c VGA_digital_alarm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_digital_alarm -c VGA_digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650376302086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_8_1200mv_85c_slow.vo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_8_1200mv_85c_slow.vo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376303199 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_8_1200mv_0c_slow.vo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_8_1200mv_0c_slow.vo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376303710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_min_1200mv_0c_fast.vo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_min_1200mv_0c_fast.vo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376304212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm.vo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm.vo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376304727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_8_1200mv_85c_v_slow.sdo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376305132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_8_1200mv_0c_v_slow.sdo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376305530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_min_1200mv_0c_v_fast.sdo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376305920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_digital_alarm_v.sdo G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/ simulation " "Generated file VGA_digital_alarm_v.sdo in folder \"G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1650376306308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650376306393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:51:46 2022 " "Processing ended: Tue Apr 19 21:51:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650376306393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650376306393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650376306393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650376306393 ""}
