vhdl xil_defaultlib "C:/Users/zhangbb/Desktop/aaa/project_1/project_1.srcs/sources_1/new/and_gate.vhd"
vhdl xil_defaultlib "C:/Users/zhangbb/Desktop/aaa/project_1/project_1.srcs/sim_1/new/and_gate_testbench.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
