# TESTS-simulation-1
This repository contains a Python script that automates the generation of testbench files for various SystemVerilog modules and creates a ModelSim script to compile and run all tests.
