# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../controller.srcs/sources_1/new/controller.vhd" \
"../../../../controller.srcs/sim_1/new/controller_tb.vhd" \

# Do not sort compile order
nosort
