{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772226764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772226765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:10:26 2020 " "Processing started: Fri May 29 20:10:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772226765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772226765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772226766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1590772228297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-AdderSub_Architecture " "Found design unit 1: AdderSub-AdderSub_Architecture" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229718 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arc_ALU " "Found design unit 1: ALU-arc_ALU" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229732 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/arithlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/arithlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithLogic-arc_ArithLogic " "Found design unit 1: ArithLogic-arc_ArithLogic" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229742 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithLogic " "Found entity 1: ArithLogic" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file advanced_computer_architecture-/task2/vhdl/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/aux_package.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/aux_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-FA_Architecture " "Found design unit 1: FA-FA_Architecture" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229767 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACModule-arc_MACModule " "Found design unit 1: MACModule-arc_MACModule" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229777 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACModule " "Found entity 1: MACModule" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/maxmin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/maxmin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxMin-arc_MaxMin " "Found design unit 1: MaxMin-arc_MaxMin" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229794 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxMin " "Found entity 1: MaxMin" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultSub-arc_MultSub " "Found design unit 1: MultSub-arc_MultSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229808 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultSub " "Found entity 1: MultSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/outputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/outputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputSelector-arc_outputSelector " "Found design unit 1: outputSelector-arc_outputSelector" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229822 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputSelector " "Found entity 1: outputSelector" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_Register-arc_A_Register " "Found design unit 1: A_Register-arc_A_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229835 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_Register " "Found entity 1: A_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registerb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registerb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_Register-arc_B_Register " "Found design unit 1: B_Register-arc_B_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229849 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_Register " "Found entity 1: B_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registerop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registerop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP_Register-arc_OP_Register " "Found design unit 1: OP_Register-arc_OP_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229861 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP_Register " "Found entity 1: OP_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-arc_shifter " "Found design unit 1: shifter-arc_shifter" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229875 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arc_sys " "Found design unit 1: top-arc_sys" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772229887 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772229887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772229887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1590772230101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_Register A_Register:AREG " "Elaborating entity \"A_Register\" for hierarchy \"A_Register:AREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "AREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_Register B_Register:BREG " "Elaborating entity \"B_Register\" for hierarchy \"B_Register:BREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "BREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP_Register OP_Register:OPREG " "Elaborating entity \"OP_Register\" for hierarchy \"OP_Register:OPREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "OPREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluEntity " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "aluEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithLogic ALU:aluEntity\|ArithLogic:arithAndLogicEntity " "Elaborating entity \"ArithLogic\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "arithAndLogicEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaxMin ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MaxMin:maxMinEntity " "Elaborating entity \"MaxMin\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MaxMin:maxMinEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "maxMinEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MACModule ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity " "Elaborating entity \"MACModule\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "macEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|MultSub:multEntity " "Elaborating entity \"MultSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|MultSub:multEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "multEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity " "Elaborating entity \"AdderSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "adderSubEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\|FA:first " "Elaborating entity \"FA\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\|FA:first\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "first" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|AdderSub:adderSubEntity " "Elaborating entity \"AdderSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|AdderSub:adderSubEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "adderSubEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:aluEntity\|shifter:shiftEntity " "Elaborating entity \"shifter\" for hierarchy \"ALU:aluEntity\|shifter:shiftEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "shiftEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230286 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(37) " "VHDL Process Statement warning at shifter.vhd(37): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772230289 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "shifter.vhd(39) " "VHDL warning at shifter.vhd(39): right bound of range must be a constant" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 39 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1590772230289 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "shifter.vhd(47) " "VHDL warning at shifter.vhd(47): right bound of range must be a constant" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 47 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1590772230290 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(55) " "VHDL Process Statement warning at shifter.vhd(55): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772230290 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(61) " "VHDL Process Statement warning at shifter.vhd(61): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772230290 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "totalRes shifter.vhd(28) " "VHDL Process Statement warning at shifter.vhd(28): inferring latch(es) for signal or variable \"totalRes\", which holds its previous value in one or more paths through the process" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1590772230290 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelector ALU:aluEntity\|outputSelector:selectorEntity " "Elaborating entity \"outputSelector\" for hierarchy \"ALU:aluEntity\|outputSelector:selectorEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "selectorEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772230296 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[1\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[1\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[0\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[0\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[0\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[0\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[1\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[1\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|cout " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|cout\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[2\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[2\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[2\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[2\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[3\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[3\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[4\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[4\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[5\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[5\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[6\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[6\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[7\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[7\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[3\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[3\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[4\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[4\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[5\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[5\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[6\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[6\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[7\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[7\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772231015 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1590772231015 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1590772232106 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1590772232106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1590772232312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772232312 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1590772232312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772232522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772232522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1590772236802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1590772236802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1590772237111 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1590772237111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "267 " "Implemented 267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1590772237111 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1590772237111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1590772237111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772237342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:10:37 2020 " "Processing ended: Fri May 29 20:10:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772237342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772237342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772237342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772237342 ""}
