================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Jul 14 16:51:12 -0400 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         chunkIteration
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  aspartan7
    * Target device:   xa7s6-cpga196-2I


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              409
FF:               262
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.432       |
| Post-Route     | 5.182       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst | 409 | 262 |     |      |      |     |        |      |         |          |        |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.91% | OK     |
| FD                                                        | 50%       | 3.49%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 70        | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.91   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------+----------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN            | ENDPOINT PIN         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                           |                      |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------+----------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.818 | ap_CS_fsm_reg[3]/C        | reg_259_reg[2]/CE    |            1 |         79 |          4.939 |          0.484 |        4.455 |
| Path2 | 4.818 | ap_CS_fsm_reg[3]/C        | reg_259_reg[3]/CE    |            1 |         79 |          4.939 |          0.484 |        4.455 |
| Path3 | 5.043 | ap_CS_fsm_reg[3]/C        | reg_259_reg[0]/CE    |            1 |         79 |          4.715 |          0.484 |        4.231 |
| Path4 | 5.043 | ap_CS_fsm_reg[3]/C        | reg_259_reg[1]/CE    |            1 |         79 |          4.715 |          0.484 |        4.231 |
| Path5 | 5.117 | or_ln13_reg_561_reg[11]/C | t1_reg_566_reg[29]/D |            8 |          3 |          4.867 |          2.206 |        2.661 |
+-------+-------+---------------------------+----------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------+----------------------+
    | Path1 Cells             | Primitive Type       |
    +-------------------------+----------------------+
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[2]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[3]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[0]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[1]          | FLOP_LATCH.flop.FDRE |
    | or_ln13_reg_561_reg[11] | FLOP_LATCH.flop.FDRE |
    | t1_reg_566[19]_i_14     | LUT.others.LUT3      |
    | t1_reg_566_reg[19]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[23]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[27]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566[27]_i_2      | LUT.others.LUT3      |
    | t1_reg_566_reg[27]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[29]      | FLOP_LATCH.flop.FDRE |
    +-------------------------+----------------------+

    +-------------------------+----------------------+
    | Path2 Cells             | Primitive Type       |
    +-------------------------+----------------------+
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[2]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[3]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[0]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[1]          | FLOP_LATCH.flop.FDRE |
    | or_ln13_reg_561_reg[11] | FLOP_LATCH.flop.FDRE |
    | t1_reg_566[19]_i_14     | LUT.others.LUT3      |
    | t1_reg_566_reg[19]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[23]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[27]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566[27]_i_2      | LUT.others.LUT3      |
    | t1_reg_566_reg[27]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[29]      | FLOP_LATCH.flop.FDRE |
    +-------------------------+----------------------+

    +-------------------------+----------------------+
    | Path3 Cells             | Primitive Type       |
    +-------------------------+----------------------+
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[2]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[3]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[0]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[1]          | FLOP_LATCH.flop.FDRE |
    | or_ln13_reg_561_reg[11] | FLOP_LATCH.flop.FDRE |
    | t1_reg_566[19]_i_14     | LUT.others.LUT3      |
    | t1_reg_566_reg[19]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[23]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[27]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566[27]_i_2      | LUT.others.LUT3      |
    | t1_reg_566_reg[27]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[29]      | FLOP_LATCH.flop.FDRE |
    +-------------------------+----------------------+

    +-------------------------+----------------------+
    | Path4 Cells             | Primitive Type       |
    +-------------------------+----------------------+
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[2]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[3]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[0]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[1]          | FLOP_LATCH.flop.FDRE |
    | or_ln13_reg_561_reg[11] | FLOP_LATCH.flop.FDRE |
    | t1_reg_566[19]_i_14     | LUT.others.LUT3      |
    | t1_reg_566_reg[19]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[23]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[27]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566[27]_i_2      | LUT.others.LUT3      |
    | t1_reg_566_reg[27]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[29]      | FLOP_LATCH.flop.FDRE |
    +-------------------------+----------------------+

    +-------------------------+----------------------+
    | Path5 Cells             | Primitive Type       |
    +-------------------------+----------------------+
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[2]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[3]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[0]          | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[3]        | FLOP_LATCH.flop.FDRE |
    | reg_259[31]_i_1         | LUT.others.LUT2      |
    | reg_259_reg[1]          | FLOP_LATCH.flop.FDRE |
    | or_ln13_reg_561_reg[11] | FLOP_LATCH.flop.FDRE |
    | t1_reg_566[19]_i_14     | LUT.others.LUT3      |
    | t1_reg_566_reg[19]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[23]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[27]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_10 | CARRY.others.CARRY4  |
    | t1_reg_566[27]_i_2      | LUT.others.LUT3      |
    | t1_reg_566_reg[27]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[31]_i_1  | CARRY.others.CARRY4  |
    | t1_reg_566_reg[29]      | FLOP_LATCH.flop.FDRE |
    +-------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/chunkIter_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/chunkIter_failfast_routed.rpt                 |
| power                    | impl/verilog/report/chunkIter_power_routed.rpt                    |
| status                   | impl/verilog/report/chunkIter_status_routed.rpt                   |
| timing                   | impl/verilog/report/chunkIter_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/chunkIter_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/chunkIter_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/chunkIter_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


