#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 13 18:26:28 2021
# Process ID: 11320
# Current directory: C:/DESD/Projects/LAB2_serial_manager.xpr/LAB2_serial_manager
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9112 C:\DESD\Projects\LAB2_serial_manager.xpr\LAB2_serial_manager\LAB2_serial_manager.xpr
# Log file: C:/DESD/Projects/LAB2_serial_manager.xpr/LAB2_serial_manager/vivado.log
# Journal file: C:/DESD/Projects/LAB2_serial_manager.xpr/LAB2_serial_manager\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/Projects/LAB2_serial_manager.xpr/LAB2_serial_manager/LAB2_serial_manager.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {C:/DESD/Projects/LAB2_serial_manager.xpr/LAB2_serial_manager/LAB2_serial_manager.srcs/sources_1/bd/top_bd/top_bd.bd}
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clock]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "top_bd" 
endgroup
regenerate_bd_layout
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "top_bd" 
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/clk_uart]
endgroup
connect_bd_net [get_bd_ports reset_0] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
regenerate_bd_layout
save_bd_design
