#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5647211c4030 .scope module, "fetch_sim" "fetch_sim" 2 2;
 .timescale 0 0;
v0x56472120da40_0 .var "CLK_FT", 0 0;
v0x56472120db10_0 .net "PROM_OUT", 14 0, v0x56472120d710_0;  1 drivers
v0x56472120dbe0_0 .var "P_COUNT", 7 0;
E_0x5647211d6780 .event negedge, v0x5647211fb090_0;
S_0x5647211c41b0 .scope module, "C0" "fetch" 2 8, 3 3 0, S_0x5647211c4030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_FT"
    .port_info 1 /INPUT 8 "P_COUNT"
    .port_info 2 /OUTPUT 15 "PROM_OUT"
v0x5647211fb090_0 .net "CLK_FT", 0 0, v0x56472120da40_0;  1 drivers
v0x56472120d710_0 .var "PROM_OUT", 14 0;
v0x56472120d7f0_0 .net "P_COUNT", 7 0, v0x56472120dbe0_0;  1 drivers
v0x56472120d8e0_0 .var "mem", 239 0;
E_0x5647211fb890 .event posedge, v0x5647211fb090_0;
    .scope S_0x5647211c41b0;
T_0 ;
    %pushi/vec4 2415984642, 0, 32;
    %concati/vec4 2416451634, 0, 33;
    %concati/vec4 2149646411, 0, 32;
    %concati/vec4 2249468032, 0, 40;
    %concati/vec4 2215512084, 0, 33;
    %concati/vec4 2553022304, 0, 32;
    %concati/vec4 2399141888, 0, 36;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56472120d8e0_0, 0, 240;
    %end;
    .thread T_0;
    .scope S_0x5647211c41b0;
T_1 ;
    %wait E_0x5647211fb890;
    %load/vec4 v0x56472120d8e0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x56472120d7f0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %sub;
    %muli 15, 0, 32;
    %part/u 15;
    %assign/vec4 v0x56472120d710_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5647211c4030;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472120da40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56472120dbe0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5647211c4030;
T_3 ;
    %vpi_call 2 11 "$monitor", "%t: CLK_FT: %b, P_COUNT %d, PROM_OUT %b", $time, v0x56472120da40_0, v0x56472120dbe0_0, v0x56472120db10_0 {0 0 0};
    %delay 310, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5647211c4030;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x56472120da40_0;
    %inv;
    %assign/vec4 v0x56472120da40_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5647211c4030;
T_5 ;
    %wait E_0x5647211d6780;
    %load/vec4 v0x56472120dbe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56472120dbe0_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fetch_sim.v";
    "../verilog/fetch.v";
