<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::VirtRegMap Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::VirtRegMap Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::VirtRegMap" --><!-- doxytag: inherits="llvm::MachineFunctionPass" -->
<p><code>#include &lt;<a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::VirtRegMap:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VirtRegMap__inherit__graph.png" border="0" usemap="#llvm_1_1VirtRegMap_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1VirtRegMap_inherit__map" id="llvm_1_1VirtRegMap_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="5,160,195,189"/><area shape="rect" id="node4" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="31,83,169,112"/><area shape="rect" id="node6" href="classllvm_1_1Pass.html" title="Pass interface &#45; Implemented by all &#39;passes&#39;." alt="" coords="57,5,143,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::VirtRegMap:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VirtRegMap__coll__graph.png" border="0" usemap="#llvm_1_1VirtRegMap_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1VirtRegMap_coll__map" id="llvm_1_1VirtRegMap_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="5,165,195,195"/><area shape="rect" id="node4" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="31,85,169,115"/><area shape="rect" id="node6" href="classllvm_1_1Pass.html" title="Pass interface &#45; Implemented by all &#39;passes&#39;." alt="" coords="57,5,143,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1VirtRegMap-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classllvm_1_1VirtRegMap.html#a97599881b234c5b594900215cf34f338aab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> =  0, 
<a class="el" href="classllvm_1_1VirtRegMap.html#a97599881b234c5b594900215cf34f338a120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a> =  (1L &lt;&lt; 30)-1, 
<a class="el" href="classllvm_1_1VirtRegMap.html#a97599881b234c5b594900215cf34f338a5186ebd0053c16934515310b2c8c654c">MAX_STACK_SLOT</a> =  (1L &lt;&lt; 18)-1
 }</td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">VirtRegMap</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#aea9beb7d49ab200181a2f25eb08e785c">runOnMachineFunction</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis.  <a href="#aea9beb7d49ab200181a2f25eb08e785c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#aaa3dff9e6d15b3a88134482c5cdecaec">getAnalysisUsage</a> (<a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.  <a href="#aaa3dff9e6d15b3a88134482c5cdecaec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">getMachineFunction</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">getRegInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">getTargetRegInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">grow</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">hasPhys</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns true if the specified virtual register is mapped to a physical register  <a href="#ae3269a8f1c228b0304202e494c2827fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the physical register mapped to the specified virtual register  <a href="#aa8ead3a5e2e6171733c0cd869f6ddb68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">assignVirt2Phys</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg, <a class="el" href="classunsigned.html">unsigned</a> physReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">creates a mapping for the specified virtual register to the specified physical register  <a href="#a11f609e9c532a0a05b99cb7aab9987fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a4bf5783faf28c3f3bf5d90f7ae9d1530">clearVirt</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">clears the specified virtual register's, physical register mapping  <a href="#a4bf5783faf28c3f3bf5d90f7ae9d1530"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">clearAllVirt</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">clears all virtual to physical register mappings  <a href="#a35ab2e8cafc507db705e2eeae719ae5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">hasPreferredPhys</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns true if VirtReg is assigned to its preferred physreg.  <a href="#ace65332f5da8fd243f7d282730bf0f9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">hasKnownPreference</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns true if VirtReg has a known preferred register.  <a href="#aa802e57c6409b94a735b37a56bb5ed49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a5ce2108ae3d1a469cdcad9a59be35138">setIsSplitFromReg</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg, <a class="el" href="classunsigned.html">unsigned</a> SReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">records virtReg is a split live interval from SReg.  <a href="#a5ce2108ae3d1a469cdcad9a59be35138"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">getPreSplitReg</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the live interval virtReg is split from.  <a href="#ae43ffa806dd26c161d6530802877b091"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#ad0a065b0808d2d3112a829b020332d69">getOriginal</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getOriginal - Return the original virtual register that VirtReg descends from through splitting.  <a href="#ad0a065b0808d2d3112a829b020332d69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a6901bb01b576bdcf8d5e26bf1238bd89">isAssignedReg</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns true if the specified virtual register is not mapped to a stack slot or rematerialized.  <a href="#a6901bb01b576bdcf8d5e26bf1238bd89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">getStackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the stack slot mapped to the specified virtual register  <a href="#a06870c103c7b03c7845f2a8a30362999"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">assignVirt2StackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">create a mapping for the specifed virtual register to the next available stack slot  <a href="#a93b5ccff01ce3ebd1575f5c57561d554"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#ae8be72910a191f8549e3c35163edb2e8">assignVirt2StackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> virtReg, <a class="el" href="classint.html">int</a> frameIndex)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">create a mapping for the specified virtual register to the specified stack slot  <a href="#ae8be72910a191f8549e3c35163edb2e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">print</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> *M=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">print - Print out the internal state of the pass.  <a href="#a4c4c41104a5fbab1a8eba9c2b9101bf7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a45c1ffbfb2c4d2b7099aa32c93ffb9a9">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td colspan="2"><h2><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">ID</a> = 0</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00032">32</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a97599881b234c5b594900215cf34f338"></a><!-- doxytag: member="llvm::VirtRegMap::@46" ref="a97599881b234c5b594900215cf34f338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a97599881b234c5b594900215cf34f338aab877a74a89011039705db71e457e4dc"></a><!-- doxytag: member="NO_PHYS_REG" ref="a97599881b234c5b594900215cf34f338aab877a74a89011039705db71e457e4dc" args="" -->NO_PHYS_REG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a97599881b234c5b594900215cf34f338a120c86e3ef630a99345f58523740bfd3"></a><!-- doxytag: member="NO_STACK_SLOT" ref="a97599881b234c5b594900215cf34f338a120c86e3ef630a99345f58523740bfd3" args="" -->NO_STACK_SLOT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a97599881b234c5b594900215cf34f338a5186ebd0053c16934515310b2c8c654c"></a><!-- doxytag: member="MAX_STACK_SLOT" ref="a97599881b234c5b594900215cf34f338a5186ebd0053c16934515310b2c8c654c" args="" -->MAX_STACK_SLOT</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00034">34</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a69fa879a33a59f14ca440c7ec9669a38"></a><!-- doxytag: member="llvm::VirtRegMap::VirtRegMap" ref="a69fa879a33a59f14ca440c7ec9669a38" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::VirtRegMap::VirtRegMap </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00071">71</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a11f609e9c532a0a05b99cb7aab9987fe"></a><!-- doxytag: member="llvm::VirtRegMap::assignVirt2Phys" ref="a11f609e9c532a0a05b99cb7aab9987fe" args="(unsigned virtReg, unsigned physReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">llvm::VirtRegMap::assignVirt2Phys</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>physReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>creates a mapping for the specified virtual register to the specified physical register </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00105">105</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00035">NO_PHYS_REG</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a93b5ccff01ce3ebd1575f5c57561d554"></a><!-- doxytag: member="llvm::VirtRegMap::assignVirt2StackSlot" ref="a93b5ccff01ce3ebd1575f5c57561d554" args="(unsigned virtReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">VirtRegMap::assignVirt2StackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>create a mapping for the specifed virtual register to the next available stack slot </p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00102">102</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00036">NO_STACK_SLOT</a>.</p>

</div>
</div>
<a class="anchor" id="ae8be72910a191f8549e3c35163edb2e8"></a><!-- doxytag: member="llvm::VirtRegMap::assignVirt2StackSlot" ref="ae8be72910a191f8549e3c35163edb2e8" args="(unsigned virtReg, int frameIndex)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">VirtRegMap::assignVirt2StackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>frameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>create a mapping for the specified virtual register to the specified stack slot </p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00110">110</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00322">llvm::MachineFrameInfo::getObjectIndexBegin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00036">NO_STACK_SLOT</a>, and <a class="el" href="PDBTypes_8h_source.html#l00398">llvm::SS</a>.</p>

</div>
</div>
<a class="anchor" id="a35ab2e8cafc507db705e2eeae719ae5c"></a><!-- doxytag: member="llvm::VirtRegMap::clearAllVirt" ref="a35ab2e8cafc507db705e2eeae719ae5c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">llvm::VirtRegMap::clearAllVirt</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>clears all virtual to physical register mappings </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00124">124</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="IndexedMap_8h_source.html#l00064">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00070">grow()</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf5783faf28c3f3bf5d90f7ae9d1530"></a><!-- doxytag: member="llvm::VirtRegMap::clearVirt" ref="a4bf5783faf28c3f3bf5d90f7ae9d1530" args="(unsigned virtReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a4bf5783faf28c3f3bf5d90f7ae9d1530">llvm::VirtRegMap::clearVirt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>clears the specified virtual register's, physical register mapping </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00116">116</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00035">NO_PHYS_REG</a>.</p>

</div>
</div>
<a class="anchor" id="a45c1ffbfb2c4d2b7099aa32c93ffb9a9"></a><!-- doxytag: member="llvm::VirtRegMap::dump" ref="a45c1ffbfb2c4d2b7099aa32c93ffb9a9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a45c1ffbfb2c4d2b7099aa32c93ffb9a9">VirtRegMap::dump</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1Pass.html#a71f0b548c92245238bc1f6b831f0b6ae">llvm::Pass</a>.</p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00142">142</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00120">print()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa3dff9e6d15b3a88134482c5cdecaec"></a><!-- doxytag: member="llvm::VirtRegMap::getAnalysisUsage" ref="aaa3dff9e6d15b3a88134482c5cdecaec" args="(AnalysisUsage &amp;AU) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#aaa3dff9e6d15b3a88134482c5cdecaec">llvm::VirtRegMap::getAnalysisUsage</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;&#160;</td>
          <td class="paramname"><em>AU</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </p>
<p>For MachineFunctionPasses, calling AU.preservesCFG() indicates that the pass does not modify the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> CFG. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass</a>.</p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00075">75</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="PassAnalysisSupport_8h_source.html#l00094">llvm::AnalysisUsage::setPreservesAll()</a>.</p>

</div>
</div>
<a class="anchor" id="a18326c8c16e6690a02e8379e2aa8743f"></a><!-- doxytag: member="llvm::VirtRegMap::getMachineFunction" ref="a18326c8c16e6690a02e8379e2aa8743f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; <a class="el" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">llvm::VirtRegMap::getMachineFunction</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00080">80</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="SplitKit_8cpp_source.html#l01021">llvm::SplitEditor::finish()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00327">llvm::SplitEditor::reset()</a>, and <a class="el" href="SplitKit_8cpp_source.html#l01155">llvm::SplitEditor::splitLiveThroughBlock()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0a065b0808d2d3112a829b020332d69"></a><!-- doxytag: member="llvm::VirtRegMap::getOriginal" ref="ad0a065b0808d2d3112a829b020332d69" args="(unsigned VirtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1VirtRegMap.html#ad0a065b0808d2d3112a829b020332d69">llvm::VirtRegMap::getOriginal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getOriginal - Return the original virtual register that VirtReg descends from through splitting. </p>
<p>A register that was not created by splitting is its own original. This operation is idempotent. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00151">151</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="VirtRegMap_8h_source.html#l00143">getPreSplitReg()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00335">llvm::LiveRangeEdit::eliminateDeadDefs()</a>, and <a class="el" href="SplitKit_8cpp_source.html#l00292">llvm::SplitAnalysis::isOriginalEndpoint()</a>.</p>

</div>
</div>
<a class="anchor" id="aa8ead3a5e2e6171733c0cd869f6ddb68"></a><!-- doxytag: member="llvm::VirtRegMap::getPhys" ref="aa8ead3a5e2e6171733c0cd869f6ddb68" args="(unsigned virtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">llvm::VirtRegMap::getPhys</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns the physical register mapped to the specified virtual register </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00098">98</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00224">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00092">hasPhys()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00084">hasPreferredPhys()</a>.</p>

</div>
</div>
<a class="anchor" id="ae43ffa806dd26c161d6530802877b091"></a><!-- doxytag: member="llvm::VirtRegMap::getPreSplitReg" ref="ae43ffa806dd26c161d6530802877b091" args="(unsigned virtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">llvm::VirtRegMap::getPreSplitReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns the live interval virtReg is split from. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00143">143</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8h_source.html#l00151">getOriginal()</a>.</p>

</div>
</div>
<a class="anchor" id="a706fd7830a0d508e891fcc69aab81758"></a><!-- doxytag: member="llvm::VirtRegMap::getRegInfo" ref="a706fd7830a0d508e891fcc69aab81758" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp; <a class="el" href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">llvm::VirtRegMap::getRegInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00085">85</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00056">runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a06870c103c7b03c7845f2a8a30362999"></a><!-- doxytag: member="llvm::VirtRegMap::getStackSlot" ref="a06870c103c7b03c7845f2a8a30362999" args="(unsigned virtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">llvm::VirtRegMap::getStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns the stack slot mapped to the specified virtual register </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00168">168</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8h_source.html#l00158">isAssignedReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9e7ef7e2887e8126454ebedb9e3997"></a><!-- doxytag: member="llvm::VirtRegMap::getTargetRegInfo" ref="a1a9e7ef7e2887e8126454ebedb9e3997" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>&amp; <a class="el" href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">llvm::VirtRegMap::getTargetRegInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00086">86</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>, and <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d5afab2fece1568139a0c2784f0e481"></a><!-- doxytag: member="llvm::VirtRegMap::grow" ref="a8d5afab2fece1568139a0c2784f0e481" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">VirtRegMap::grow</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00070">70</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00060">llvm::IndexedMap&lt; T, ToIndexT &gt;::resize()</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8h_source.html#l00124">clearAllVirt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa802e57c6409b94a735b37a56bb5ed49"></a><!-- doxytag: member="llvm::VirtRegMap::hasKnownPreference" ref="aa802e57c6409b94a735b37a56bb5ed49" args="(unsigned VirtReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">VirtRegMap::hasKnownPreference</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns true if VirtReg has a known preferred register. </p>
<p>This returns false if VirtReg has a preference that is a virtual register that hasn't been assigned yet. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00093">93</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00632">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00092">hasPhys()</a>, <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ae3269a8f1c228b0304202e494c2827fe"></a><!-- doxytag: member="llvm::VirtRegMap::hasPhys" ref="ae3269a8f1c228b0304202e494c2827fe" args="(unsigned virtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">llvm::VirtRegMap::hasPhys</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns true if the specified virtual register is mapped to a physical register </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00092">92</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="VirtRegMap_8h_source.html#l00098">getPhys()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00035">NO_PHYS_REG</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00224">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00093">hasKnownPreference()</a>.</p>

</div>
</div>
<a class="anchor" id="ace65332f5da8fd243f7d282730bf0f9c"></a><!-- doxytag: member="llvm::VirtRegMap::hasPreferredPhys" ref="ace65332f5da8fd243f7d282730bf0f9c" args="(unsigned VirtReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">VirtRegMap::hasPreferredPhys</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns true if VirtReg is assigned to its preferred physreg. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00084">84</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="VirtRegMap_8h_source.html#l00098">getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00639">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a6901bb01b576bdcf8d5e26bf1238bd89"></a><!-- doxytag: member="llvm::VirtRegMap::isAssignedReg" ref="a6901bb01b576bdcf8d5e26bf1238bd89" args="(unsigned virtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VirtRegMap.html#a6901bb01b576bdcf8d5e26bf1238bd89">llvm::VirtRegMap::isAssignedReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns true if the specified virtual register is not mapped to a stack slot or rematerialized. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00158">158</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>References <a class="el" href="VirtRegMap_8h_source.html#l00168">getStackSlot()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00035">NO_PHYS_REG</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00036">NO_STACK_SLOT</a>.</p>

</div>
</div>
<a class="anchor" id="a4c4c41104a5fbab1a8eba9c2b9101bf7"></a><!-- doxytag: member="llvm::VirtRegMap::print" ref="a4c4c41104a5fbab1a8eba9c2b9101bf7" args="(raw_ostream &amp;OS, const Module *M=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">VirtRegMap::print</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>O</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> *&#160;</td>
          <td class="paramname"><em>M</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>print - Print out the internal state of the pass. </p>
<p>This is called by Analyze to print out the contents of an analysis. Otherwise it is not necessary to implement this method. Beware that the module pointer MAY be null. This automatically forwards to a virtual function that does not provide the Module* in case the analysis doesn't need it it can just be ignored. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1Pass.html#ab66e606f14a559dff04cd61a603dd42f">llvm::Pass</a>.</p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00120">120</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00612">llvm::TargetRegisterInfo::getRegClassName()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00310">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00035">NO_PHYS_REG</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00036">NO_STACK_SLOT</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00142">dump()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00184">llvm::operator&lt;&lt;()</a>.</p>

</div>
</div>
<a class="anchor" id="aea9beb7d49ab200181a2f25eb08e785c"></a><!-- doxytag: member="llvm::VirtRegMap::runOnMachineFunction" ref="aea9beb7d49ab200181a2f25eb08e785c" args="(MachineFunction &amp;MF) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VirtRegMap.html#aea9beb7d49ab200181a2f25eb08e785c">VirtRegMap::runOnMachineFunction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineFunctionPass.html#abb98ed32e4e5acae62ef3edd7bf04fb5">llvm::MachineFunctionPass</a>.</p>

<p>Definition at line <a class="el" href="VirtRegMap_8cpp_source.html#l00056">56</a> of file <a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a>.</p>

<p>References <a class="el" href="VirtRegMap_8h_source.html#l00085">getRegInfo()</a>, <a class="el" href="HexagonInstrInfo_8h_source.html#l00045">llvm::HexagonInstrInfo::getRegisterInfo()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a5ce2108ae3d1a469cdcad9a59be35138"></a><!-- doxytag: member="llvm::VirtRegMap::setIsSplitFromReg" ref="a5ce2108ae3d1a469cdcad9a59be35138" args="(unsigned virtReg, unsigned SReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VirtRegMap.html#a5ce2108ae3d1a469cdcad9a59be35138">llvm::VirtRegMap::setIsSplitFromReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>virtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>records virtReg is a split live interval from SReg. </p>

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00138">138</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, and <a class="el" href="LiveRangeEdit_8cpp_source.html#l00335">llvm::LiveRangeEdit::eliminateDeadDefs()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a6f347eb523b0631728677e931fe11b11"></a><!-- doxytag: member="llvm::VirtRegMap::ID" ref="a6f347eb523b0631728677e931fe11b11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">VirtRegMap::ID</a> = 0<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="VirtRegMap_8h_source.html#l00070">70</a> of file <a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="VirtRegMap_8h_source.html">VirtRegMap.h</a></li>
<li><a class="el" href="VirtRegMap_8cpp_source.html">VirtRegMap.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:32 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
