--
-- Definition of a single port ROM for KCPSM program defined by 2042_example_15.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2042_example_15.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2042_example_15.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2042_example_15.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "000200010EF40F010D180DFF001000086065610C052E603A610C0510C00160F6";
attribute INIT_01 of ram_256_x_16 : label is  "CE0160A40D186DFF400C61165C0EEF00CE0160A4702C0DFF70290D000D18541C";
attribute INIT_02 of ram_256_x_16 : label is  "5037008000000A10400020800000400E541E000200010EF40F0161165C25EF00";
attribute INIT_03 of ram_256_x_16 : label is  "60CC054160CC055060CC055340002A800A108A0C40378A02503600010000207F";
attribute INIT_04 of ram_256_x_16 : label is  "0553609860CC054560CC053360CC052D60CC054E60CC054160CC055460CC0552";
attribute INIT_05 of ram_256_x_16 : label is  "60CC054B609860CC055260CC054560CC055460CC055260CC054160CC055460CC";
attribute INIT_06 of ram_256_x_16 : label is  "056960CC057860CC052E60CC057760CC057760CC0577400060CC055460CC0549";
attribute INIT_07 of ram_256_x_16 : label is  "056D60CC056F60CC056360CC052E60CC057860CC056E60CC056960CC056C60CC";
attribute INIT_08 of ram_256_x_16 : label is  "057260CC056160CC057460CC057360CC056560CC053360CC057360CC052F60CC";
attribute INIT_09 of ram_256_x_16 : label is  "01284000549CC001000B400060CC0520400060CC057260CC056560CC057460CC";
attribute INIT_0A of ram_256_x_16 : label is  "60A90432400054AAC30160A40314400054A5C201609F0219400054A0C101609B";
attribute INIT_0B of ram_256_x_16 : label is  "440824F00428400060B3244024F8400024406401609B24406401400054AFC401";
attribute INIT_0C of ram_256_x_16 : label is  "2440440C24F004284000244004F0609F60B984068406840684070428609B60B9";
attribute INIT_0D of ram_256_x_16 : label is  "64012440040E4000244004F0609F60B3244084068406840784070428609B60B3";
attribute INIT_0E of ram_256_x_16 : label is  "800E800E800E25F0244064010002609B24406401609B244064010502609B2440";
attribute INIT_0F of ram_256_x_16 : label is  "60B90420609F60B960A460B960A960B9043060A94000609F244004044500800E";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"000200010EF40F010D180DFF001000086065610C052E603A610C0510C00160F6",
               INIT_01 => X"CE0160A40D186DFF400C61165C0EEF00CE0160A4702C0DFF70290D000D18541C",
               INIT_02 => X"5037008000000A10400020800000400E541E000200010EF40F0161165C25EF00",
               INIT_03 => X"60CC054160CC055060CC055340002A800A108A0C40378A02503600010000207F",
               INIT_04 => X"0553609860CC054560CC053360CC052D60CC054E60CC054160CC055460CC0552",
               INIT_05 => X"60CC054B609860CC055260CC054560CC055460CC055260CC054160CC055460CC",
               INIT_06 => X"056960CC057860CC052E60CC057760CC057760CC0577400060CC055460CC0549",
               INIT_07 => X"056D60CC056F60CC056360CC052E60CC057860CC056E60CC056960CC056C60CC",
               INIT_08 => X"057260CC056160CC057460CC057360CC056560CC053360CC057360CC052F60CC",
               INIT_09 => X"01284000549CC001000B400060CC0520400060CC057260CC056560CC057460CC",
               INIT_0A => X"60A90432400054AAC30160A40314400054A5C201609F0219400054A0C101609B",
               INIT_0B => X"440824F00428400060B3244024F8400024406401609B24406401400054AFC401",
               INIT_0C => X"2440440C24F004284000244004F0609F60B984068406840684070428609B60B9",
               INIT_0D => X"64012440040E4000244004F0609F60B3244084068406840784070428609B60B3",
               INIT_0E => X"800E800E800E25F0244064010002609B24406401609B244064010502609B2440",
               INIT_0F => X"60B90420609F60B960A460B960A960B9043060A94000609F244004044500800E",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2042_example_15.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

