-- VHDL for IBM SMS ALD page 17.15.06.1
-- Title: COMPARE MATRIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 6:44:44 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_15_06_1_COMPARE_MATRIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ALPH_OR_SPL_CHAR:	 in STD_LOGIC;
		MS_ALPH_NO_NU:	 in STD_LOGIC;
		MS_ALPH_SPL_CHAR:	 in STD_LOGIC;
		PS_SIMULATE_CMP_HI_STAR_1311_SCAN:	 in STD_LOGIC;
		PS_SPL_CHAR_NO_NU:	 in STD_LOGIC;
		PS_NO_ZONES:	 in STD_LOGIC;
		PS_LOW_ZONE:	 in STD_LOGIC;
		PS_HI_ZONE:	 in STD_LOGIC;
		PS_NO_NU_SPL_CHAR:	 in STD_LOGIC;
		PS_CMP_ZONE_EQUAL:	 in STD_LOGIC;
		MS_HIGH_ADDER_CARRY:	 in STD_LOGIC;
		MS_ADDER_HIGH:	 in STD_LOGIC;
		PS_NO_NUMERICS:	 in STD_LOGIC;
		PS_ZONES:	 in STD_LOGIC;
		PS_SPL_CHAR_OR_NO_NU:	 in STD_LOGIC;
		MS_ADDER_EQUAL:	 in STD_LOGIC;
		PS_SIMULATE_CMP_EQ_STAR_1311_SCAN:	 in STD_LOGIC;
		PS_CMP_HIGH:	 out STD_LOGIC;
		MS_CMP_HIGH:	 out STD_LOGIC;
		PS_CMP_EQUAL:	 out STD_LOGIC;
		MS_CMP_EQUAL:	 out STD_LOGIC);
end ALD_17_15_06_1_COMPARE_MATRIX;

architecture behavioral of ALD_17_15_06_1_COMPARE_MATRIX is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_1B_A: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_1D_B: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_1H_F: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_HI_ZONE AND PS_ALPH_OR_SPL_CHAR );
	OUT_2B_F <= NOT(OUT_4A_NoPin AND MS_ALPH_NO_NU AND MS_ALPH_SPL_CHAR );
	OUT_1B_A <= OUT_DOT_2B;
	OUT_4C_NoPin <= NOT(PS_SPL_CHAR_NO_NU AND PS_NO_ZONES );
	OUT_4D_NoPin <= NOT(PS_LOW_ZONE AND PS_NO_NUMERICS AND PS_NO_ZONES );
	OUT_2D_D <= NOT(OUT_4C_NoPin AND OUT_4D_NoPin AND OUT_4E_NoPin );
	OUT_1D_B <= NOT(OUT_DOT_2B );
	OUT_4E_NoPin <= NOT(PS_NO_NU_SPL_CHAR AND PS_ZONES AND PS_CMP_ZONE_EQUAL );
	OUT_2F_E <= NOT(MS_HIGH_ADDER_CARRY AND MS_ADDER_HIGH AND OUT_4G_D );
	OUT_4G_D <= NOT(PS_ZONES AND PS_HI_ZONE AND PS_SPL_CHAR_OR_NO_NU );
	OUT_1G_C <= OUT_DOT_2H;
	OUT_4H_NoPin <= NOT(PS_NO_NUMERICS AND PS_CMP_ZONE_EQUAL );
	OUT_2H_G <= NOT(OUT_4H_NoPin AND MS_ADDER_EQUAL );
	OUT_1H_F <= NOT OUT_DOT_2H;
	OUT_DOT_2B <= OUT_2B_F OR PS_SIMULATE_CMP_HI_STAR_1311_SCAN OR OUT_2D_D OR OUT_2F_E;
	OUT_DOT_2H <= OUT_2H_G OR PS_SIMULATE_CMP_EQ_STAR_1311_SCAN;

	PS_CMP_HIGH <= OUT_1B_A;
	MS_CMP_HIGH <= OUT_1D_B;
	PS_CMP_EQUAL <= OUT_1G_C;
	MS_CMP_EQUAL <= OUT_1H_F;


end;
