

================================================================
== Vivado HLS Report for 'canny_edge'
================================================================
* Date:           Fri Aug 12 21:50:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        canny_edge_detection
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.348|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  275463|  275463|  275458|  275458| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |                             |                          |     Latency     |     Interval    | Pipeline|
        |           Instance          |          Module          |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |Sobel_512u_512u_U0           |Sobel_512u_512u_s         |  275457|  275457|  275457|  275457|   none  |
        |GaussianBlur_U0              |GaussianBlur              |  264193|  264193|  264193|  264193|   none  |
        |NonMaxSuppression_U0         |NonMaxSuppression         |  264193|  264193|  264193|  264193|   none  |
        |HystThresholdComp_U0         |HystThresholdComp         |  264193|  264193|  264193|  264193|   none  |
        |AXIS2GrayArray76_U0          |AXIS2GrayArray76          |  264707|  264707|  264707|  264707|   none  |
        |GrayArray2AXIS_U0            |GrayArray2AXIS            |  264193|  264193|  264193|  264193|   none  |
        |ZeroPadding_U0               |ZeroPadding               |  263681|  263681|  263681|  263681|   none  |
        |HystThreshold_U0             |HystThreshold             |  263681|  263681|  263681|  263681|   none  |
        |canny_edge_1_1_U0  |canny_edge_detection_1_1  |       0|       0|       0|       0|   none  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      60|    238|    -|
|Instance         |        6|      5|    3685|   5751|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      5|    3751|   6057|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |AXIS2GrayArray76_U0                       |AXIS2GrayArray76                        |        0|      3|   244|   491|    0|
    |GaussianBlur_U0                           |GaussianBlur                            |        2|      0|   218|   837|    0|
    |GrayArray2AXIS_U0                         |GrayArray2AXIS                          |        0|      0|   115|   311|    0|
    |HystThreshold_U0                          |HystThreshold                           |        0|      0|    55|   214|    0|
    |HystThresholdComp_U0                      |HystThresholdComp                       |        1|      0|    96|   292|    0|
    |NonMaxSuppression_U0                      |NonMaxSuppression                       |        2|      0|   110|   427|    0|
    |Sobel_512u_512u_U0                        |Sobel_512u_512u_s                       |        1|      2|  2746|  2855|    0|
    |ZeroPadding_U0                            |ZeroPadding                             |        0|      0|    41|   223|    0|
    |canny_edge_detection_1_1_U0               |canny_edge_detection_1_1                |        0|      0|     2|    29|    0|
    |canny_edge_detection_CONTROL_BUS_s_axi_U  |canny_edge_detection_CONTROL_BUS_s_axi  |        0|      0|    58|    72|    0|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |Total                                     |                                        |        6|      5|  3685|  5751|    0|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+-----+------+-----+---------+
    |fifo1_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo2_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo3_grad_U    |        0|  5|   0|    -|     1|    2|        2|
    |fifo3_value_U   |        0|  5|   0|    -|     1|    8|        8|
    |fifo4_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo5_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo6_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo7_U         |        0|  5|   0|    -|     1|    8|        8|
    |hist_hthr_c1_U  |        0|  5|   0|    -|     2|    8|       16|
    |hist_hthr_c_U   |        0|  5|   0|    -|     6|    8|       48|
    |hist_lthr_c2_U  |        0|  5|   0|    -|     2|    8|       16|
    |hist_lthr_c_U   |        0|  5|   0|    -|     6|    8|       48|
    +----------------+---------+---+----+-----+------+-----+---------+
    |Total           |        0| 60|   0|    0|    24|   90|      186|
    +----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIS2GrayArray76_U0_ap_ready_count            |     +    |      0|  0|   9|           2|           1|
    |canny_edge_detection_1_1_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |AXIS2GrayArray76_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |AXIS2GrayArray76_U0_start_full_n              |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                 |    and   |      0|  0|   2|           1|           1|
    |canny_edge_detection_1_1_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIS2GrayArray76_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_canny_edge_detection_1_1_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|  32|          11|           9|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |AXIS2GrayArray76_U0_ap_ready_count                |   9|          2|    2|          4|
    |ap_sync_reg_AXIS2GrayArray76_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_canny_edge_detection_1_1_U0_ap_ready  |   9|          2|    1|          2|
    |canny_edge_detection_1_1_U0_ap_ready_count        |   9|          2|    2|          4|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  36|          8|    6|         12|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |AXIS2GrayArray76_U0_ap_ready_count                |  2|   0|    2|          0|
    |ap_sync_reg_AXIS2GrayArray76_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_canny_edge_detection_1_1_U0_ap_ready  |  1|   0|    1|          0|
    |canny_edge_detection_1_1_U0_ap_ready_count        |  2|   0|    2|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  6|   0|    6|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS     |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs | canny_edge_detection | return value |
|s_axi_aclk                 |  in |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_rst_n_s_axi_aclk        |  in |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_done                    | out |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | canny_edge_detection | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | canny_edge_detection | return value |
|axis_in_TDATA              |  in |   24|    axis    |   axis_in_V_data_V   |    pointer   |
|axis_in_TUSER              |  in |    1|    axis    |   axis_in_V_user_V   |    pointer   |
|axis_in_TLAST              |  in |    1|    axis    |   axis_in_V_last_V   |    pointer   |
|axis_in_TVALID             |  in |    1|    axis    |   axis_in_V_last_V   |    pointer   |
|axis_in_TREADY             | out |    1|    axis    |   axis_in_V_last_V   |    pointer   |
|axis_out_TDATA             | out |   24|    axis    |   axis_out_V_data_V  |    pointer   |
|axis_out_TUSER             | out |    1|    axis    |   axis_out_V_user_V  |    pointer   |
|axis_out_TLAST             | out |    1|    axis    |   axis_out_V_last_V  |    pointer   |
|axis_out_TVALID            | out |    1|    axis    |   axis_out_V_last_V  |    pointer   |
|axis_out_TREADY            |  in |    1|    axis    |   axis_out_V_last_V  |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

