Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 15 17:53:22 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_50MHz (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.579ns  (logic 5.001ns (28.447%)  route 12.578ns (71.553%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.585    17.455    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.579 r  genblk1[1].note_proc_inst/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000    17.579    dac_inst/D[9]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.518ns  (logic 5.001ns (28.545%)  route 12.518ns (71.455%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.524    17.394    genblk1[1].note_proc_inst/CO[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.518 r  genblk1[1].note_proc_inst/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.518    dac_inst/D[4]
    SLICE_X0Y63          FDRE                                         r  dac_inst/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.374ns  (logic 5.001ns (28.781%)  route 12.374ns (71.219%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.380    17.250    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.374 r  genblk1[1].note_proc_inst/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.374    dac_inst/D[6]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.374ns  (logic 5.001ns (28.781%)  route 12.374ns (71.219%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.380    17.250    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.374 r  genblk1[1].note_proc_inst/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000    17.374    dac_inst/D[8]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.373ns  (logic 5.001ns (28.783%)  route 12.373ns (71.217%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.379    17.249    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.373 r  genblk1[1].note_proc_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.373    dac_inst/D[7]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.365ns  (logic 5.001ns (28.796%)  route 12.365ns (71.204%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.371    17.241    genblk1[1].note_proc_inst/CO[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.365 r  genblk1[1].note_proc_inst/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.365    dac_inst/D[3]
    SLICE_X0Y63          FDRE                                         r  dac_inst/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.184ns  (logic 5.001ns (29.099%)  route 12.184ns (70.901%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.190    17.060    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124    17.184 r  genblk1[1].note_proc_inst/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000    17.184    dac_inst/D[13]
    SLICE_X3Y64          FDRE                                         r  dac_inst/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.179ns  (logic 5.001ns (29.108%)  route 12.179ns (70.892%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.185    17.055    genblk1[1].note_proc_inst/CO[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124    17.179 r  genblk1[1].note_proc_inst/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000    17.179    dac_inst/D[12]
    SLICE_X3Y64          FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.174ns  (logic 5.001ns (29.116%)  route 12.174ns (70.884%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.180    17.050    genblk1[0].note_proc_inst/CO[0]
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.124    17.174 r  genblk1[0].note_proc_inst/sreg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.174    dac_inst/D[0]
    SLICE_X2Y64          FDRE                                         r  dac_inst/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.170ns  (logic 5.001ns (29.123%)  route 12.170ns (70.877%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=27, routed)          5.106     6.573    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  genblk1[3].note_proc_inst/sreg[10]_i_63/O
                         net (fo=2, routed)           1.318     8.015    genblk1[5].note_proc_inst/note_audio[3][3]
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.156     8.171 r  genblk1[5].note_proc_inst/sreg[10]_i_36/O
                         net (fo=2, routed)           0.607     8.777    genblk1[5].note_proc_inst/sreg[10]_i_36_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.355     9.132 r  genblk1[5].note_proc_inst/sreg[10]_i_40/O
                         net (fo=1, routed)           0.000     9.132    genblk1[5].note_proc_inst/sreg[10]_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  genblk1[5].note_proc_inst/sreg_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.645    genblk1[5].note_proc_inst/sreg_reg[10]_i_18_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  genblk1[5].note_proc_inst/sreg_reg[15]_i_26/O[0]
                         net (fo=3, routed)           1.378    11.242    genblk1[1].note_proc_inst/sreg[10]_i_7_1[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.295    11.537 r  genblk1[1].note_proc_inst/sreg[10]_i_21/O
                         net (fo=2, routed)           0.533    12.070    genblk1[1].note_proc_inst/sreg[10]_i_21_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    12.194 r  genblk1[1].note_proc_inst/sreg[10]_i_5/O
                         net (fo=2, routed)           1.105    13.299    genblk1[1].note_proc_inst/sreg[10]_i_5_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  genblk1[1].note_proc_inst/sreg[10]_i_9/O
                         net (fo=1, routed)           0.000    13.423    genblk1[1].note_proc_inst/sreg[10]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.066 f  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.948    15.013    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.307    15.320 r  genblk1[1].note_proc_inst/sreg[15]_i_6/O
                         net (fo=1, routed)           0.000    15.320    genblk1[1].note_proc_inst/sreg[15]_i_6_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.870 f  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          1.176    17.046    genblk1[0].note_proc_inst/CO[0]
    SLICE_X2Y63          LUT5 (Prop_lut5_I1_O)        0.124    17.170 r  genblk1[0].note_proc_inst/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.170    dac_inst/D[1]
    SLICE_X2Y63          FDRE                                         r  dac_inst/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_inst/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.212ns (80.577%)  route 0.051ns (19.423%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[5]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dac_inst/sreg_reg[5]/Q
                         net (fo=1, routed)           0.051     0.218    genblk1[1].note_proc_inst/Q[3]
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.263 r  genblk1[1].note_proc_inst/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.263    dac_inst/D[6]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.184%)  route 0.104ns (32.816%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dac_inst/sreg_reg[2]/Q
                         net (fo=1, routed)           0.104     0.271    genblk1[1].note_proc_inst/Q[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.316 r  genblk1[1].note_proc_inst/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.316    dac_inst/D[3]
    SLICE_X0Y63          FDRE                                         r  dac_inst/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[10]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[10]/Q
                         net (fo=1, routed)           0.158     0.304    genblk1[1].note_proc_inst/Q[8]
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  genblk1[1].note_proc_inst/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/D[11]
    SLICE_X3Y64          FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[14]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[14]/Q
                         net (fo=1, routed)           0.158     0.304    genblk1[1].note_proc_inst/Q[12]
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  genblk1[1].note_proc_inst/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/D[15]
    SLICE_X1Y64          FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[6]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[6]/Q
                         net (fo=1, routed)           0.158     0.304    genblk1[1].note_proc_inst/Q[4]
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  genblk1[1].note_proc_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/D[7]
    SLICE_X3Y63          FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[3]/Q
                         net (fo=1, routed)           0.162     0.308    genblk1[1].note_proc_inst/Q[1]
    SLICE_X0Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  genblk1[1].note_proc_inst/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    dac_inst/D[4]
    SLICE_X0Y63          FDRE                                         r  dac_inst/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[0]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dac_inst/sreg_reg[0]/Q
                         net (fo=1, routed)           0.141     0.308    genblk1[0].note_proc_inst/Q[0]
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  genblk1[0].note_proc_inst/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    dac_inst/D[1]
    SLICE_X2Y63          FDRE                                         r  dac_inst/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  tcount_reg[7]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    tcount_reg[7]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    tcount_reg[4]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/count_reg[3]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[3].note_proc_inst/count_reg[3]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[3].note_proc_inst/count_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[3].note_proc_inst/count_reg[0]_i_1__1_n_4
    SLICE_X11Y67         FDRE                                         r  genblk1[3].note_proc_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  tcount_reg[6]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[6]/Q
                         net (fo=2, routed)           0.120     0.261    tcount_reg[6]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    tcount_reg[4]_i_1_n_5
    SLICE_X3Y81          FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------





