// Seed: 3667047389
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri id_7
);
  supply0 id_9;
  tri0 id_10 = 1;
  id_11(
      .id_0(id_5), .id_1((1)), .id_2(1), .id_3(id_9), .id_4((id_0)), .id_5(1)
  );
  assign id_10 = id_9;
  assign id_5  = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wor   id_3,
    output uwire id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_0, id_3, id_3
  );
endmodule
