[verilog]
include_paths = ["src/*/*.v"]

[option]
linter = true
