// Seed: 4211354180
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8
);
  wire id_10;
  if (id_1) begin
    wire id_11;
  end else begin
    assign id_8 = |1;
  end
  assign id_3 = 1;
  assign #id_12 id_3 = id_6;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0
    , id_13,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    output uwire id_9,
    output tri1 id_10,
    input tri id_11
);
  wire id_14;
  module_0(
      id_3, id_7, id_6, id_9, id_3, id_9, id_6, id_7, id_4
  );
endmodule
