#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024d3228a150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024d32286430 .scope module, "elastic_register" "elastic_register" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 1 "ready_out";
o0000024d322d70c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000024d322d3a70 .functor OR 1, L_0000024d322d39d0, o0000024d322d70c8, C4<0>, C4<0>;
L_0000024d322d3ae0 .functor BUFZ 1, L_0000024d322d3a70, C4<0>, C4<0>, C4<0>;
v0000024d32286b00_0 .net *"_ivl_1", 0 0, L_0000024d322d39d0;  1 drivers
o0000024d322d7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d32286d90_0 .net "clk", 0 0, o0000024d322d7008;  0 drivers
o0000024d322d7038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000024d3228be40_0 .net "data_in", 7 0, o0000024d322d7038;  0 drivers
v0000024d3228bee0_0 .var "data_out", 7 0;
v0000024d32286750_0 .net "enable", 0 0, L_0000024d322d3a70;  1 drivers
v0000024d322867f0_0 .net "ready_in", 0 0, o0000024d322d70c8;  0 drivers
v0000024d322d36c0_0 .net "ready_out", 0 0, L_0000024d322d3ae0;  1 drivers
o0000024d322d7128 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d322d3760_0 .net "rst", 0 0, o0000024d322d7128;  0 drivers
o0000024d322d7158 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d322d3800_0 .net "valid_in", 0 0, o0000024d322d7158;  0 drivers
v0000024d322d3930_0 .var "valid_out", 0 0;
E_0000024d3228cd10 .event posedge, v0000024d32286d90_0;
L_0000024d322d39d0 .reduce/nor v0000024d322d3930_0;
S_0000024d322865c0 .scope begin, "data_register" "data_register" 3 26, 3 26 0, S_0000024d32286430;
 .timescale 0 0;
S_0000024d3228b4a0 .scope begin, "valid_register" "valid_register" 3 16, 3 16 0, S_0000024d32286430;
 .timescale 0 0;
    .scope S_0000024d32286430;
T_0 ;
    %wait E_0000024d3228cd10;
    %fork t_1, S_0000024d3228b4a0;
    %jmp t_0;
    .scope S_0000024d3228b4a0;
t_1 ;
    %load/vec4 v0000024d322d3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d322d3930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024d32286750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024d322d3800_0;
    %assign/vec4 v0000024d322d3930_0, 0;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0000024d32286430;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024d32286430;
T_1 ;
    %wait E_0000024d3228cd10;
    %fork t_3, S_0000024d322865c0;
    %jmp t_2;
    .scope S_0000024d322865c0;
t_3 ;
    %load/vec4 v0000024d322d3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024d3228bee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024d32286750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024d3228be40_0;
    %assign/vec4 v0000024d3228bee0_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_0000024d32286430;
t_2 %join;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "elastic_register.sv";
