INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/FMS_LOAD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_LOAD
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/FMS_LOAD.sv:39]
WARNING: [VRFC 10-3028] 'state' was previously declared with a range [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/FMS_LOAD.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sim_1/new/sim_FSM_LOAD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FSM_LOAD
