
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v
# synth_design -part xc7z020clg484-3 -top pool -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top pool -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 201176 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 242537 ; free virtual = 310389
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pool' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v:49]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 242542 ; free virtual = 310394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 242545 ; free virtual = 310396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 242545 ; free virtual = 310396
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 242534 ; free virtual = 310387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242353 ; free virtual = 310207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242358 ; free virtual = 310212
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     1|
|3     |LUT2   |    18|
|4     |LUT3   |   277|
|5     |LUT4   |     7|
|6     |LUT6   |    14|
|7     |FDRE   |   547|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   886|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242357 ; free virtual = 310211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242360 ; free virtual = 310213
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.070 ; gain = 245.430 ; free physical = 242370 ; free virtual = 310223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.227 ; gain = 0.000 ; free physical = 242261 ; free virtual = 310115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1849.227 ; gain = 375.684 ; free physical = 242314 ; free virtual = 310167
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2410.883 ; gain = 561.656 ; free physical = 241877 ; free virtual = 309731
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.883 ; gain = 0.000 ; free physical = 241877 ; free virtual = 309731
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.891 ; gain = 0.000 ; free physical = 241874 ; free virtual = 309728
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241863 ; free virtual = 309717

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a5caa57f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241863 ; free virtual = 309717

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a5caa57f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241857 ; free virtual = 309710
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 60bb276e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241856 ; free virtual = 309710
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 84156be4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241855 ; free virtual = 309709
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 84156be4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241855 ; free virtual = 309708
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12989265e

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12989265e

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
Ending Logic Optimization Task | Checksum: 12989265e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12989265e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12989265e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
Ending Netlist Obfuscation Task | Checksum: 12989265e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.957 ; gain = 0.000 ; free physical = 241869 ; free virtual = 309723
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12989265e
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module pool ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2521.949 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2521.949 ; gain = 0.000 ; free physical = 241812 ; free virtual = 309665
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.119 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2521.949 ; gain = 0.000 ; free physical = 241810 ; free virtual = 309663
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2719.129 ; gain = 197.180 ; free physical = 241813 ; free virtual = 309667
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2719.129 ; gain = 197.180 ; free physical = 241813 ; free virtual = 309667

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241834 ; free virtual = 309688


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design pool ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 547
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12989265e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241834 ; free virtual = 309688
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12989265e
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2719.129 ; gain = 213.172 ; free physical = 241838 ; free virtual = 309692
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28509584 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12989265e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241872 ; free virtual = 309726
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12989265e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241872 ; free virtual = 309726
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12989265e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241873 ; free virtual = 309726
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12989265e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241873 ; free virtual = 309726
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12989265e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241873 ; free virtual = 309726

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241873 ; free virtual = 309726
Ending Netlist Obfuscation Task | Checksum: 12989265e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241873 ; free virtual = 309726
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241861 ; free virtual = 309715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6e17b75

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241860 ; free virtual = 309714
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241860 ; free virtual = 309714

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be8b3591

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241851 ; free virtual = 309705

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 104c72e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241847 ; free virtual = 309701

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 104c72e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241847 ; free virtual = 309701
Phase 1 Placer Initialization | Checksum: 104c72e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241847 ; free virtual = 309701

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1776dcf9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241836 ; free virtual = 309690

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241820 ; free virtual = 309674

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14dbfcbc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241819 ; free virtual = 309673
Phase 2 Global Placement | Checksum: 136641989

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241815 ; free virtual = 309668

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 136641989

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309668

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9884621

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241812 ; free virtual = 309665

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20956854b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241811 ; free virtual = 309664

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 233c60a30

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241810 ; free virtual = 309664

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16c47fb87

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241817 ; free virtual = 309671

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1850909f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241817 ; free virtual = 309671

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f788d5c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241817 ; free virtual = 309671
Phase 3 Detail Placement | Checksum: 15f788d5c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241817 ; free virtual = 309671

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2050fb27d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2050fb27d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.402. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 203e86cb9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
Phase 4.1 Post Commit Optimization | Checksum: 203e86cb9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 203e86cb9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 203e86cb9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
Phase 4.4 Final Placement Cleanup | Checksum: 1bd186a3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bd186a3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241827 ; free virtual = 309681
Ending Placer Task | Checksum: dd8d83df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241842 ; free virtual = 309696
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241842 ; free virtual = 309696
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241815 ; free virtual = 309669
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309668
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2719.129 ; gain = 0.000 ; free physical = 241809 ; free virtual = 309665
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
basic_string::_M_construct null not valid
    while executing
"report_timing_summary -file $outputDir/post_place_timing_summary.rpt"
    (file "/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool/run_tcl.tcl" line 19)
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 08:19:27 2022...
