// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv2d_3x3_1chan_rev_HH_
#define _conv2d_3x3_1chan_rev_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mul_mul_18s_1bkb.h"
#include "CNN_mac_muladd_18cud.h"

namespace ap_rtl {

struct conv2d_3x3_1chan_rev : public sc_module {
    // Port declarations 156
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > in_image_0_0_V_address0;
    sc_out< sc_logic > in_image_0_0_V_ce0;
    sc_in< sc_lv<18> > in_image_0_0_V_q0;
    sc_out< sc_lv<10> > in_image_0_1_V_address0;
    sc_out< sc_logic > in_image_0_1_V_ce0;
    sc_in< sc_lv<18> > in_image_0_1_V_q0;
    sc_out< sc_lv<10> > in_image_0_2_V_address0;
    sc_out< sc_logic > in_image_0_2_V_ce0;
    sc_in< sc_lv<18> > in_image_0_2_V_q0;
    sc_out< sc_lv<10> > in_image_1_0_V_address0;
    sc_out< sc_logic > in_image_1_0_V_ce0;
    sc_in< sc_lv<18> > in_image_1_0_V_q0;
    sc_out< sc_lv<10> > in_image_1_1_V_address0;
    sc_out< sc_logic > in_image_1_1_V_ce0;
    sc_in< sc_lv<18> > in_image_1_1_V_q0;
    sc_out< sc_lv<10> > in_image_1_2_V_address0;
    sc_out< sc_logic > in_image_1_2_V_ce0;
    sc_in< sc_lv<18> > in_image_1_2_V_q0;
    sc_out< sc_lv<10> > in_image_2_0_V_address0;
    sc_out< sc_logic > in_image_2_0_V_ce0;
    sc_in< sc_lv<18> > in_image_2_0_V_q0;
    sc_out< sc_lv<10> > in_image_2_1_V_address0;
    sc_out< sc_logic > in_image_2_1_V_ce0;
    sc_in< sc_lv<18> > in_image_2_1_V_q0;
    sc_out< sc_lv<10> > in_image_2_2_V_address0;
    sc_out< sc_logic > in_image_2_2_V_ce0;
    sc_in< sc_lv<18> > in_image_2_2_V_q0;
    sc_in< sc_lv<18> > kernel_0_V;
    sc_in< sc_lv<18> > kernel_1_V;
    sc_in< sc_lv<18> > kernel_2_V;
    sc_in< sc_lv<18> > kernel_3_V;
    sc_in< sc_lv<18> > kernel_4_V;
    sc_in< sc_lv<18> > kernel_5_V;
    sc_in< sc_lv<18> > kernel_6_V;
    sc_in< sc_lv<18> > kernel_7_V;
    sc_in< sc_lv<18> > kernel_8_V;
    sc_in< sc_lv<48> > bias_V;
    sc_out< sc_lv<5> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<25> > out_image_0_V_d0;
    sc_out< sc_lv<5> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<25> > out_image_1_V_d0;
    sc_out< sc_lv<5> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<25> > out_image_2_V_d0;
    sc_out< sc_lv<5> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<25> > out_image_3_V_d0;
    sc_out< sc_lv<5> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<25> > out_image_4_V_d0;
    sc_out< sc_lv<5> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<25> > out_image_5_V_d0;
    sc_out< sc_lv<5> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<25> > out_image_6_V_d0;
    sc_out< sc_lv<5> > out_image_7_V_address0;
    sc_out< sc_logic > out_image_7_V_ce0;
    sc_out< sc_logic > out_image_7_V_we0;
    sc_out< sc_lv<25> > out_image_7_V_d0;
    sc_out< sc_lv<5> > out_image_8_V_address0;
    sc_out< sc_logic > out_image_8_V_ce0;
    sc_out< sc_logic > out_image_8_V_we0;
    sc_out< sc_lv<25> > out_image_8_V_d0;
    sc_out< sc_lv<5> > out_image_9_V_address0;
    sc_out< sc_logic > out_image_9_V_ce0;
    sc_out< sc_logic > out_image_9_V_we0;
    sc_out< sc_lv<25> > out_image_9_V_d0;
    sc_out< sc_lv<5> > out_image_10_V_address0;
    sc_out< sc_logic > out_image_10_V_ce0;
    sc_out< sc_logic > out_image_10_V_we0;
    sc_out< sc_lv<25> > out_image_10_V_d0;
    sc_out< sc_lv<5> > out_image_11_V_address0;
    sc_out< sc_logic > out_image_11_V_ce0;
    sc_out< sc_logic > out_image_11_V_we0;
    sc_out< sc_lv<25> > out_image_11_V_d0;
    sc_out< sc_lv<5> > out_image_12_V_address0;
    sc_out< sc_logic > out_image_12_V_ce0;
    sc_out< sc_logic > out_image_12_V_we0;
    sc_out< sc_lv<25> > out_image_12_V_d0;
    sc_out< sc_lv<5> > out_image_13_V_address0;
    sc_out< sc_logic > out_image_13_V_ce0;
    sc_out< sc_logic > out_image_13_V_we0;
    sc_out< sc_lv<25> > out_image_13_V_d0;
    sc_out< sc_lv<5> > out_image_14_V_address0;
    sc_out< sc_logic > out_image_14_V_ce0;
    sc_out< sc_logic > out_image_14_V_we0;
    sc_out< sc_lv<25> > out_image_14_V_d0;
    sc_out< sc_lv<5> > out_image_15_V_address0;
    sc_out< sc_logic > out_image_15_V_ce0;
    sc_out< sc_logic > out_image_15_V_we0;
    sc_out< sc_lv<25> > out_image_15_V_d0;
    sc_out< sc_lv<5> > out_image_16_V_address0;
    sc_out< sc_logic > out_image_16_V_ce0;
    sc_out< sc_logic > out_image_16_V_we0;
    sc_out< sc_lv<25> > out_image_16_V_d0;
    sc_out< sc_lv<5> > out_image_17_V_address0;
    sc_out< sc_logic > out_image_17_V_ce0;
    sc_out< sc_logic > out_image_17_V_we0;
    sc_out< sc_lv<25> > out_image_17_V_d0;
    sc_out< sc_lv<5> > out_image_18_V_address0;
    sc_out< sc_logic > out_image_18_V_ce0;
    sc_out< sc_logic > out_image_18_V_we0;
    sc_out< sc_lv<25> > out_image_18_V_d0;
    sc_out< sc_lv<5> > out_image_19_V_address0;
    sc_out< sc_logic > out_image_19_V_ce0;
    sc_out< sc_logic > out_image_19_V_we0;
    sc_out< sc_lv<25> > out_image_19_V_d0;
    sc_out< sc_lv<5> > out_image_20_V_address0;
    sc_out< sc_logic > out_image_20_V_ce0;
    sc_out< sc_logic > out_image_20_V_we0;
    sc_out< sc_lv<25> > out_image_20_V_d0;
    sc_out< sc_lv<5> > out_image_21_V_address0;
    sc_out< sc_logic > out_image_21_V_ce0;
    sc_out< sc_logic > out_image_21_V_we0;
    sc_out< sc_lv<25> > out_image_21_V_d0;
    sc_out< sc_lv<5> > out_image_22_V_address0;
    sc_out< sc_logic > out_image_22_V_ce0;
    sc_out< sc_logic > out_image_22_V_we0;
    sc_out< sc_lv<25> > out_image_22_V_d0;
    sc_out< sc_lv<5> > out_image_23_V_address0;
    sc_out< sc_logic > out_image_23_V_ce0;
    sc_out< sc_logic > out_image_23_V_we0;
    sc_out< sc_lv<25> > out_image_23_V_d0;
    sc_out< sc_lv<5> > out_image_24_V_address0;
    sc_out< sc_logic > out_image_24_V_ce0;
    sc_out< sc_logic > out_image_24_V_we0;
    sc_out< sc_lv<25> > out_image_24_V_d0;
    sc_out< sc_lv<5> > out_image_25_V_address0;
    sc_out< sc_logic > out_image_25_V_ce0;
    sc_out< sc_logic > out_image_25_V_we0;
    sc_out< sc_lv<25> > out_image_25_V_d0;
    sc_out< sc_lv<5> > out_image_26_V_address0;
    sc_out< sc_logic > out_image_26_V_ce0;
    sc_out< sc_logic > out_image_26_V_we0;
    sc_out< sc_lv<25> > out_image_26_V_d0;
    sc_out< sc_lv<5> > out_image_27_V_address0;
    sc_out< sc_logic > out_image_27_V_ce0;
    sc_out< sc_logic > out_image_27_V_we0;
    sc_out< sc_lv<25> > out_image_27_V_d0;


    // Module declarations
    conv2d_3x3_1chan_rev(sc_module_name name);
    SC_HAS_PROCESS(conv2d_3x3_1chan_rev);

    ~conv2d_3x3_1chan_rev();

    sc_trace_file* mVcdFile;

    CNN_mul_mul_18s_1bkb<1,2,18,18,35>* CNN_mul_mul_18s_1bkb_U186;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U187;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U188;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U189;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U190;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U191;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U192;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U193;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U194;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > tmp_reg_1353;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > do_init_reg_747;
    sc_signal< sc_lv<10> > i_reg_763;
    sc_signal< sc_lv<48> > bias_V222_rewind_reg_777;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter2_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter3_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter4_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter5_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter6_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter7_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter8_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter9_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter10_reg;
    sc_signal< sc_lv<48> > bias_V222_phi_reg_791_pp0_iter11_reg;
    sc_signal< sc_lv<32> > y_reg_803;
    sc_signal< sc_lv<32> > x_reg_817;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_751_p6;
    sc_signal< sc_lv<18> > kernel_0_V_read_reg_1258;
    sc_signal< sc_lv<18> > kernel_0_V_read_reg_1258_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_1_V_read_reg_1268;
    sc_signal< sc_lv<18> > kernel_1_V_read_reg_1268_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_1_V_read_reg_1268_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_2_V_read_reg_1278;
    sc_signal< sc_lv<18> > kernel_2_V_read_reg_1278_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_2_V_read_reg_1278_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_2_V_read_reg_1278_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_3_V_read_reg_1288;
    sc_signal< sc_lv<18> > kernel_3_V_read_reg_1288_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_3_V_read_reg_1288_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_3_V_read_reg_1288_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_3_V_read_reg_1288_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_4_V_read_reg_1298_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_5_V_read_reg_1308_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_6_V_read_reg_1318_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_7_V_read_reg_1328_pp0_iter8_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter1_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter8_reg;
    sc_signal< sc_lv<18> > kernel_8_V_read_reg_1338_pp0_iter9_reg;
    sc_signal< sc_lv<10> > i_6_fu_844_p2;
    sc_signal< sc_lv<10> > i_6_reg_1348;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_fu_850_p2;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_reg_1353_pp0_iter11_reg;
    sc_signal< sc_lv<18> > in_image_0_0_V_loa_reg_1357;
    sc_signal< sc_lv<18> > in_image_0_1_V_loa_reg_1362;
    sc_signal< sc_lv<18> > in_image_0_1_V_loa_reg_1362_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1367;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1367_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1367_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1372;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1372_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1372_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1372_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1377;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1377_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1377_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1377_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1377_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1382_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_2_0_V_loa_reg_1387_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_2_1_V_loa_reg_1392_pp0_iter8_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter8_reg;
    sc_signal< sc_lv<18> > in_image_2_2_V_loa_reg_1397_pp0_iter9_reg;
    sc_signal< sc_lv<35> > grp_fu_1175_p2;
    sc_signal< sc_lv<35> > p_Val2_s_reg_1412;
    sc_signal< sc_lv<25> > tmp_9_reg_1437;
    sc_signal< sc_lv<25> > tmp_10_reg_1452;
    sc_signal< sc_lv<25> > tmp_11_reg_1467;
    sc_signal< sc_lv<25> > tmp_12_reg_1482;
    sc_signal< sc_lv<25> > tmp_13_reg_1497;
    sc_signal< sc_lv<25> > tmp_14_reg_1512;
    sc_signal< sc_lv<25> > tmp_15_reg_1527;
    sc_signal< sc_lv<25> > tmp_16_reg_1532;
    sc_signal< sc_lv<32> > p_x_1_8_fu_1157_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<32> > p_8_fu_1165_p3;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_i_phi_fu_767_p6;
    sc_signal< sc_lv<48> > ap_phi_mux_bias_V222_rewind_phi_fu_781_p6;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter0_bias_V222_phi_reg_791;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791;
    sc_signal< sc_lv<64> > tmp_s_fu_831_p1;
    sc_signal< sc_lv<64> > tmp_88_8_fu_1048_p1;
    sc_signal< sc_lv<5> > tmp_17_fu_1135_p1;
    sc_signal< sc_lv<25> > tmp_8_fu_868_p4;
    sc_signal< sc_lv<35> > grp_fu_1181_p3;
    sc_signal< sc_lv<35> > grp_fu_1190_p3;
    sc_signal< sc_lv<35> > grp_fu_1199_p3;
    sc_signal< sc_lv<35> > grp_fu_1208_p3;
    sc_signal< sc_lv<35> > grp_fu_1217_p3;
    sc_signal< sc_lv<35> > grp_fu_1226_p3;
    sc_signal< sc_lv<35> > grp_fu_1235_p3;
    sc_signal< sc_lv<35> > grp_fu_1244_p3;
    sc_signal< sc_lv<56> > tmp_92_8_cast_fu_1087_p1;
    sc_signal< sc_lv<56> > tmp_91_8_fu_1080_p3;
    sc_signal< sc_lv<56> > p_Val2_18_8_fu_1091_p2;
    sc_signal< sc_lv<32> > y_5_8_fu_1139_p2;
    sc_signal< sc_lv<1> > tmp_95_8_fu_1145_p2;
    sc_signal< sc_lv<32> > x_5_8_fu_1151_p2;
    sc_signal< sc_lv<35> > grp_fu_1181_p2;
    sc_signal< sc_lv<35> > grp_fu_1190_p2;
    sc_signal< sc_lv<35> > grp_fu_1199_p2;
    sc_signal< sc_lv<35> > grp_fu_1208_p2;
    sc_signal< sc_lv<35> > grp_fu_1217_p2;
    sc_signal< sc_lv<35> > grp_fu_1226_p2;
    sc_signal< sc_lv<35> > grp_fu_1235_p2;
    sc_signal< sc_lv<35> > grp_fu_1244_p2;
    sc_signal< sc_logic > grp_fu_1175_ce;
    sc_signal< sc_logic > grp_fu_1181_ce;
    sc_signal< sc_logic > grp_fu_1190_ce;
    sc_signal< sc_logic > grp_fu_1199_ce;
    sc_signal< sc_logic > grp_fu_1208_ce;
    sc_signal< sc_logic > grp_fu_1217_ce;
    sc_signal< sc_logic > grp_fu_1226_ce;
    sc_signal< sc_logic > grp_fu_1235_ce;
    sc_signal< sc_logic > grp_fu_1244_ce;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to11;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_614;
    sc_signal< bool > ap_condition_450;
    sc_signal< bool > ap_condition_54;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_1C;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_450();
    void thread_ap_condition_54();
    void thread_ap_condition_614();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to11();
    void thread_ap_phi_mux_bias_V222_rewind_phi_fu_781_p6();
    void thread_ap_phi_mux_do_init_phi_fu_751_p6();
    void thread_ap_phi_mux_i_phi_fu_767_p6();
    void thread_ap_phi_reg_pp0_iter0_bias_V222_phi_reg_791();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1175_ce();
    void thread_grp_fu_1181_ce();
    void thread_grp_fu_1181_p2();
    void thread_grp_fu_1190_ce();
    void thread_grp_fu_1190_p2();
    void thread_grp_fu_1199_ce();
    void thread_grp_fu_1199_p2();
    void thread_grp_fu_1208_ce();
    void thread_grp_fu_1208_p2();
    void thread_grp_fu_1217_ce();
    void thread_grp_fu_1217_p2();
    void thread_grp_fu_1226_ce();
    void thread_grp_fu_1226_p2();
    void thread_grp_fu_1235_ce();
    void thread_grp_fu_1235_p2();
    void thread_grp_fu_1244_ce();
    void thread_grp_fu_1244_p2();
    void thread_i_6_fu_844_p2();
    void thread_in_image_0_0_V_address0();
    void thread_in_image_0_0_V_ce0();
    void thread_in_image_0_1_V_address0();
    void thread_in_image_0_1_V_ce0();
    void thread_in_image_0_2_V_address0();
    void thread_in_image_0_2_V_ce0();
    void thread_in_image_1_0_V_address0();
    void thread_in_image_1_0_V_ce0();
    void thread_in_image_1_1_V_address0();
    void thread_in_image_1_1_V_ce0();
    void thread_in_image_1_2_V_address0();
    void thread_in_image_1_2_V_ce0();
    void thread_in_image_2_0_V_address0();
    void thread_in_image_2_0_V_ce0();
    void thread_in_image_2_1_V_address0();
    void thread_in_image_2_1_V_ce0();
    void thread_in_image_2_2_V_address0();
    void thread_in_image_2_2_V_ce0();
    void thread_internal_ap_ready();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_we0();
    void thread_out_image_10_V_address0();
    void thread_out_image_10_V_ce0();
    void thread_out_image_10_V_d0();
    void thread_out_image_10_V_we0();
    void thread_out_image_11_V_address0();
    void thread_out_image_11_V_ce0();
    void thread_out_image_11_V_d0();
    void thread_out_image_11_V_we0();
    void thread_out_image_12_V_address0();
    void thread_out_image_12_V_ce0();
    void thread_out_image_12_V_d0();
    void thread_out_image_12_V_we0();
    void thread_out_image_13_V_address0();
    void thread_out_image_13_V_ce0();
    void thread_out_image_13_V_d0();
    void thread_out_image_13_V_we0();
    void thread_out_image_14_V_address0();
    void thread_out_image_14_V_ce0();
    void thread_out_image_14_V_d0();
    void thread_out_image_14_V_we0();
    void thread_out_image_15_V_address0();
    void thread_out_image_15_V_ce0();
    void thread_out_image_15_V_d0();
    void thread_out_image_15_V_we0();
    void thread_out_image_16_V_address0();
    void thread_out_image_16_V_ce0();
    void thread_out_image_16_V_d0();
    void thread_out_image_16_V_we0();
    void thread_out_image_17_V_address0();
    void thread_out_image_17_V_ce0();
    void thread_out_image_17_V_d0();
    void thread_out_image_17_V_we0();
    void thread_out_image_18_V_address0();
    void thread_out_image_18_V_ce0();
    void thread_out_image_18_V_d0();
    void thread_out_image_18_V_we0();
    void thread_out_image_19_V_address0();
    void thread_out_image_19_V_ce0();
    void thread_out_image_19_V_d0();
    void thread_out_image_19_V_we0();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_we0();
    void thread_out_image_20_V_address0();
    void thread_out_image_20_V_ce0();
    void thread_out_image_20_V_d0();
    void thread_out_image_20_V_we0();
    void thread_out_image_21_V_address0();
    void thread_out_image_21_V_ce0();
    void thread_out_image_21_V_d0();
    void thread_out_image_21_V_we0();
    void thread_out_image_22_V_address0();
    void thread_out_image_22_V_ce0();
    void thread_out_image_22_V_d0();
    void thread_out_image_22_V_we0();
    void thread_out_image_23_V_address0();
    void thread_out_image_23_V_ce0();
    void thread_out_image_23_V_d0();
    void thread_out_image_23_V_we0();
    void thread_out_image_24_V_address0();
    void thread_out_image_24_V_ce0();
    void thread_out_image_24_V_d0();
    void thread_out_image_24_V_we0();
    void thread_out_image_25_V_address0();
    void thread_out_image_25_V_ce0();
    void thread_out_image_25_V_d0();
    void thread_out_image_25_V_we0();
    void thread_out_image_26_V_address0();
    void thread_out_image_26_V_ce0();
    void thread_out_image_26_V_d0();
    void thread_out_image_26_V_we0();
    void thread_out_image_27_V_address0();
    void thread_out_image_27_V_ce0();
    void thread_out_image_27_V_d0();
    void thread_out_image_27_V_we0();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_we0();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_we0();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_we0();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_we0();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_we0();
    void thread_out_image_7_V_address0();
    void thread_out_image_7_V_ce0();
    void thread_out_image_7_V_d0();
    void thread_out_image_7_V_we0();
    void thread_out_image_8_V_address0();
    void thread_out_image_8_V_ce0();
    void thread_out_image_8_V_d0();
    void thread_out_image_8_V_we0();
    void thread_out_image_9_V_address0();
    void thread_out_image_9_V_ce0();
    void thread_out_image_9_V_d0();
    void thread_out_image_9_V_we0();
    void thread_p_8_fu_1165_p3();
    void thread_p_Val2_18_8_fu_1091_p2();
    void thread_p_x_1_8_fu_1157_p3();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_tmp_17_fu_1135_p1();
    void thread_tmp_88_8_fu_1048_p1();
    void thread_tmp_8_fu_868_p4();
    void thread_tmp_91_8_fu_1080_p3();
    void thread_tmp_92_8_cast_fu_1087_p1();
    void thread_tmp_95_8_fu_1145_p2();
    void thread_tmp_fu_850_p2();
    void thread_tmp_s_fu_831_p1();
    void thread_x_5_8_fu_1151_p2();
    void thread_y_5_8_fu_1139_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
