// Seed: 2270814650
macromodule module_0;
  assign id_1 = id_1[(1'h0)];
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wor id_3,
    output tri1 id_4
);
  tri1 id_6;
  module_0 modCall_1 ();
  assign id_6 = id_1;
endmodule
module module_2 (
    output wire id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wor id_5,
    input tri id_6
    , id_11,
    input tri id_7,
    output uwire id_8,
    input wire id_9
);
  tri id_12 = id_9;
  module_0 modCall_1 ();
endmodule
