<HTML>
<HEAD>
<TITLE>Test Plan Analyzer</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<a name=pagetop></a>
<H1 align = 'center'><font color=blue> Test Plan Analyzer </font></H1>
<p align = right>Agilent Technologies<br>
<hr></p>
<p><font size=4><b>Board: 73-19882-05</b></font></p>
Report generated at Mar 19, 2021 10:09:15 PM
<br>
<p><font size=4>Device Summary</font></p>
<Table border = 1>
<tr bgcolor=#99CCCC>
<td>Device Group</td>
<td>Total Devices</td>
<td>Devices in Test</td>
<td>Without Test</td>
<td>With Test but Disabled</td>
<td>Device Coverage</td>
</tr>
<tr>
<td>Connectors</td>
<td align=right>16</td>
<td align=right><a href=#Connectors_InTest target=_self>14</td>
<td align=right>0</td>
<td align=right><a href=#Connectors_NoTest target=_self>2</td>
<td align=right>87.50%</td>
</tr>
<tr>
<td>Resistors</td>
<td align=right>1064</td>
<td align=right><a href=#Resistors_InTest target=_self>1009</td>
<td align=right>0</td>
<td align=right><a href=#Resistors_NoTest target=_self>55</td>
<td align=right>94.83%</td>
</tr>
<tr>
<td>Diodes</td>
<td align=right>93</td>
<td align=right><a href=#Diodes_InTest target=_self>93</td>
<td align=right>0</td>
<td align=right>0</td>
<td align=right>100.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td align=right>70</td>
<td align=right><a href=#Other Libraries_InTest target=_self>7</td>
<td align=right><a href=#Other Libraries_NoTest target=_self>46</td>
<td align=right><a href=#Other Libraries_NoTest target=_self>17</td>
<td align=right>10.00%</td>
</tr>
<tr>
<td>Capacitors</td>
<td align=right>281</td>
<td align=right><a href=#Capacitors_InTest target=_self>208</td>
<td align=right>0</td>
<td align=right><a href=#Capacitors_NoTest target=_self>73</td>
<td align=right>74.02%</td>
</tr>
<tr>
<td>Zeners</td>
<td align=right>32</td>
<td align=right><a href=#Zeners_InTest target=_self>1</td>
<td align=right>0</td>
<td align=right><a href=#Zeners_NoTest target=_self>31</td>
<td align=right>3.12%</td>
</tr>
<tr>
<td>FETs</td>
<td align=right>27</td>
<td align=right>0</td>
<td align=right>0</td>
<td align=right><a href=#FETs_NoTest target=_self>27</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td align=right>53</td>
<td align=right><a href=#Digital Libraries_InTest target=_self>48</td>
<td align=right><a href=#Digital Libraries_NoTest target=_self>3</td>
<td align=right><a href=#Digital Libraries_NoTest target=_self>2</td>
<td align=right>90.57%</td>
</tr>
<tr>
<td>Jumpers</td>
<td align=right>714</td>
<td align=right><a href=#Jumpers_InTest target=_self>355</td>
<td align=right>0</td>
<td align=right><a href=#Jumpers_NoTest target=_self>359</td>
<td align=right>49.72%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td align=right>39</td>
<td align=right><a href=#Analog Libraries_InTest target=_self>28</td>
<td align=right>0</td>
<td align=right><a href=#Analog Libraries_NoTest target=_self>11</td>
<td align=right>71.79%</td>
</tr>
<tr>
<td>Capacitors - bypass</td>
<td align=right>751</td>
<td align=right><a href=#Capacitors - bypass_InTest target=_self>641</td>
<td align=right>0</td>
<td align=right><a href=#Capacitors - bypass_NoTest target=_self>110</td>
<td align=right>85.35%</td>
</tr>
<tr>
<td>Total</td>
<td align=right>3140</td>
<td align=right>2404</td>
<td align=right>49</td>
<td align=right>687</td>
<td align=right>76.56%</td>
</tr>
</table>

<p><font color=#666666>
<b>Note:</b>
<br>Device Coverage = &nbsp&nbsp&nbsp&nbspNo. of Tested device / No. of Total devices
<br>Devices in Test: &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp Including devices tested in parallel
<br>With Test but Disabled: &nbsp&nbsp Devices have tests, but these tests are not in TP/TO, 
<br>&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbspor commented in TP/TO, or skipped, or nulltest(TP=TestPlan, TO=TestOrder)
</font></p>
<hr>
<p><font size=4>Pin Coverage</font></p>
<Table border=1>
<tr bgcolor=#99CCCC>
<td>Type</td>
<td>Name</td>
<td>Total Pins</td>
<td>Pins in Test</td>
<td>Pin Coverage</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>a_q28</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr16</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr17</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr18</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr20</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr21</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr22</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>cr23</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>d6</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>dma1_q1</td>
<td align=right>10</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>dma1_q2</td>
<td align=right>10</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1_hs0</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1_hs2</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1_hs3</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1_hs4</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr1_hs5</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr6</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr7</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr8</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr9</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr10</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr12</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr14</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr15</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr16</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr19</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr20</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr21</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr22</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr23</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr28</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr37</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr42</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr43</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr44</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr45</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr46</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr48</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr49</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_cr50</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs0</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs2</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs3</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs4</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q1_hs5</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q55</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q56</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q57</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q58</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q59</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>fc_q60</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>l22</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q2</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q3</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q4_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q5_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q6_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q7_c</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q29_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q30_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>q112_c</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>rn1</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>u172</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Part Libraries</td>
<td>x_cr19</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>a_u22</td>
<td align=right>21</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma1_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma1_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma1_u1</td>
<td align=right>15</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma2_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma2_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma2_u1</td>
<td align=right>15</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma3_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma3_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma3_u1</td>
<td align=right>15</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma4_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma4_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma4_u1</td>
<td align=right>15</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma5_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma5_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>bma5_u1</td>
<td align=right>15</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_ks2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_ks3</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_ks4</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_ks5</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_tp1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_tp2</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_tp3</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_tp4</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>dma1_u1</td>
<td align=right>29</td>
<td align=right>18</td>
<td align=right>62.07%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>e_u107</td>
<td align=right>11</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>e_u108</td>
<td align=right>11</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>e_u110</td>
<td align=right>11</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fab</td>
<td align=right>0</td>
<td align=right>0</td>
<td align=right>?</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_h2</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p1</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p2</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p3</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p4</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p5</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_p6</td>
<td align=right>8</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs0</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs1</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs2</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs3</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs4</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>fc_u1_hs5</td>
<td align=right>26</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h1</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h1_u1</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h2</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h2_u1</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h3</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h3_u1</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h4_u1</td>
<td align=right>5</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h5</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h6</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h9</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h12</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>h13</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>m2013_c</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>p9</td>
<td align=right>20</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>rvc1</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>rvc2</td>
<td align=right>9</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>sn1</td>
<td align=right>1</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>sw3</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u1_p1_m1</td>
<td align=right>41</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u1_p2_m1</td>
<td align=right>41</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u2_m2</td>
<td align=right>41</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u2_p4_m1</td>
<td align=right>41</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u3_m2</td>
<td align=right>41</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u4_m1</td>
<td align=right>41</td>
<td align=right>33</td>
<td align=right>80.49%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u5_m2</td>
<td align=right>41</td>
<td align=right>31</td>
<td align=right>75.61%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u25</td>
<td align=right>25</td>
<td align=right>10</td>
<td align=right>40.00%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>u171</td>
<td align=right>14</td>
<td align=right>6</td>
<td align=right>42.86%</td>
</tr>
<tr>
<td>Other Libraries</td>
<td>x_u05</td>
<td align=right>11</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>a_u85</td>
<td align=right>6</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>a_u139</td>
<td align=right>16</td>
<td align=right>14</td>
<td align=right>87.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>a_u149</td>
<td align=right>6</td>
<td align=right>3</td>
<td align=right>50.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>bmc_ddr4</td>
<td align=right>96</td>
<td align=right>25</td>
<td align=right>26.04%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>fc_u2</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>fc_u4</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u1</td>
<td align=right>256</td>
<td align=right>127</td>
<td align=right>49.61%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u1_c</td>
<td align=right>1667</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u1_c_pch</td>
<td align=right>1667</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u1_i2</td>
<td align=right>65</td>
<td align=right>43</td>
<td align=right>66.15%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u2_i2</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u3</td>
<td align=right>24</td>
<td align=right>6</td>
<td align=right>25.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u4</td>
<td align=right>8</td>
<td align=right>5</td>
<td align=right>62.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u7</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u8</td>
<td align=right>456</td>
<td align=right>7</td>
<td align=right>1.54%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u22</td>
<td align=right>5</td>
<td align=right>3</td>
<td align=right>60.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u24</td>
<td align=right>17</td>
<td align=right>14</td>
<td align=right>82.35%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u27</td>
<td align=right>256</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u30</td>
<td align=right>153</td>
<td align=right>20</td>
<td align=right>13.07%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u33_c</td>
<td align=right>6</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u34_c</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u36_c</td>
<td align=right>8</td>
<td align=right>4</td>
<td align=right>50.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u38</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u40</td>
<td align=right>484</td>
<td align=right>273</td>
<td align=right>56.40%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u42</td>
<td align=right>20</td>
<td align=right>16</td>
<td align=right>80.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u43</td>
<td align=right>6</td>
<td align=right>4</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u44</td>
<td align=right>57</td>
<td align=right>22</td>
<td align=right>38.60%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u46</td>
<td align=right>39</td>
<td align=right>26</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u49</td>
<td align=right>16</td>
<td align=right>12</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u51_c</td>
<td align=right>16</td>
<td align=right>13</td>
<td align=right>81.25%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u57</td>
<td align=right>25</td>
<td align=right>18</td>
<td align=right>72.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u64</td>
<td align=right>16</td>
<td align=right>14</td>
<td align=right>87.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u66</td>
<td align=right>16</td>
<td align=right>14</td>
<td align=right>87.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u68</td>
<td align=right>9</td>
<td align=right>6</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u69</td>
<td align=right>6</td>
<td align=right>4</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u72</td>
<td align=right>6</td>
<td align=right>4</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u74</td>
<td align=right>39</td>
<td align=right>17</td>
<td align=right>43.59%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u78</td>
<td align=right>15</td>
<td align=right>10</td>
<td align=right>66.67%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u83_c</td>
<td align=right>8</td>
<td align=right>5</td>
<td align=right>62.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u92_c</td>
<td align=right>8</td>
<td align=right>5</td>
<td align=right>62.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u111</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u116</td>
<td align=right>5</td>
<td align=right>3</td>
<td align=right>60.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u125_c</td>
<td align=right>5</td>
<td align=right>3</td>
<td align=right>60.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u135_c</td>
<td align=right>8</td>
<td align=right>6</td>
<td align=right>75.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u136_c</td>
<td align=right>5</td>
<td align=right>3</td>
<td align=right>60.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u137_c</td>
<td align=right>5</td>
<td align=right>3</td>
<td align=right>60.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u158</td>
<td align=right>15</td>
<td align=right>12</td>
<td align=right>80.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u168_c</td>
<td align=right>8</td>
<td align=right>5</td>
<td align=right>62.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u175_c</td>
<td align=right>24</td>
<td align=right>17</td>
<td align=right>70.83%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u176_c</td>
<td align=right>8</td>
<td align=right>5</td>
<td align=right>62.50%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u300</td>
<td align=right>16</td>
<td align=right>5</td>
<td align=right>31.25%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>u301</td>
<td align=right>16</td>
<td align=right>4</td>
<td align=right>25.00%</td>
</tr>
<tr>
<td>Digital Libraries</td>
<td>x_u17</td>
<td align=right>6</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>a_q28%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>b1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>b1a</td>
<td align=right>0</td>
<td align=right>0</td>
<td align=right>?</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>dma1_q1%pwr1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>dma1_q1%pwr2</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>dma1_q2%pwr1</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>dma1_q2%pwr2</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs0%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs1%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs2%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs3%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs4%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q1_hs5%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q55%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q56%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q57%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q58%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q59%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>fc_q60%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q1%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q2%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q3%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q4_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q5_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q6_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q7_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q29_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q30_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>q112_c%pwr</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>u45</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>u50_c</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>u73</td>
<td align=right>3</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>u76</td>
<td align=right>6</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y1</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y1_c</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y2</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y2_c</td>
<td align=right>2</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y5_c</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
<tr>
<td>Analog Libraries</td>
<td>y7_i2</td>
<td align=right>4</td>
<td align=right>0</td>
<td align=right>0.00%</td>
</tr>
</table>
<br><hr>
<p><font size=4><b>Detailed test reports by device group:</b></font></p>
<a name=Connectors_InTest></a>
<p><font size=3><b>Connectors (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=2>j2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>j2%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r64_fan</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>j3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>j3%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>j8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>j8%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>j2001_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>j2001_c%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>j2003_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>j2003_c%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>mb_slvr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>mb_slvr%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p1%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p2%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p4%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p5%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p10%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p45_50</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p45_50%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u1a_skt_c</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,3,5,7,8,10,12,14,16,18,19,21,23,25,27,29,30,32,34,36,38,40,41,43,45,47,49,51,52,54,56,58,60,62,63,65,66,68,69,71,72,74,75,78,79,81,82,84,86,87,89,91,93,95,97,99,100,102,104,106,108,110,111,113,115,117,119,121,122,124,126,128,130,132,133,135,137,141,144,145,146,148,150,152,153,155,157,159,161,163,164,166,168,170,172,174,175,177,179,181,183,185,186,188,190,192,194,196,197,199,201,203,205,207,208,210,211,213,214,216,218,219,222,224,225,227,228,230,232,234,235,237,240,242,244,245,247,249,251,253,255,256,258,260,262,264,266,267,269,271,273,275,277,278,280,282,285</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u1b_skt_c</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,3,5,7,8,10,12,14,16,18,19,21,23,25,27,29,30,32,34,36,38,40,41,43,45,47,49,51,52,54,56,58,60,62,63,65,66,68,69,71,72,74,75,78,79,81,82,84,86,87,89,91,93,95,97,99,100,102,104,106,108,110,111,113,115,117,119,121,122,124,126,128,130,132,133,135,137,141,144,145,146,148,150,152,153,155,157,159,161,163,164,166,168,170,172,174,175,177,179,181,183,185,186,188,192,194,196,197,199,201,203,205,207,208,210,211,213,214,216,218,219,222,224,225,228,230,232,234,235,237,240,242,244,245,247,249,251,253,255,256,258,260,262,264,266,267,269,271,273,275,277,278,280,282,285</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Connectors_NoTest></a>
<p><font size=3><b>Connectors (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>p3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p3%presence</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td rowspan=2>u36_ca</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u36_ca</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u36_ca%presence</td>
<td>Commented</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Resistors_InTest></a>
<p><font size=3><b>Resistors (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_r1272</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1272</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>a_r1273</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1273</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>a_r1299</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1299</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>a_r1305</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1305</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>a_r1446</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1446</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>a_r1451</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1451</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>b_imar18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>b_imar18</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_r5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma1_r6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma1_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_r9 is tested in file bma1_r5]</td>
<td>bma1_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_r5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma2_r6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma2_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_r9 is tested in file bma2_r5]</td>
<td>bma2_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_ren_pd</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_P5V_EN]</td>
<td>bma2_ren_pd</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_r6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma3_r7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_r7 is tested in file bma3_r6]</td>
<td>bma3_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_ren_pd</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_P3V3_EN]</td>
<td>bma3_ren_pd</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_r5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_r6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_r9 is tested in file bma4_r5]</td>
<td>bma4_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_ren_pd</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_PVCCSCFUSESUS_EN]</td>
<td>bma4_ren_pd</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_r5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_r6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_r9 is tested in file bma5_r5]</td>
<td>bma5_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_ren_pd</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_P2V5_VPP_EN]</td>
<td>bma5_ren_pd</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][PWR_A1V2_DIDT]</td>
<td>dma1_r1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_r8</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][dma1_c8 is a commented test.]</td>
<td>dma1_c8</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r10 is tested in file dma1_r26]</td>
<td>dma1_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive minus tolerance or low limit.][dma1_c22 is a commented test.]</td>
<td>dma1_c22</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][dma1_c23 is a commented test.]</td>
<td>dma1_c23</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>dma1_r12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r12 is tested in file dma1_r13]</td>
<td>dma1_r12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][excessive minus tolerance or low limit.][dma1_c10 is a commented test.]</td>
<td>dma1_c10</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][excessive minus tolerance or low limit.][dma1_c10 is a commented test.]</td>
<td>dma1_c10</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r14</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r22</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r22</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_r23</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r23 is tested in file dma1_r22]</td>
<td>dma1_r23</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r22</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r25</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r25</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r26</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive minus tolerance or low limit.][dma1_c22 is a commented test.]</td>
<td>dma1_c22</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_r28</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][dma1_c23 is a commented test.]</td>
<td>dma1_c23</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r28 is tested in file dma1_r11]</td>
<td>dma1_r28</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r31</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>dma1_r31</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_rpg</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r350</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r350</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r918</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r917</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r917</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r921</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive plus tolerance or high limit.][c654 is a commented test.]</td>
<td>c654</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r921</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_r923</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_r923 is tested in file e_r956]</td>
<td>e_r923</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r954</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r956</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r1007</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1007</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r1008</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][e_c681 is a commented test.]</td>
<td>e_c681</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1008</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r1012</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r1015</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c699</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1015</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r1189</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c620</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1189</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_r1190</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1190</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c630</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r1_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r1_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r2_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r2_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r3_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r3_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r4_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r4_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r4_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r4_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r4_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r4_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r4_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r4_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r4_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r4_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_r6_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs0%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r6_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_r6_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs2%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r6_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_r6_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs3%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN67_PWM_PWR]</td>
<td>fc_r6_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_r6_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs4%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN89_PWM_PWR]</td>
<td>fc_r6_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_r6_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1011_PWM_PWR]</td>
<td>fc_r6_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs5%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1011_PWM_PWR]</td>
<td>fc_c6_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC1_FAN01_ISENSE_CH0]</td>
<td>fc_r7_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r7_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r7_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r18</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r19</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r29</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r29</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r45</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r45</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r46</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r46</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r47</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r47</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r55</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r56</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r56</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r63</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r63</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r64</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r64</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r65</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r65</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r66</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r66</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r67</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r67</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r68</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r68</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r69</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r69</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r70</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r70</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r71</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r71</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r78</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r78</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r79</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r79</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r80</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r80</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r81</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r81</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r82</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r82</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r83</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>fc_r83</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r84</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r84</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r85</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r85</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r86</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r86</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r87</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r87</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r88</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r88</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r89</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r89</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r97</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r97</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r104</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r104</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r114</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r114</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r115</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r115</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r117</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r117</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r118</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r118</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r119</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r119</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r120</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r120</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r130</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r130</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r131</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r131</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r132</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r132</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r133</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r133</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r134</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r134</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r135</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r135</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r136</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r136</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r142</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r142</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r143</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r143</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r144</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r144</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r145</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r145</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r146</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r146</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r147</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r147</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r148</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r148</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r149</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r149</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r151</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r151</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r152</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r152</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r153</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r153</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r154</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r154</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r155</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r155</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r160</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r160</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r161</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r161</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r162</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r162</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r163</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r163</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r164</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r164</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r165</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r165</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r166</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r166</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r167</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r167</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r168</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r168</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r169</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r169</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r170</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r170</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r171</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r171</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r199</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r199</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r405</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r405</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r406</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r406</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r407</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r407</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V]</td>
<td>r1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2_p1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2_p2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2_p2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][A3P3V][PMOD_J1_PS_EN_M1]</td>
<td>r4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r6_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r6_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c61_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r6_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r6_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r7_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r7_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r7_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r7_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c62_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r8_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r8_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r8_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r8_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c63_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r9_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r9_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r9_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c64_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r9_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r10_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r10_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r12_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r12_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r12_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r12_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r12_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r12_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r13</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r13_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r13_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r13_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r13_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r14_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r14_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r15</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r15</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r15_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r15_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r16_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r16_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r16_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r16_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r17_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r17_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r18_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r18_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r19_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r19_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r22_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r22_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r23</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r23</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r24_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r24_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r28_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r28_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r31_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r31_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r32</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r32</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r33</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r33</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r33_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r33_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r34</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r34</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r38_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r38_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r39</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r39</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r40</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r40</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r41</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r41</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r47</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r47</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r48_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r48_m2 is shorted out by device r43_m2]</td>
<td>r48_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r43_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r49_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r49_m2 is shorted out by device r46_m2]</td>
<td>r49_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r46_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r50_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r50_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c70_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r51_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c71_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r51_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r52_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V]</td>
<td>r52_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r53</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r53</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r54_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r54_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r55_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r55_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r56_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r56_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r57_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r57_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r58</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r58</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r58_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r58_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r59</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r59</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r60</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r60</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r61</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r61</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r61_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r61_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r62</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r62</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r63</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r63</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r64</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r64</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r65</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r65</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r65_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r65_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r77_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r78_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r78_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r79_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r79_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r86</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r86</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r90</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r90</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r94</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r94</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r102</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r102</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r103</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r103</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r114</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r114</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r118</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r118</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r119</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r119</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r120</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r120</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r121</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r121</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r123</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r123</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r131</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r131</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r132</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r132</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r155</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r155</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r156</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r156</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r160_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r160_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r165</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SPI1_FPGA_CLK_R]</td>
<td>r165</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r168</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r168</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r172</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r172</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r187</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r187</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r184</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r190</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r190</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r192</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r192</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r193</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r193</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r194</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r194</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r195</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r195</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r201</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r201</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r202</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r202</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r203</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r203</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r204</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r204</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r206</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r206</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r207</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r207</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r208</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r208</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r212</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r212</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r214</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r214</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r215</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r215</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r216</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r216</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r217</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r217</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r218</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r218</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r219</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r219</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r220</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r221</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r221</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r222</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r222</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r223</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r223</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r225</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r225</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r227</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r227</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r229</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r229</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r230</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r230</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r235</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r235</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r237</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r237</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r238</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r238</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r244</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r244</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r245_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r245_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r246_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r246_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r247_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r247_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r248_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r248_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r249</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r249</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r249_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r249_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r250_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r250_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r251_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r251_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r252</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r252</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r252_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r252_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r254</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r254</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r255_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r255_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r259</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r259</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r262</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r262</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r263</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r263</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r264</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r264</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r266</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r266</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r267_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r267_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r268</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r268</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r268_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r268_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r271_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r271_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r272_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r272_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r275</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r275</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r275_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r275_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r276</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r276</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c30 is a limited test.]</td>
<td>c30</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r276_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r276_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r277</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r277</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r277_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r277_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r278_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r278_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r280_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r280_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r283_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r283_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r285_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r285_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r286_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r286_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r287</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r287</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r297</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r297</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r298_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r298_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r329</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r329</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r331</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r331</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r332</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r332</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r333</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r333</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r334</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r334</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r340</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r340</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r341</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r341</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r342</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r342</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r343</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r343</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r344</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r344</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r345</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r345</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r348_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r348_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r353</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r353</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r356</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r356 is tested in file e_r917]</td>
<td>r356</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r917</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r363</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r363</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r365</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r365</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r366</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r366</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r367</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r367</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r369_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r369_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r370</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r370</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r370_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r370_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r371_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r371_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r373</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r373</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r375</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r375</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r376</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r376</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r377</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r377</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r378</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r378</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r380</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r380</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r382</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r382</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r385</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r385</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r388</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r388</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r389</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r389</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r390</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r390</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r391</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r391</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r410</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r410</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r411</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r411</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r412</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r412</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r414</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r414</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r417</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r417</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r422</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r422</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r425</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r425</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r426</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r426</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r427</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r427</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r428</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r428</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r430</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r430</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r431</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r431</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r432</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r432</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r443</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r443</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r444</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r444</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r445</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r445</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r447</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r447</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r448</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r448</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r452</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r452</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r453</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r453</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r455</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r455</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r457</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r457</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r458</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r458</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r460</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r460</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>r462</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>cr23%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r462</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r463</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r463</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r464</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r464</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r466_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r466_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r468</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r468</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r469</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r469</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r470</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r470</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r472</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r472</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r473</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][BMC_OBFL_SPI1_CLK][BMC_SPI1_FPGA_CLK_R]</td>
<td>r473</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r474</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r474</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r475</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r475</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r475_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r475_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r476</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r476</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r477</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r477</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r484</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r484</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r485</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r485</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r490</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r490</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r491</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P2V5_VPP_2][excessive minus tolerance or low limit.][c557 is a commented test.]</td>
<td>c557</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r491</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r496</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r496</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r499</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r505_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r505_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r506_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r506_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r507_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r507_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r508_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r508_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r509_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r509_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r510_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r510_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r512_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r512_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r514_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r514_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r515_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][c390_c is a commented test.]</td>
<td>c390_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r515_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r519</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r519</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r520</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r520</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r521</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r521</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r522</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r522</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r523</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r523</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r524</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r524</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r526</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r526</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r529</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r529</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r531</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r531</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r532</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r532</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r533</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r533</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r534</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r534</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r535</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r535</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r537</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r537</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r538</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r538</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r539</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r539</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r540</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r540</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r545</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r545</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r548</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r548</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r550</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r550</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r556</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r556</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r557</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r557</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r558</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r558</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][excessive minus tolerance or low limit.][c572 is a commented test.]</td>
<td>c572</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r559</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r559</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r560</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r560</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][excessive minus tolerance or low limit.][c542 is a commented test.]</td>
<td>c542</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r561</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r561</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r562</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][excessive minus tolerance or low limit.][c548 is a commented test.]</td>
<td>c548</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r562</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r563</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r563</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r564</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r564</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V15_BMC][c549 is a limited test.]</td>
<td>c549</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r565</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r565</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r566</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][excessive minus tolerance or low limit.][c571 is a commented test.]</td>
<td>c571</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r566</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r567</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r567</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r571</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r571</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV][c569 is a limited test.]</td>
<td>c569</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r576</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r576</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r591</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r591</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r592</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r592</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r593</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r593</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r594</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r594</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r595</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r595</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c672</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r596</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r596</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r608</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r608</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r611</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r611</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r612</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r612</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r613</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r613 is tested in file r981]</td>
<td>r613</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r981</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r615</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c536</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r615</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r616</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r616</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r617</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r617</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[DDR4_VTT][excessive minus tolerance or low limit.][c537 is a commented test.]</td>
<td>c537</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r621</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r621</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r622</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r622</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P0V6_VTT_2][excessive minus tolerance or low limit.][c539 is a commented test.]</td>
<td>c539</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r623</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r623</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r624</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r624</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V5_PCH_2][c540 is a limited test.]</td>
<td>c540</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r625</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r625</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r626</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r626</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V][c541 is a limited test.]</td>
<td>c541</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r627</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r627</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r628</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r628</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P5V][excessive minus tolerance or low limit.][c538 is a commented test.]</td>
<td>c538</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r629</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r629</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r637</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r637</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r638</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r638</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r639</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r639</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r640</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r640</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r644</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r644</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r652</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r652</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r653</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r653</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r654</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r654</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r656</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r656</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r657</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r657</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r658</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r658</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r659</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r659</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r660</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r660</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r664</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r664</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r673</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r673</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r676</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r676</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r678</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r678</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r680</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r680</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r681</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r681</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r688</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r688</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r689</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r689</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r690</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r690</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c223 is a limited test.]</td>
<td>c223</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r691</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r691</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r692</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r692</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r693</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r693</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r694</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r694</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r695</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r695</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r703</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r703</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r710</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r710</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r712</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r712</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r713</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r713</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r714</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r714</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r716</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r716</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r720</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r720</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r727</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r727</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r730</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r730</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r731</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r731</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r732</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r732</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r733</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r733</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r738_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r738_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r740_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r740_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r745</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r745</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r746</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r746</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r747</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r747</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r748</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r748</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r753</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r753</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r764_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r764_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r766</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r766</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r773</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r773</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r774</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r774</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r775</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r775</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r776</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r776</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r778</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r778</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r779</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r779</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r782</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r782</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r785</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r785</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r786</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r786</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r787</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r787</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r788</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r788</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r789</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r789</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r790</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r790</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r791</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r791</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r791_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r791_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r792</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r792</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r792_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r792_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r793</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r793</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r794</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r794</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r795</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r795</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r796</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r796</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r798</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r798</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r798_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r798_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r801</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r801</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r802</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r802</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r805</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r805</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r806</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r806</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r807_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r807_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r808_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r808_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r809</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r809</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r811</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r811</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r816_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r816_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r818</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r818</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r819</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r819</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r827_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r827_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r828</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r828</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r829_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r829_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r832</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r832</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r833</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r837</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r837</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r839</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r839</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r841</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r841</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r842</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r842</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r843</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r843</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r844</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r844</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r846</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r846</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r847</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r847</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r848</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r848</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r850</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r850</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r851</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r851</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r852</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r852</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r853</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r853</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r856</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r856</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r857_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r857_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r858_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1601_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r858_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r859_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r859_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r860_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r860_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r861</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r861</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r862</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r862</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r863</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r863</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r866</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r866</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r866_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r866_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r867</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r867</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r867_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r867_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r868</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r868</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r868_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r868_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r869</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r869</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r871_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r871_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1068_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r877_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r877_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r880</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r880</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r881_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r881_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r882_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r882_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r884</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r884</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r886</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r886</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r886_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r886_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r888</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r888</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r893</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r893</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r893_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r893_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r894</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r894</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r898_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r898_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r899_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r899_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r901</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r901</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r905</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r905</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r907</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r907</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r912</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r912</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r913</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r913</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r914</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r914</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r914_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r914_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r916_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r916_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r917_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r917_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r918_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r918_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r919</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r919</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r920</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r920</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r922</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r922</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r924</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r924</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r925</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r925</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r926</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r926</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r926_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r926_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r927</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r927</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r927_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r927_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r928</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r928</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r928_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r928_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r929</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r929</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r929_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r929_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r930</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r930</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r930_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r930_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r931</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r931</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r931_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r931_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r932</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r932</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r932_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r932_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r933</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r933</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r934_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r934_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r935</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r935</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r935_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r935_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r936</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r936</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r936_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r936_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r939</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r939</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r939_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r939_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r940</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r940</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r940_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r940_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r941</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r941</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r941_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r941_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r942</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r942</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r942_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r942_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r943</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r943</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r946</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r946</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r949</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r949</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r951</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r951</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r952</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r952</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r956</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r957</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r957</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r958</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c667</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r958</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r960_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r960_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r961_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r961_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r962</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r962</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r963</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r963</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r966</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r966</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r967</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r967</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r969_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r969_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r970_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r970_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r971_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r971_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r972_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r972_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r973</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r973</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r973_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r973_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r974</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r974</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r974_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r974_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r976</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r976</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r977</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r977</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r978</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r978</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r980</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive plus tolerance or high limit.][c1797 is a commented test.]</td>
<td>c1797</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r980</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r981</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r981</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r982</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r982</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r983</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r983</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r984</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r984</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r995</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r995</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r998</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r998</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r999</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r999</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1000</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1000</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1001</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1001</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1002</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1002</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1005</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1005</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1006</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1006</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1007</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1007 is tested in file r995]</td>
<td>r1007</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r995</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1013</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1013</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1015</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1015</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1016</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1016</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1017</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1017</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1018</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1018</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1019</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1019</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1041_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1041_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1050_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1050_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1053_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1053_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1054_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1054_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1056_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1056_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1057_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1057_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1058_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1058_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1059_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1059_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1060_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1060_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1061_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1061_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1063_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1063_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1064_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1064_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1065_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1065_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1066_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1066_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1067_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1067_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1068_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1068_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1069_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1069_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1070_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1070_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1071_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1071_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1072_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1072_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1073_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r1073_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1074_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1074_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1075</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1075</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1075_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1075_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1076</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1076</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1076_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1076_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1077</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1077</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1077_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1077_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1078</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1078</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1078_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1078_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1079</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1079</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1079_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1079_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1080</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1080</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1080_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1080_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1081</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1081</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1081_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1081_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1082_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1082_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1083_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1083_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1084</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1084</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1084_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1084_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1085_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1085_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1086</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1086</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1087</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1087</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1088</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1088</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1089</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1089</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1090</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1090</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1091</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1091</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1096</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1096</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1097</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[SRT_BMC_XGE_RGMII2_TXD2][BMC_XGE_RGMII2_TXD2]</td>
<td>r1097</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1098</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1098</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1099</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1099</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1100</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1100</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1104</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1104</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1105</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1105</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1106</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1106</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1107</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1107</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1112</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1112</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1122</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1122</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1123</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1123</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1139</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1139</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1146_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1146_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1147</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1147</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1155</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1155</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1165</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1165</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1166</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1166</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1173</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1173</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1182</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1182</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1189</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1189</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1201</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1201</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1204</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1204</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1207</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1207</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1208</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1208</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1226</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1226</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1227</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1227</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1239</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1239</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1240</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1240</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1242</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1242</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1243</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1243</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1247</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1247</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1248</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1248</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1253_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1253_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1254_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1254_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1256</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1256</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1257</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1257</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1260</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1260</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1261</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1261</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1262</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1262</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1262_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1262_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1263</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[SRT_BMC_SPI2_MUX_CLK]</td>
<td>r1263</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1263_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1263_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1264_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1264_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1265</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1265</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1265_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1265_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1266</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1266</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1266_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1266_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1271</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1271</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1272</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1272</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1277</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1277</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1279</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1279</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1281</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1281</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1284</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1284</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1298</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1298</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1304</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1304</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1308</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1308</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1309</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1309</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1312</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1312</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1313</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1313</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1315_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1315_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1321</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1321</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1322</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1322</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1323</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1323</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1326</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1326</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1331</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][BMFPGA_SERDES_PLL_VDDA]</td>
<td>r1331</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1332</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1332</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1333</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1333</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1343_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1343_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1344_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1344_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1345_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1345_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1346_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1346_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1347_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1347_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1349_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1349_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1356_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1356_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1372</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1372</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1382</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1382</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1383</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1383</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1384</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1384</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1387</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_c827</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1387</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1396</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1396</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1398_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1398_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1401_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1401_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1402</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1402</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1403</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1403</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1412</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1412</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1419</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1419</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1421</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1421</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1424</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1424</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1429</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1429</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1436</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1436</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1437</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1437</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1438</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1438</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1439</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1439</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1439_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1439_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1440</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1440</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1441</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1441</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1442_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1442_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1444</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1444</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1446_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1446_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1447_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1447_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1451</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1451</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1452</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1452</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1453</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1453</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1454</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1454</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1455</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1455</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1456</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1456</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1457</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1457</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1458</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1458</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1459</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1459</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1461</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1461</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1479</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1479</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1486</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1486</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1495_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1495_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1501_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1501_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1502_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1502_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1503_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1503_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1504_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1504_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1505_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1505_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1507_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1507_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1508_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1508_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1512_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1512_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1513_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1513_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1515_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1515_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1517_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1517_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1521_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1521_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1522_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1522_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1524_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1524_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1525_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1525_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1526_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1526_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1527_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1527_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1528_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1528_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1529_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1529_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1530_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1530_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1531_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1531_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1532_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1532_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1533_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1533_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1534_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1534_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1535_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1535_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1536_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1536_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1537_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1537_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1538_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1538_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1539_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1539_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1540_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1540_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1541_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1541_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1542_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1542_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1543_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1543_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1544_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1544_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1545_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1545_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1546_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1546_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1547_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1547_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1548_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1548_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1549_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1549_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1550</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1550</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1550_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1550_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1551_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1551_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1554_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1554_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1555_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1555_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1556_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1556_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1577_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1577_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1578_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r1578_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1579_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1579_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1580_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1580_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1583</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1583</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1584</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1584</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1586_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1586_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1587_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1587_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1591_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1591_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1592_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1592_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1593_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1593_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1594_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1594_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1595</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1595</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1595_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1595_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1596</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1596</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1597</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1597</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1598</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1598</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1600</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1600</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1602_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r859_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1602_c is tested in file r859_c]</td>
<td>r1602_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1603_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1603_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r855_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1604_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1073_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1604_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1605_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1605_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1606_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1606_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1607_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1607_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1608_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1608_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1609_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1609_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1553_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1612_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1612_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1619</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1619</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1620_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1620_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1621_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1621_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1622_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1622_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1628_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1628_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1639_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1639_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1640_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1640_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1649</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1649</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1650</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1650</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V_STBY]</td>
<td>c669</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1658</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1658</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1655</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1665_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1665_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1681</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r1681</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1687_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1687_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1761_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1761_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1762_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1762_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1763_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1763_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1775_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1775_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1776_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1776_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1778_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1778_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1779_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1779_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1780_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1780_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1807_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1807_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1808_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1808_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1809_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1809_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1810_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1810_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1811_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1811_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1812_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1812_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1815_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1815_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1827</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1827</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1828</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V_STBY][excessive minus tolerance or low limit.][c4273 is a commented test.]</td>
<td>c4273</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1828</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1829</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1829</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1830</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4221_LM339_I29_IP]</td>
<td>c4457</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1830</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1831</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1831</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1858_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1858_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1860_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1860_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1861_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[CPU_FPGA_BWDT_EXPIRED][A3P3V]</td>
<td>r1861_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1862_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1862_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1892_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1892_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1897_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1897_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1898_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1898_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1899_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1899_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1903_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1903_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1904_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1904_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1905_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r1905_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1906_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1906_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1907_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>r1907_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1909_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1909_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1916_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1916_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1917_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1917_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1918_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1918_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1919_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1919_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1920_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1920_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1921_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1921_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1954</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1955</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1955</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1956</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1975</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1975</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1976</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1976</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2008</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2008</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2009</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2009</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2010</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2010</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2011</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2011</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2012</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2013</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2013</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r2064</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_PVCCSCFUSESUS_VOSEN][c573 is a limited test.]</td>
<td>c573</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2064</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r2068</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2068</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][excessive minus tolerance or low limit.][c570 is a commented test.]</td>
<td>c570</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>r2087</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2087</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2091</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2091</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2099</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2099</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2100</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2100</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2101</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2101</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2232_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2232_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2260</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2260</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2397_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2397_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3162</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3162</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3163</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3163</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3164</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3164</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3165</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3165</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3489</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3489</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3490</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3490</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3491</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3491</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3499</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>rn1%pin1_8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>rn1%pin1_8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>rn1%pin2_7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>rn1%pin2_7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>rn1%pin3_6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>rn1%pin3_6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>rn1%pin4_5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>rn1%pin4_5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r64</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r64</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_r65</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r65</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][excessive minus tolerance or low limit.][x_c80 is a commented test.]</td>
<td>x_c80</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>x_r66</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r66</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r72</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r72</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r219</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r219</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r226</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r226</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r231</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r231</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r232</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r232</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r442</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r442</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r452</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r452</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r469</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r469</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r471</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r471</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r548</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r548</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r549</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r549</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r550</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r550</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Resistors_NoTest></a>
<p><font size=3><b>Resistors (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_r1364</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1364</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>dma1_r2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r35_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r35_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r36_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r36_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r37_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r37_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r38_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r38_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r124</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r124</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r224</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r224 is not accessible at node MEM_DDR4_MA<5>]</td>
<td>r224</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r226</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r226 is not accessible at node MEM_DDR4_MA<3>]</td>
<td>r226</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r228</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r228 is not accessible at node MEM_DDR4_MA<1>]</td>
<td>r228</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r232</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r232 is not accessible at node MEM_DDR4_BA1]</td>
<td>r232</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r239</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r239 is not accessible at node MEM_DDR4_CK_DP]</td>
<td>r239</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r244_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r244_c is not accessible at node XTAL_CPU_25M_IN_C][r244_c is not accessible at node XTAL_CPU_25M_OUT_C]</td>
<td>r244_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r253</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r253 is not accessible at node MEM_DDR4_CK_DN]</td>
<td>r253</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r258</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r258 is not accessible at node MEM_DDR4_ODT]</td>
<td>r258</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r284_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r284_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r578</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r578 is unconnected at pin 1]</td>
<td>r578</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r579</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r579 is unconnected at pin 2]</td>
<td>r579</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r648_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r648_i2 test]</td>
<td>r648_i2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r672</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r672</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r753_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r753_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r925_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r925_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1014</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1014</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1132_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1132_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1135_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1135_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1167</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1167</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1282</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1282</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1355_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1355_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1423</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1423</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1506_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1506_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1590_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1590_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1770_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1770_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1777_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1777_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1783_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1783_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1784_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1784_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1785_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1785_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1786_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1786_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1792_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1792_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1793_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1793_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1794_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1794_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1797_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1797_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1799_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1799_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1802_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1802_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1806_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1806_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1814_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1814_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1816_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1816_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1817_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1817_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1818_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1818_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1819_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1819_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1887_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1887_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1888_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1888_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1889_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1889_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1890_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1890_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>x_r224</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r224</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>x_r225</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r225</td>
<td>Commented</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Part Libraries_InTest></a>
<p><font size=3><b>Part Libraries (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=11>a_q28</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs4%cr2 test.]</td>
<td>fc_q1_hs4%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs0%cr2 test.]</td>
<td>fc_q1_hs0%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs3%cr2 test.]</td>
<td>fc_q1_hs3%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs2%cr2 test.]</td>
<td>fc_q1_hs2%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_q2%cr2</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_q2%cr2 test.]</td>
<td>dma1_q2%cr1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs5%cr2 test.]</td>
<td>fc_q1_hs5%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_q1%cr2</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_q28%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_q1%cr1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q1_hs1%cr2 test.]</td>
<td>fc_q1_hs1%cr</td>
<td>Yes</td>
<td>No</td>
<tr>
<td rowspan=2>cr16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr16%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr16%cr test.]</td>
<td>cr16%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>cr17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr17%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr17%cr test.]</td>
<td>cr17%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>cr18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr18%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr18%cr test.]</td>
<td>cr18%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>cr20</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>cr21</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr21%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr21%cr test.]</td>
<td>cr21%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr23</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>cr23%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>d6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>d6%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode][d6%cr test.]</td>
<td>d6%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_q2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr1%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1%cr test.]</td>
<td>fc_cr1%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs0%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs2%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs3%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs4%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs5%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr6%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr6%cr test.]</td>
<td>fc_cr6%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr7%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr7%cr test.]</td>
<td>fc_cr7%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr8%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr8%cr test.]</td>
<td>fc_cr8%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr9</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr9%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr9%cr test.]</td>
<td>fc_cr9%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr10%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr10%cr test.]</td>
<td>fc_cr10%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr12%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr12%cr test.]</td>
<td>fc_cr12%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr14%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr14%cr test.]</td>
<td>fc_cr14%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr15</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr15%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr15%cr test.]</td>
<td>fc_cr15%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr16%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr16%cr test.]</td>
<td>fc_cr16%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_cr19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_cr20</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_cr21</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_cr22</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_cr23</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr28</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr28%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr28%cr test.]</td>
<td>fc_cr28%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr37</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr37%cr test.]</td>
<td>fc_cr37%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr37%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr42</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr42%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr42%cr test.]</td>
<td>fc_cr42%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr43</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr43%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr43%cr test.]</td>
<td>fc_cr43%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr44</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr44%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr44%cr test.]</td>
<td>fc_cr44%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr45</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr45%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr45%cr test.]</td>
<td>fc_cr45%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr46</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr46%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr46%cr test.]</td>
<td>fc_cr46%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr48</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr48%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr48%cr test.]</td>
<td>fc_cr48%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr49</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr49%cr test.]</td>
<td>fc_cr49%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr49%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_cr50</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr50%cr test.]</td>
<td>fc_cr50%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr50%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u172</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u172</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Part Libraries_NoTest></a>
<p><font size=3><b>Part Libraries (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>cr22</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_q1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs0</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs4</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q1_hs5</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q55</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q56</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q57</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q58</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q59</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_q60</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>l22</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q4_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q5_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q6_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q7_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q29_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q30_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>q112_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>rn1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>x_cr19</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
</table>
<br><hr>
<a name=Diodes_InTest></a>
<p><font size=3><b>Diodes (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_q28%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_q28%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr9</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr9</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr13</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr14</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr15</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr15</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr16%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr16%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr17%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr17%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr18%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr18%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr19</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr20%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr20%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr20%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr20%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr20%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr20%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr21%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr21%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr22%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr22%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr22%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr22%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr22%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr22%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr22%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr22%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr23%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>cr23%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr25</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr25</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr26</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr33</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr33</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr37</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr37</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr42</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr42</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr43</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr43</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr44</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr44</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr2001_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>cr2001_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>d6%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>d6%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr1%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs0%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs0%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs2%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs2%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs3%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs3%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs4%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs4%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs5%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs5%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr6%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr6%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr7%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr7%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr8%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr8%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr9%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr9%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr10%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr10%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr12%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr12%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr14%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr14%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr15%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr15%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr16%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr16%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr19%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr19%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr19%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr19%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr19%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr19%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr20%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr20%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr20%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr20%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr20%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr20%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr21%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr21%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr21%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr21%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr21%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr21%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr22%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr22%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr22%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr22%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr22%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr22%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr23%cr1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr23%cr2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr23%cr3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr23%cr4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr23%cr5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr23%cr5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr25</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr25</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr26</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr27</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr27</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr28%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr28%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr29</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr29</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr37%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr37%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr42%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr42%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr43%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr43%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr44%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr44%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr45%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr45%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr46%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr46%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr48%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr48%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr49%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr49%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr50%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_cr50%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u172%cr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u172%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_cr19%pin_3_1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_cr19%pin_3_1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_cr19%pin_3_2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_cr19%pin_3_2</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Other Libraries_InTest></a>
<p><font size=3><b>Other Libraries (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=2>dma1_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[EN1][EN2][PG]</td>
<td>dma1_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,4,5,6,7,10,11,13,15,16,18,19,21,22,23,26,27</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>p9</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>p9%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>sw3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>sw3%presence</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u4_m1</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2(ivtep),3(ivtep),4,5,6,7,10,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28(ivtep),29(ivtep),30,31,32,33,34,36,37,38,39,40</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u4_m1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td rowspan=2>u5_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u5_m2</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>4,5,6,7,10,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28(ivtep),29(ivtep),30,31,32,33,34,36,37,38,39,40</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u25</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>4,6,7,8,9,11,13,14,20,24</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u171</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,4,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Other Libraries_NoTest></a>
<p><font size=3><b>Other Libraries (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_u22</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>a_u22</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>bma1_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma1_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma1_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>bma1_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>bma2_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma2_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma2_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>bma2_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>bma3_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma3_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma3_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>bma3_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>bma4_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma4_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma4_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG ! do not test , power down]</td>
<td>bma4_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>bma5_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma5_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>bma5_u1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>bma5_u1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>dma1_ks2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_ks3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_ks4</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_ks5</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_tp1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_tp2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_tp3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>dma1_tp4</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>e_u107</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>e_u107</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>e_u108</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>e_u108</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>e_u110</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>e_u110</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fab</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_h2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p4</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p5</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_p6</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>fc_u1_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs0</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fc_u1_hs1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fc_u1_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs2</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fc_u1_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs3</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fc_u1_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs4</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>fc_u1_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>fc_u1_hs5</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>h1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h1_u1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h2_u1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h3</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h3_u1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h4_u1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h5</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h6</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h9</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h12</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>h13</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>m2013_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>rvc1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>rvc2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>sn1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u1_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[IN][EN][PG]</td>
<td>u1_p1_m1</td>
<td>Yes</td>
<td>No</td>
<tr>
<td>u1_p2_m1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u2_m2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u2_p4_m1</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u3_m2</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>x_u05</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_u05</td>
<td>Yes</td>
<td>No</td>
</table>
<br><hr>
<a name=Capacitors_InTest></a>
<p><font size=3><b>Capacitors (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=2>a_c827</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_c827</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1387</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>a_c828</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c828 is tested in file a_c833]</td>
<td>a_c828</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>a_c833</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>a_c834</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c834 is tested in file a_c833]</td>
<td>a_c834</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c7 is tested in file c55]</td>
<td>bma1_c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_c8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_c10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma1_c12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c12 is shorted out by device bma1_r8]</td>
<td>bma1_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma1_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_cbias</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_cbias</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_css</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_A2V5_SS short to GND]</td>
<td>bma1_css</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma2_c7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c7 is tested in file bma2_c5]</td>
<td>bma2_c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_c8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_c10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma2_c12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c12 is shorted out by device bma2_r8]</td>
<td>bma2_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma2_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_cbias</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_cbias</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_css</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_13_CAP_I17_B short to GND]</td>
<td>bma2_css</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_c8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_c10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma3_c12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c12 is shorted out by device bma3_r8]</td>
<td>bma3_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma3_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_cbias</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_cbias</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_css</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_9_CAP_I17_B short to GND]</td>
<td>bma3_css</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c7 is tested in file bma4_c5]</td>
<td>bma4_c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_c8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_c10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_c12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c12 is shorted out by device bma4_r8]</td>
<td>bma4_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_cbias</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_cbias</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_css</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_1_CAP_I17_B short to GND]</td>
<td>bma4_css</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c7 is tested in file bma5_c5]</td>
<td>bma5_c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_c8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_c10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_7_CAP_I36_B short to NNAMED_7_CAP_I36_A]</td>
<td>bma5_c10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_c12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c12 is shorted out by device bma5_r8]</td>
<td>bma5_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_cbias</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_cbias</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_css</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_7_CAP_I16_B short to GND]</td>
<td>bma5_css</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c15_p1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c15_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c15_p2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c15_p2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c17_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c17_p1_m1 is tested in file bma2_c5]</td>
<td>c17_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c17_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c17_p2_m1 is tested in file bma2_c5]</td>
<td>c17_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c32_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c32_p4_m1 is tested in file bma2_c5]</td>
<td>c32_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c33_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c33_p4_m1 is tested in file c21_m1]</td>
<td>c33_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c34_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c34_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c43_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c43_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c44_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c44_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c45_61</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c45_61 is tested in file c499]</td>
<td>c45_61</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c47_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c47_m2 is tested in file bma2_c5]</td>
<td>c47_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c48_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c48_m2 is tested in file bma2_c5]</td>
<td>c48_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c49_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c49_m2 is tested in file c39_m2]</td>
<td>c49_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c50_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c50_m2 is tested in file c40_m2]</td>
<td>c50_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c75_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c75_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c76_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c76_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c78_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c78_m1 is tested in file c87_m1]</td>
<td>c78_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c83_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c83_m1 is tested in file c499]</td>
<td>c83_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c86_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c86_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c93_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c93_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c94_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[DC_VCCSST_C]</td>
<td>c94_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c95_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c95_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c99_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c99_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c100_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c100_c is tested in file c40_m2]</td>
<td>c100_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c101_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c101_c is tested in file c40_m2]</td>
<td>c101_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c102_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c102_c is tested in file c40_m2]</td>
<td>c102_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c103_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c103_c is tested in file c40_m2]</td>
<td>c103_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c104_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c104_m2 is tested in file c87_m1]</td>
<td>c104_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c105_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c105_c is tested in file c40_m2]</td>
<td>c105_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c110_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c110_c is tested in file a_c833]</td>
<td>c110_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c111_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c111_m2 is tested in file c499]</td>
<td>c111_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c118_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c118_c is tested in file a_c833]</td>
<td>c118_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c122_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c122_c is tested in file a_c833]</td>
<td>c122_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c125_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c125_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c128_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c128_c is tested in file a_c833]</td>
<td>c128_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c132_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c132_c is tested in file a_c833]</td>
<td>c132_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c136_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c136_c is tested in file a_c833]</td>
<td>c136_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c139_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c139_c is tested in file a_c833]</td>
<td>c139_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c142_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c142_c is tested in file a_c833]</td>
<td>c142_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c168_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c168_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c208</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c208</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c209</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c209</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c210</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c210</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c213</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c213 is tested in file bma2_c5]</td>
<td>c213</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c292</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c292</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c302</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c302 is tested in file c499]</td>
<td>c302</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c304</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c304 is tested in file c499]</td>
<td>c304</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c306</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c306 is tested in file c499]</td>
<td>c306</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c307</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c307 is tested in file c499]</td>
<td>c307</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c315</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c315</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c316</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c316</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c317</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c317</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c318</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c318</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c319</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c319</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c320</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c320</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c321</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c321</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c390_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][c390_c is a commented test.]</td>
<td>c390_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r515_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c391_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][c390_c is a commented test.]</td>
<td>c390_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r515_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c391_c is tested in file c390_c]</td>
<td>c391_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c397</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c397</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c398</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c398</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c399</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c399</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c400</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c400</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c401</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c401</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c436</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c436</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c439</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c439</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c466_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][c390_c is a commented test.]</td>
<td>c390_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r515_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c466_c is tested in file c390_c]</td>
<td>c466_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c479</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c479</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c518</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c518</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c531</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[SRT_SF_JTAG_TCK][A3P3V]</td>
<td>c531</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c536</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c536</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r615</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c537</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r617</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[DDR4_VTT][excessive minus tolerance or low limit.][c537 is a commented test.]</td>
<td>c537</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c538</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r628</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P5V][excessive minus tolerance or low limit.][c538 is a commented test.]</td>
<td>c538</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c539</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r622</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P0V6_VTT_2][excessive minus tolerance or low limit.][c539 is a commented test.]</td>
<td>c539</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c540</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r624</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V5_PCH_2][c540 is a limited test.]</td>
<td>c540</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c541</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r626</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V][c541 is a limited test.]</td>
<td>c541</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c542</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r560</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][excessive minus tolerance or low limit.][c542 is a commented test.]</td>
<td>c542</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c546</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c546</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c548</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][excessive minus tolerance or low limit.][c548 is a commented test.]</td>
<td>c548</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r562</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c549</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r564</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V15_BMC][c549 is a limited test.]</td>
<td>c549</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c557</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P2V5_VPP_2][excessive minus tolerance or low limit.][c557 is a commented test.]</td>
<td>c557</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r491</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c567</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c567</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c568</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c568</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c569</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r571</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV][c569 is a limited test.]</td>
<td>c569</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c570</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2068</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][excessive minus tolerance or low limit.][c570 is a commented test.]</td>
<td>c570</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c571</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][excessive minus tolerance or low limit.][c571 is a commented test.]</td>
<td>c571</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r566</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c572</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r558</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][excessive minus tolerance or low limit.][c572 is a commented test.]</td>
<td>c572</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c573</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PMOD_PVCCSCFUSESUS_VOSEN][c573 is a limited test.]</td>
<td>c573</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2064</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c576</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c576 is tested in file c499]</td>
<td>c576</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c577</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c577 is tested in file c499]</td>
<td>c577</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c618</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c618</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c622</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c618</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c622 is tested in file c618]</td>
<td>c622</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c626_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c626_c is tested in file c40_m2]</td>
<td>c626_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c628_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c628_c is tested in file c40_m2]</td>
<td>c628_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c647</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c647</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c648</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c648</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c653</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c653 is tested in file c296_c]</td>
<td>c653</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c654</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive plus tolerance or high limit.][c654 is a commented test.]</td>
<td>c654</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r921</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c655</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c655</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c656</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c656</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c657</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c657</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c661</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c661</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c662</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c662</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c667</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c667</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r958</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c668</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V_STBY][UNNAMED_108_CAP_I56_B][c668 is a limited test.]</td>
<td>c668</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>d6%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode][d6%cr test.]</td>
<td>d6%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c669</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1650</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V_STBY]</td>
<td>c669</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c671</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c671</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c708</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c618</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c708 is tested in file c618]</td>
<td>c708</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c769</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c769 is tested in file c499]</td>
<td>c769</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c770</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c770 is tested in file c499]</td>
<td>c770</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c773</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c773 is tested in file c499]</td>
<td>c773</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c774</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c774 is tested in file c499]</td>
<td>c774</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c775</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c775 is tested in file c499]</td>
<td>c775</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c780_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_VBAT]</td>
<td>c780_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c1017_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1017_i2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1073_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1073_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1604_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1099_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][ADC0_3V3_PCH_CH1][PMOD_P3V3_PCH_PG][RST_PCH_SYSRST_N]</td>
<td>a_c833</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1099_c is tested in file a_c833]</td>
<td>c1099_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1162_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1162_c is tested in file c168_c]</td>
<td>c1162_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c168_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1248_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1248_c is tested in file c40_m2]</td>
<td>c1248_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c1346_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1346_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1357_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1848_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1357_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1797</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive plus tolerance or high limit.][c1797 is a commented test.]</td>
<td>c1797</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r980</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c1800</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1800</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c1801</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1801</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c4273</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V_STBY][excessive minus tolerance or low limit.][c4273 is a commented test.]</td>
<td>c4273</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1828</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c4457</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4221_LM339_I29_IP]</td>
<td>c4457</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1830</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r25</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_c8</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][dma1_c8 is a commented test.]</td>
<td>dma1_c8</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][excessive minus tolerance or low limit.][dma1_c10 is a commented test.]</td>
<td>dma1_c10</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_c12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c12 is tested in file bma2_c5]</td>
<td>dma1_c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_c13</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r22</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c13 is tested in file dma1_c16]</td>
<td>dma1_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_c14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c14</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c20</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c20</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_c21</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c21</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c22</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[GND][excessive minus tolerance or low limit.][dma1_c22 is a commented test.]</td>
<td>dma1_c22</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c23</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][dma1_c23 is a commented test.]</td>
<td>dma1_c23</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>dma1_c24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_c630</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1190</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c630</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_c681</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V2_VDDQ][excessive minus tolerance or low limit.][e_c681 is a commented test.]</td>
<td>e_c681</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1008</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_c686</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c686</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>e_c699</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c699</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1015</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c4_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c4_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c4_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c4_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c4_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c4_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c4_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c4_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c4_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c4_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c42</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c42</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c43</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c43</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c44</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c44</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c354</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c354</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c355</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1_TACH]</td>
<td>fc_c355</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1156</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1156</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1158</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1158</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1160</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1160</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1162</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN5_TACH]</td>
<td>fc_c1162</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1164</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1164</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1165</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1165</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1166</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1166</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1167</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1167</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1168</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c1168</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_c1169</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN23_PRSNT_L]</td>
<td>fc_c1169</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c80</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r65</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][excessive minus tolerance or low limit.][x_c80 is a commented test.]</td>
<td>x_c80</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>x_c96</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c618</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c96 is tested in file c618]</td>
<td>x_c96</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c117</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c168_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c117 is tested in file c168_c]</td>
<td>x_c117</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c418</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c618</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c418 is tested in file c618]</td>
<td>x_c418</td>
<td>No</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Capacitors_NoTest></a>
<p><font size=3><b>Capacitors (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=3>bma3_c7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c7 is tested in file bma3_c5]</td>
<td>bma3_c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c13 is not accessible at node HSD_PCIE_IOFPGA_CPU_DP][c13 is not accessible at node HSD_PCIE_IOFPGA_CPU_AC_DP]</td>
<td>c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c14</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c14 is not accessible at node HSD_PCIE_IOFPGA_CPU_DN][c14 is not accessible at node HSD_PCIE_IOFPGA_CPU_AC_DN]</td>
<td>c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c20</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c20 is not accessible at node HSD_MRVL_CPU_10G_PHY_AC_RX_DP][c20 is not accessible at node HSD_MRVL_CPU_10G_PHY_RX_DP]</td>
<td>c20</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c21</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c21 is not accessible at node HSD_MRVL_CPU_10G_PHY_AC_RX_DN][c21 is not accessible at node HSD_MRVL_CPU_10G_PHY_RX_DN]</td>
<td>c21</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c60</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c60 is not accessible at node HSD_PCIE_CPU_NIC_AC_DP][c60 is not accessible at node HSD_PCIE_CPU_NIC_DP]</td>
<td>c60</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c61</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c61 is not accessible at node HSD_PCIE_CPU_NIC_AC_DN][c61 is not accessible at node HSD_PCIE_CPU_NIC_DN]</td>
<td>c61</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c83</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c83 is not accessible at node HSD_PCIE_CPU_PAC_LN1_AC_DP][c83 is not accessible at node HSD_PCIE_CPU_PAC_LN1_DP]</td>
<td>c83</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c84_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c84_c is not accessible at node XTAL_CPU_25M_IN_C]</td>
<td>c84_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c85_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c85_c is not accessible at node XTAL_CPU_25M_OUT_C]</td>
<td>c85_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c86</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c86 is not accessible at node HSD_PCIE_CPU_PAC_LN1_AC_DN][c86 is not accessible at node HSD_PCIE_CPU_PAC_LN1_DN]</td>
<td>c86</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c87</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c87 is not accessible at node HSD_PCIE_CPU_PAC_LN0_AC_DP][c87 is not accessible at node HSD_PCIE_CPU_PAC_LN0_DP]</td>
<td>c87</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c89</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c89 is not accessible at node HSD_PCIE_CPU_PAC_LN0_AC_DN][c89 is not accessible at node HSD_PCIE_CPU_PAC_LN0_DN]</td>
<td>c89</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c90</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c90 is not accessible at node HSD_PCIE_CPU_MB_FPGA_AC_DP][c90 is not accessible at node HSD_PCIE_CPU_MB_FPGA_DP]</td>
<td>c90</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c91</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c91 is not accessible at node HSD_PCIE_CPU_MB_FPGA_AC_DN][c91 is not accessible at node HSD_PCIE_CPU_MB_FPGA_DN]</td>
<td>c91</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c92</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c92 is not accessible at node HSD_PCIE_CPU_MB_SPARE0_AC_DP][c92 is not accessible at node HSD_PCIE_CPU_MB_SPARE0_DP]</td>
<td>c92</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c93</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c93 is not accessible at node HSD_PCIE_CPU_MB_SPARE0_AC_DN][c93 is not accessible at node HSD_PCIE_CPU_MB_SPARE0_DN]</td>
<td>c93</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c111</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c111 is not accessible at node HSD_PCIE_CPU_IOFPGA_AC_DP][c111 is not accessible at node HSD_PCIE_CPU_IOFPGA_DP]</td>
<td>c111</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c125</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c125 is not accessible at node HSD_PCIE_CPU_IOFPGA_AC_DN][c125 is not accessible at node HSD_PCIE_CPU_IOFPGA_DN]</td>
<td>c125</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c207</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1011_PWM_CON][FAN1011_P12V_PWR_F][excessive plus tolerance or high limit.][c207 is a commented test.]</td>
<td>c207</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c342_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c342_i2 is not accessible at node HSD_PCIE_NIC_CPU_AC_DP]</td>
<td>c342_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c343_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c343_i2 is not accessible at node HSD_PCIE_NIC_CPU_AC_DN]</td>
<td>c343_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c366</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c366 is tested in file x_c81]</td>
<td>c366</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c367</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c367 is tested in file x_c81]</td>
<td>c367</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c368</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c368 is tested in file x_c81]</td>
<td>c368</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c375</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c375</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c472</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c472 is not accessible at node HSD_SGMII_CPU_MB_DP][c472 is not accessible at node HSD_SGMII_CPU_MB_AC_DP]</td>
<td>c472</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c473</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c473 is not accessible at node HSD_SGMII_CPU_MB_DN][c473 is not accessible at node HSD_SGMII_CPU_MB_AC_DN]</td>
<td>c473</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c474</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c474 is not accessible at node HSD_SGMII_MB_CPU_DP][c474 is not accessible at node HSD_SGMII_MB_CPU_AC_DP]</td>
<td>c474</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c476</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c476 is not accessible at node HSD_SGMII_MB_CPU_DN][c476 is not accessible at node HSD_SGMII_MB_CPU_AC_DN]</td>
<td>c476</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c494</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c494 is not accessible at node HSD_MRVL_CPU_SGMII_AC_DP][c494 is not accessible at node HSD_MRVL_CPU_SGMII_DP]</td>
<td>c494</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c495</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c495 is not accessible at node HSD_MRVL_CPU_SGMII_AC_DN][c495 is not accessible at node HSD_MRVL_CPU_SGMII_DN]</td>
<td>c495</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c498</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c498</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c500</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c500</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c505</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c505 is not accessible at node HSD_CPU_MRVL_SGMII_DP][c505 is not accessible at node HSD_CPU_MRVL_SGMII_AC_DP]</td>
<td>c505</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c506</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c506 is not accessible at node HSD_CPU_MRVL_SGMII_DN][c506 is not accessible at node HSD_CPU_MRVL_SGMII_AC_DN]</td>
<td>c506</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c534</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c534 is not accessible at node HSD_PCIE_CPU_BMCFPGA_AC_DP][c534 is not accessible at node HSD_PCIE_CPU_BMCFPGA_DP]</td>
<td>c534</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c535</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c535 is not accessible at node HSD_PCIE_CPU_BMCFPGA_AC_DN][c535 is not accessible at node HSD_PCIE_CPU_BMCFPGA_DN]</td>
<td>c535</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c558</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][UNNAMED_4156_LM4041ADJ_I40_FB][excessive minus tolerance or low limit.][c558 is a commented test.]</td>
<td>c558</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c563</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c563 is not accessible at node HSD_PCIE_BMCFPGA_CPU_DP][c563 is not accessible at node HSD_PCIE_BMCFPGA_CPU_AC_DP]</td>
<td>c563</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c564</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c564 is not accessible at node HSD_PCIE_BMCFPGA_CPU_DN][c564 is not accessible at node HSD_PCIE_BMCFPGA_CPU_AC_DN]</td>
<td>c564</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c579</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c579 is tested in file x_c81]</td>
<td>c579</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c580</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c580 is tested in file x_c81]</td>
<td>c580</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c581</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c581 is tested in file x_c81]</td>
<td>c581</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c582</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c582 is tested in file x_c81]</td>
<td>c582</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c599</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c599</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c627</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][c627 is a commented test.]</td>
<td>c627</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td rowspan=2>c636</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1693</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][c636 is a commented test.]</td>
<td>c636</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c639</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][c639 is a commented test.]</td>
<td>c639</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td>c641</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[excessive minus tolerance or low limit.][c641 is a commented test.]</td>
<td>c641</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td>c643</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c643</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c659</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][UNNAMED_76_LM4041ADJ_I27_FB][excessive minus tolerance or low limit.][c659 is a commented test.]</td>
<td>c659</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c778_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c778_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c779_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c779_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c985_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c985_i2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c986_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c986_i2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c1011_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1011_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c1012_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1012_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>c1074_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P1V05_COMBINED][excessive minus tolerance or low limit.][c1074_c is a commented test.]</td>
<td>c1074_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>c1136_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1136_c is not accessible at node HSD_SATA_GEN3_P0_RX_DP][c1136_c is not accessible at node HSD_SATA_GEN3_P0_RX_AC_DP]</td>
<td>c1136_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1137_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1137_c is not accessible at node HSD_SATA_GEN3_P0_RX_DN][c1137_c is not accessible at node HSD_SATA_GEN3_P0_RX_AC_DN]</td>
<td>c1137_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1138_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1138_c is not accessible at node HSD_SATA_GEN3_P0_TX_DN][c1138_c is not accessible at node HSD_SATA_GEN3_P0_TX_AC_DN]</td>
<td>c1138_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1139_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1139_c is not accessible at node HSD_SATA_GEN3_P0_TX_DP][c1139_c is not accessible at node HSD_SATA_GEN3_P0_TX_AC_DP]</td>
<td>c1139_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1356_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3][excessive minus tolerance or low limit.][c1356_c is a commented test.]</td>
<td>c1356_c</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>dma1_c5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c5 is shorted out by device dma1_l1][dma1_c5 is shorted out by device dma1_r2]</td>
<td>dma1_c5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_c9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c9 is tested in file c633]</td>
<td>dma1_c9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>e_c622</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c622</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>e_c760</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c760</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>fc_c40</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN89_PWM_CON][FAN89_P12V_PWR_F][excessive plus tolerance or high limit.][fc_c40 is a commented test.]</td>
<td>fc_c40</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>fc_c1157</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN01_PWM_CON][FAN01_P12V_PWR_F][excessive plus tolerance or high limit.][fc_c1157 is a commented test.]</td>
<td>fc_c1157</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>fc_c1159</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN23_PWM_CON][FAN23_P12V_PWR_F][P3V3][excessive plus tolerance or high limit.][fc_c1159 is a commented test.]</td>
<td>fc_c1159</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>fc_c1161</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN45_PWM_CON][FAN45_P12V_PWR_F][excessive plus tolerance or high limit.][fc_c1161 is a commented test.]</td>
<td>fc_c1161</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>fc_c1163</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN67_PWM_CON][FAN67_P12V_PWR_F][excessive plus tolerance or high limit.][fc_c1163 is a commented test.]</td>
<td>fc_c1163</td>
<td>Yes</td>
<td>Commented</td>
</table>
<br><hr>
<a name=Zeners_InTest></a>
<p><font size=3><b>Zeners (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>cr22%ds1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>cr22%ds1</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Zeners_NoTest></a>
<p><font size=3><b>Zeners (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>cr16%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr16%cr test.]</td>
<td>cr16%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr17%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr17%cr test.]</td>
<td>cr17%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr18%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr18%cr test.]</td>
<td>cr18%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr21%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr21%cr test.]</td>
<td>cr21%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>cr23%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[cr23%ds is tested in file cr23%cr]</td>
<td>cr23%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>d6%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode][d6%cr test.]</td>
<td>d6%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1%cr test.]</td>
<td>fc_cr1%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs0%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1_hs0%ds is tested in file fc_cr1_hs0%cr]</td>
<td>fc_cr1_hs0%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs2%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1_hs2%ds is tested in file fc_cr1_hs2%cr]</td>
<td>fc_cr1_hs2%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs3%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1_hs3%ds is tested in file fc_cr1_hs3%cr]</td>
<td>fc_cr1_hs3%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs4%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1_hs4%ds is tested in file fc_cr1_hs4%cr]</td>
<td>fc_cr1_hs4%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_cr1_hs5%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr1_hs5%ds is tested in file fc_cr1_hs5%cr]</td>
<td>fc_cr1_hs5%ds</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_cr6%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr6%cr test.]</td>
<td>fc_cr6%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr7%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr7%cr test.]</td>
<td>fc_cr7%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr8%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr8%cr test.]</td>
<td>fc_cr8%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr9%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr9%cr test.]</td>
<td>fc_cr9%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr10%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr10%cr test.]</td>
<td>fc_cr10%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr12%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr12%cr test.]</td>
<td>fc_cr12%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr14%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr14%cr test.]</td>
<td>fc_cr14%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr15%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr15%cr test.]</td>
<td>fc_cr15%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr16%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr16%cr test.]</td>
<td>fc_cr16%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr28%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr28%cr test.]</td>
<td>fc_cr28%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr37%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr37%cr test.]</td>
<td>fc_cr37%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr42%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr42%cr test.]</td>
<td>fc_cr42%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr43%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr43%cr test.]</td>
<td>fc_cr43%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr44%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr44%cr test.]</td>
<td>fc_cr44%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr45%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr45%cr test.]</td>
<td>fc_cr45%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr46%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr46%cr test.]</td>
<td>fc_cr46%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr48%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr48%cr test.]</td>
<td>fc_cr48%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr49%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr49%cr test.]</td>
<td>fc_cr49%ds</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_cr50%ds</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_cr50%cr test.]</td>
<td>fc_cr50%ds</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=FETs_NoTest></a>
<p><font size=3><b>FETs (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_q28%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>a_q28%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_q1%qf1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_q1%qf2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_q2%qf1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_q2%qf2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs0%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs0%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs1%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs1%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs2%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs2%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs3%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs3%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs4%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs4%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs5%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q1_hs5%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q55%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q55%cr test.]</td>
<td>fc_q55%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q56%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q56%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q57%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_q57%cr test.]</td>
<td>fc_q57%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q58%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q58%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q59%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q59%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_q60%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>fc_q60%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q1%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q1%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q2%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q2%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q3%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q3%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q4_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q4_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q5_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>q5_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q6_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q6_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q7_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q7_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q29_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>q29_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q30_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q30_c%qf</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>q112_c%qf</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>q112_c%qf</td>
<td>No</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Digital Libraries_InTest></a>
<p><font size=3><b>Digital Libraries (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=2>a_u85</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_u85</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>a_u139</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>6,7,8,9</td>
<td>&nbsp</td>
<td>a_u139</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,3,4,5,6,7,8,9,11,12,13,14,15,16</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>a_u149</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>3,4,5</td>
<td>&nbsp</td>
<td>a_u149</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bmc_ddr4</td>
<td 
bgcolor=red>
Boundary-Scan Silicon Nail Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bmc_ddr4</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bmc_ddr4</td>
<td>Yes</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>A3,B7,C2,C7,F9,K2,L2,L3,L7,L8,M2,M3,M7,M8,N2,N3,P2,P3,P9,R2,R3,R7,R8,T2,T8</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_u2</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_u2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>fc_u4</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>fc_u4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>u1</td>
<td 
bgcolor=red>
Boundary-Scan Silicon Nail Test</font></td>
<td>TCK=A7,TMS=B8,TDI=A6,TDO=C6</td>
<td>&nbsp</td>
<td>bmc_ddr4</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>G14,N10</td>
<td>&nbsp</td>
<td>u1</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>A3,A5,A6,A7,A9,A11,A12,A13,A14,A15,B3,B6,B7,B8,B9,B10,B11,B12,B13,B16,C1,C5,C6,C7,C9,C10,C11,C12,C13,C15,C16,D1,D2,D8,D10(ivtep),D11,D14,D15,E1,E3,E7,E10(ivtep),E11,E14,E15,E16,F1,F2,F4,F9,F10(ivtep),F13(ivtep),F14,F15,G1,G13(ivtep),G14,G15,G16,H1,H2,H3,H5,H12,H14,J1,J4(ivtep),J6,J13,J16,K3,K6,K12,K13(ivtep),K14,K15,K16,L5,L7(ivtep),L8,L9,L10,L12,L14,L15,L16,M6,M7,M8,M9(ivtep),M11,M14,M15,N6,N7(ivtep),N8,N10(ivtep),N14,N16,P4,P5,P6,P7,P10,P11,P12,P13,P15,P16,R3,R5,R7,R9,R10,R11,R12,R14,R16,T4,T5,T6,T7,T9,T10,T11,T13,T14</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u1_i2</td>
<td 
bgcolor=red>
Boundary-Scan Silicon Nail Test</font></td>
<td>TCK=19,TMS=18,TDI=29,TDO=4</td>
<td>&nbsp</td>
<td>bmc_ddr4</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,6,7,8,9,12,13,14,15,16,17,18,19,20,23,25,26,28,29,30,31,33,34,35,36,37,40,45,46,48,49,52,54,55,57,60,61,62,63</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u2_i2</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u2_i2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td rowspan=2>u3</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u3</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>B2,C2,C4,D2,D3,D4</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u4</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u4</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u7</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u7</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u22</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u22</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,4</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u24</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u24</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,4,6,7,8,9,10,11,12,13,14(ivtep),15,16</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u30</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>A2,A3,A4,A5,A8,B1,B2,B3,B4,B5,B6,B7,C3,C5,D1,D2,E8,K5,M5,M6</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u30</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td rowspan=2>u33_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u33_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u34_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u34_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u36_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u36_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=6>u38</td>
<td 
bgcolor=red>
Digital</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>u38_00</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>u38</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>5,6,7</td>
<td>&nbsp</td>
<td>u38_rd</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>u38_program</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>u38_verify</td>
<td>No</td>
<td>No</td>
<tr>
<td>u40</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,A15,A16,A17,A18,A19,A20,A21,AA2,AA10,AA11,AA12,AA13,AA15,AA16,AA17,AA18,AA22,AB10,AB11,AB13,AB14,AB15,AB17,AB18,AB19,B1,B2,B3,B5,B6,B7,B9,B11,B13,B15,B17,B19,B21,B22,C1,C3,C5,C9,C11,C13,C15,C16,C17,C18,C19,C20,C22,D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D16,D18,D20,D21,D22,E1,E2,E4,E5,E8,E10,E12,E13,E15,E16,E17,E18,E19,E21,E22,F2,F3,F4,F5,F6,F8,F10,F12,F14,F15,F17,F18,F19,F20,F21,G1,G2,G3,G5,G6,G7,G12,G13,G14,G16,G17(ivtep),G18,G19,G21,G22,H1,H3,H4,H5,H6,H7,H19,H20,H21,H22,J1,J2,J3,J4,J6,J18,J19,J20,J22,K1,K2,K5,K6,K7,K8,K15,K16,K17,K18,K20,K21,K22,L2,L3,L4,L5,L8,L16,L18,L19,L20,L21,M1,M2,M3,M5,M6,M7,M8,M16,M17,M18(ivtep),M19,M21,M22,N1,N4,N6,N8,N16,N17,N19,N20,N21,N22,P1,P2,P3,P4,P6(ivtep),P16,P17,P18,P22,R1,R2,R3,R15,R16(ivtep),R17,R18,R22,T1,T3,T4,T13,T16,T18,T19,T20,T21,U1,U5,U10,U11,U13,U14,U15,U16,U17,U18,U19,U21,V8,V11,V12,V13,V14,V16,V17,V18,V19,V20,V21,V22,W3,W5,W7,W9,W10,W11,W12,W14,W15,W16,W17,W19,W20,W22,Y3,Y5,Y7,Y9,Y10,Y12,Y13,Y14,Y15,Y17,Y18,Y19,Y20,Y21,Y22</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u42</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>3,4,5,6,7,8,9,10,11,12,13,14,15,16,17</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Digital</font></td>
<td>3,4,5,8,13,16,17,18</td>
<td>&nbsp</td>
<td>u42</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>u43</td>
<td 
bgcolor=red>
Digital</font></td>
<td>1,3,4,6</td>
<td>&nbsp</td>
<td>u43</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u44</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u44</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,4,8,12,14,15,16,30,31,33,34,37,41,43,44,46,47,48,50,53,55,56</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u46</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>2,3,8,9,10,11,12,13,15,16,17,18,19,20,21,22,36,37,38</td>
<td>&nbsp</td>
<td>u46</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,29,36,37,38</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u49</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>7,8,9,10,13,14</td>
<td>&nbsp</td>
<td>u49</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,6,7,8,9,10,13,14</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u51_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u51_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,3,4,5,6,7,8,9,11,12,13,14,15</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u57</td>
<td 
bgcolor=red>
Digital</font></td>
<td>5,6,7,8,10,11,12,13,14,15,16,17,18,19,20,22,23,24</td>
<td>&nbsp</td>
<td>u57</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>5,6,7(ivtep),8(ivtep),10(ivtep),11(ivtep),12(ivtep),13(ivtep),14(ivtep),15(ivtep),18(ivtep),19(ivtep),20(ivtep),22(ivtep),23(ivtep),24</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u64</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,3,4,5,6,7,9,10,11,12,13,14,15</td>
<td>&nbsp</td>
<td>u64</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,6,9,10,11,12,13,14,15</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u66</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,6,7,9,10,11,12,13,14,15</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,3,4,5,6,7,9,10,11,12,13,14,15</td>
<td>&nbsp</td>
<td>u66</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u68</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u68</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>u69</td>
<td 
bgcolor=red>
Digital</font></td>
<td>1,3,4,6</td>
<td>&nbsp</td>
<td>__tc.tmp</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,3,4,6</td>
<td>&nbsp</td>
<td>u69</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u72</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,3,4,6</td>
<td>&nbsp</td>
<td>u72</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u74</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>2,3,8,9,10,11,12,13,15,36,37,38</td>
<td>&nbsp</td>
<td>u74</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,8,9,10,11,12,13,24,25,26,27,29,36,37,38</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u78</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,4,5,6,7,9,11,12(ivtep),14</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,9,11</td>
<td>&nbsp</td>
<td>u78</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u83_c</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>2,3,5,6,7</td>
<td>&nbsp</td>
<td>u83_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u92_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u92_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,5,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u111</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u111</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,8</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u116</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,4</td>
<td>&nbsp</td>
<td>u116</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>u125_c</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,4</td>
<td>&nbsp</td>
<td>u125_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u135_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u135_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,3,4,5,8</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u136_c</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,4</td>
<td>&nbsp</td>
<td>u136_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u158</td>
<td 
bgcolor=lightgreen>
Digital</font></td>
<td>1,2,9,11</td>
<td>&nbsp</td>
<td>u158</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,2,4,5,6,7,8,9,10,11,12,14</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u168_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u168_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u175_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u175_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,4,5,6,7,8,9,10,14,15,16,17,19,20,21,22</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u176_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u176_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>2,3,5,6,7</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u300</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u300</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,8,9,15,16</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u301</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u301</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>1,8,15,16</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_u17</td>
<td 
bgcolor=red>
Digital</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_u17</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Digital Libraries_NoTest></a>
<p><font size=3><b>Digital Libraries (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>u1_c</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u1_c_pch</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u8</td>
<td 
bgcolor=red>
Boundary-Scan Silicon Nail Test</font></td>
<td>TCK=C10,TMS=C8,TDI=D12,TDO=D11,TRST=E11,AB17,V15</td>
<td>&nbsp</td>
<td>bmc_ddr4</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td>u27</td>
<td 
bgcolor=red>
No Test</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>&nbsp</td>
<tr>
<td>u137_c</td>
<td 
bgcolor=red>
Digital</font></td>
<td>1,2,4</td>
<td>&nbsp</td>
<td>u137_c</td>
<td>Yes</td>
<td>Commented</td>
</table>
<br><hr>
<a name=Jumpers_InTest></a>
<p><font size=3><b>Jumpers (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>b_imar19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>b_imar19</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_r8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma1_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_r8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma2_r12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_r8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma3_r12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_r8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma4_r12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_r8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_r11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>bma5_r12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_l2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_l2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r1 test.]</td>
<td>dma1_r3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r15</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r15</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r18</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r21</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r21</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r27</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r27</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r29</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r29</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r32</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r32</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>dma1_r33</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r33</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r918</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r918</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r953</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r953</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r955</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r955</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r1009</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1009</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>e_r1010</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1010</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l8</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l8</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l9</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l9</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l10</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l10</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l11</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l12</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l12</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l13</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l13</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l14</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l15</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l15</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l18</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l19</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l26</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l26</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l27</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l27</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l28</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l28</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_l29</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_l29</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r8_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r8_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r8_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r8_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r8_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r8_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r8_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r8_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_r8_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r8_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l1_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l1_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l1_p1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l1_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l1_p2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l1_p2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l2_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l2_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l3_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l3_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l6</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l6</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l7</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l9</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l9</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l13_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l13_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l14_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l14_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l15_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l15_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l17</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l17</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l18</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l18</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l19</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l20</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l20</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l21</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l21</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l22%jp1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l22%jp1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l22%jp2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l22%jp2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l23_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l23_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l24</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l24</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l27</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l27</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l29</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l29</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l33</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l33</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l43</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l43</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l94</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l94</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>l230</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>l230</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1_p1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1_p2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1_p2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r3_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r4_p1_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r4_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r4_p2_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r4_p2_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r4_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r4_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r5_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r5_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r7_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r7_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r7_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r7_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r8_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r8_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r8_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r8_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r9_p4_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r9_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r9_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r9_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r10_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r10_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r10_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r10_p4_m1 is tested in file r9_p4_m1]</td>
<td>r10_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r9_p4_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r10_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r10_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r11_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r11_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r11_v</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r11_v</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r14_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r14_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r19_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r19_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r20_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r20_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r22_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r22_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r27_m1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r27_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r35_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r35_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r36</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r36</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r36_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r36_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r37</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r37</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r37_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r37_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r38</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r38</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r42_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r42_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r43_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r43_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r44_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r44_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r45_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r45_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r46_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r46_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r47_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r47_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r54_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r54_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r55_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r55_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r63_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r63_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r64_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r64_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r66_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r66_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r67_m2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r67_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r68_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r68_m2 is tested in file r63_m2]</td>
<td>r68_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r63_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>r69_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r69_m2 is tested in file r64_m2]</td>
<td>r69_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r64_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r81_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r81_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r87</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r87</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r99</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r99</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r100</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r100</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r101</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r101</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r104</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r104</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r106</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r106</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r107</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r107</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r116</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r116</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r117</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r117</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r125</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r125</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r126</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r126</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r160</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r160</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r169</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r169</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r170</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r170</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r171</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r171</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r182</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r182</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r188</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r188</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r231</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r231</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r233</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r233</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r234</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r234</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r236</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r236</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r240</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r240</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r241</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r241</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r242</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r242</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r243</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r243</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r246</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r246</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r247</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r247</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r250</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r250</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r251</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r251</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r255</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r255</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r261</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r261</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r265</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r265</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r289</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r289</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r290</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r290</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r308</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r308</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r309</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r309</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r312</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r312</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r330_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r330_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r335_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r335_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r336_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r336_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r337_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r337_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r351</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r351</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r354</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r354</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r357</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r357</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r360</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r360</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r361</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r361</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r362</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r362</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r364</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r364</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r368</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r368</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r371</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r371</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r372</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r372</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r379</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r379</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r386</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r386</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r387</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r387</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r413</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r413</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r446</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r446</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r451</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r451</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r456</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r456</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r461</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r461</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r467</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r467</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r471</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r471</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r478</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r478</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r479</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r479</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r480</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r480</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r482</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r482</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r487</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r487</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r488</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r488</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r494</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r494</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r495</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r495</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r495_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r495_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r498</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r498</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r502</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r502</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r503</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r503</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r504</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r504</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r505</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r505</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r511</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r511</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r513_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r513_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r516_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r516_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r517_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r517_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r525_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r525_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r526_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r526_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r527_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r527_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r554</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r554</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r555</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r555</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r568</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r568</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r569</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r569</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r570</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r570</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r572</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r572</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r573</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r573</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r574</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r574</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r577</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r577</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r597</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r597</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r600</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r600</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r605</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r605</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r607</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r607</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r683</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r683</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r684</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r684</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r709</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r709</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r717</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r717</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r718</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r718</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r719</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r719</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r722</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r722</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r725</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r725</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r739_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r739_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r742_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r742_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r743</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r743</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r758_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r758_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r759_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r759_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r781</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r781</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r803</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r803</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r804</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r804</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r834</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r834</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r835</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r835</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r849</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r849</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r861_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r861_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r862_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r862_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r883</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r883</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r887</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r887</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r891</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r891</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r915</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r915</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r916</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r916</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r917</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r917</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r921</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r921</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r964</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r964</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r965</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r965</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r967_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r967_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r968_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r968_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r979</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r979</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r996</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r996</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r997</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r997</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1011</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1011</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1113</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1113</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1117</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1117</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1124</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1124</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1162</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1162</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1202</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1202</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1203</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1203</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1269</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1269</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1280</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1280</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1294</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1294</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1297</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1297</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1300</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1300</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1302</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1302</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1305</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1305</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1328</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1328</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1329</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1329</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1330</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1330</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1351</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1351</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1404</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1404</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1404_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1404_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1409</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1409</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1411</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1411</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1432</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1432</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1434</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1434</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1436_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1436_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1437_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1437_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1438_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1438_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1440_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1440_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1441_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1441_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1473</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1473</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1477</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1477</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1478</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1478</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1499</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1506</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1506</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1507</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1508</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1508</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1509</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1509</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1511_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1511_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1557_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1557_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1569</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1569</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1570_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1570_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1585_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1585_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1588</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1588</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1589</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1589</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1600_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1600_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1607</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1607</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1610</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1610</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1616</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1616</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1617</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1617</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1621</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1621</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1626_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1626_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1638_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1638_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1644</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1644</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1646</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1646</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1654_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1654_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1656</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1656</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1659</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1659</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1661_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1661_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1662_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1662_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1663_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1663_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1664_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1664_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1668</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1668</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1798_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1798_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1803_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1803_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1839</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1839</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1856_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1856_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1914_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1914_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r1927</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1927</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2006</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2006</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2007</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2007</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2098</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2098</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>r2261</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2261</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r67</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r67</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r71</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r71</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r214</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r214</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r215</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r215</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r216</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r216</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r217</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r217</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r218</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r218</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>x_r301</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r301</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Jumpers_NoTest></a>
<p><font size=3><b>Jumpers (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_r1306</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1306</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>a_r1447</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1447</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>a_r1490</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1490</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>a_r1492</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>a_r1492</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>bma1_c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_r1 is shorted out by device bma1_r8]</td>
<td>bma1_r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_r7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_ren</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_ren</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_ren_pd</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_ren_pd</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma1_rpg</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_rpg</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_r1 is shorted out by device bma2_r8]</td>
<td>bma2_r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_r7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma2_ren</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_ren</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_r1 is shorted out by device bma3_r8]</td>
<td>bma3_r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma3_ren</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_ren</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c18 is tested in file bma3_c18]</td>
<td>bma4_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_r1 is shorted out by device bma4_r8]</td>
<td>bma4_r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_r7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma4_ren</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_ren</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c18 is tested in file bma3_c18]</td>
<td>bma5_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_r1 is shorted out by device bma5_r8]</td>
<td>bma5_r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_r7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_r10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_r10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bma5_ren</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_ren</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>bmac1_r12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bmac1_r12 is not accessible at node PMOD_A2V5_TRIM]</td>
<td>bmac1_r12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c18_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c18_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c18_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c18_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c19_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c22_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c61_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c61_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c62_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c62_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c63_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c63_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c64_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c64_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c65_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c65_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c66_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c66_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c67_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c68_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c68_m2 is shorted out by device r43_m2]</td>
<td>c68_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c69_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c69_m2 is shorted out by device r46_m2]</td>
<td>c69_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c70_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c70_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c71_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c71_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c72_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c72_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c73_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c74_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c74_m2 is tested in file c73_m2]</td>
<td>c74_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c96_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c96_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c97_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c97_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c98_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c98_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c234</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c234</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c279</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c279</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c301</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c301</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c672</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c672</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c784</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1068_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1068_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_c15</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c15 is shorted out by device dma1_r17]</td>
<td>dma1_c15</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_r9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_r19</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r19</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_r20</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r20 is tested in file c1_i2]</td>
<td>dma1_r20</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_r30</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r30 is shorted out by device dma1_r17]</td>
<td>dma1_r30</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_r34</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r34 is not accessible at node PMOD_A3V3_TRIM]</td>
<td>dma1_r34</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>dma1_r35</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_r35 is not accessible at node PMOD_A1V2_TRIM]</td>
<td>dma1_r35</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>e_c620</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_c620</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_c5_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c5_hs0</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_c5_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c5_hs2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_c5_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c5_hs3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_c5_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c5_hs4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_c5_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c5_hs5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r5_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r5_hs0</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r5_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r5_hs2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r5_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r5_hs3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r5_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r5_hs4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r5_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r5_hs5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r98</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r98</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r99</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r99</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r100</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r100</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r101</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r101</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r102</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r102</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r103</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r103</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>fc_r116</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r116</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r2_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r2_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r3_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r3_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r3_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r5_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r5_m1 is tested in file c65_m1]</td>
<td>r5_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c65_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r5_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r5_p1_m1 is tested in file r3_p1_m1]</td>
<td>r5_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r5_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r3_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r5_p2_m1 is tested in file r3_p2_m1]</td>
<td>r5_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r6_v</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r6_v</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r7</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r11_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r11_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r12_v</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r12_v</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r13_v</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r13_v</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r14_v</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r14_v is not accessible at node PMOD_P1V2_VDDQ_VSENSE_P]</td>
<td>r14_v</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r15_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r15_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r15_v</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r15_v is not accessible at node PMOD_P1V05_COMBINED_VSENSE_P]</td>
<td>r15_v</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r17</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r17</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r17_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r17_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r20_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r20_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r20_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r20_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r24</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r24</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r25</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r25</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r25_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r25_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r26</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r26</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r26_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c66_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r26_m1 is tested in file c66_m1]</td>
<td>r26_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r27_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r27_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r29_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r29_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r30_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r30_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r34_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r34_m2 is tested in file c73_m2]</td>
<td>r34_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r35</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r35</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td rowspan=2>r41_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c72_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r41_m2 is tested in file c72_m2]</td>
<td>r41_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r50</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r50</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r51</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r51</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r52</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r52</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r69</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r69</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r71</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r71</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r72</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r72</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r74</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r74</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r75</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r75</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r76</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r76</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r84</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r84</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r85</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r85</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r91</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r91</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r95</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r95</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r96</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r96</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r100_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r100_m1 is tested in file c67_m1]</td>
<td>r100_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r100_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r100_m2 is tested in file c73_m2]</td>
<td>r100_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r101_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r101_m1 is tested in file c22_m1]</td>
<td>r101_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r101_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r101_m2 is tested in file c19_m2]</td>
<td>r101_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r122</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r122</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r184</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r184</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r205</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r205</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r256_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r256_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r257</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r257</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r271</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r271</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r279_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r279_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r327</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r327</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r347</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r347</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r359</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r359</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r374</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r374</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r383</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r383</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r384</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r384</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r493_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r493_c is tested in file bma5_c16]</td>
<td>r493_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r494_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r494_c is tested in file bma5_c16]</td>
<td>r494_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r500</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r500</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r501</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r501</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td rowspan=2>r502_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r502_c is tested in file bma5_c16]</td>
<td>r502_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r503_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r503_c is tested in file bma5_c16]</td>
<td>r503_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r504_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r504_c is tested in file bma5_c16]</td>
<td>r504_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r511_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r511_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r518_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r518_c is tested in file bma5_c16]</td>
<td>r518_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r525</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r525</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r536</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r536</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r541</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r541</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r548_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r548_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r598</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r598</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r614</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r614</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r641</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r641</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r642</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r642</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r643</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r643</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r655</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r655</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r697</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r697</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r698</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r698</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r699</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r699</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r736_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r736_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r741</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r741</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r767</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r767</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r768</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r768</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r769</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r769 is unconnected at pin 2]</td>
<td>r769</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r770</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r770</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r771</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r771</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r772</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r772</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r777</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r777</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r790_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r790_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r797</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r797</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r810_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r810_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r812</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r812</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r815</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r815</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r817</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r817</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r826</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r826</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r836</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r836</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r838</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r838</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r840</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r840</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r845</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r845</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r855_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r855_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r856_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r856_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r864</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r864</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r865</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r865</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r870</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r870</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r885_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r885_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r887_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r887_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r889_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r889_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r894_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r894_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r900_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r900_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r904_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r904_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r911_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r911_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r912_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r912_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r933_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r933_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r937_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r937_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r959</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r959</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r986</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r986</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1032_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1032_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1033_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1033_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1034_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1034_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1035_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1035_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1036_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1036_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1037_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1037_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1038_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1038_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1039_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1039_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1040_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1040_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1042_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1042_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1043_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1043_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1044_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1044_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1045_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1045_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1046_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1046_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1047_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1047_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1048_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1048_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1049_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1049_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1055_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1055_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1062_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1062_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1092</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1092</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1101</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1101</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1102</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1102</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1103</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1103</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1138</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1138</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1142</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1142</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1197</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1197</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1198</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1198</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1199</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1199</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1250</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1250 is unconnected at pin 2]</td>
<td>r1250</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1251</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1251</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1252_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1252_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1270</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1270 is unconnected at pin 2]</td>
<td>r1270</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1273</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1273</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1274</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1274</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1275</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1275</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1276</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1276</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1285</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1285 is unconnected at pin 2]</td>
<td>r1285</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1286</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1286 is unconnected at pin 2]</td>
<td>r1286</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1287</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1287 is unconnected at pin 2]</td>
<td>r1287</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1288</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1288 is unconnected at pin 2]</td>
<td>r1288</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1292</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1292 is unconnected at pin 2]</td>
<td>r1292</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1293</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1293 is unconnected at pin 2]</td>
<td>r1293</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1296</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1296 is unconnected at pin 2]</td>
<td>r1296</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1303</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1303</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1317</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1317</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1318</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1318</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1322_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1322_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1325_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1325_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1371</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1371</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1377</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1377</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1378</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1378</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1379</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1379</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1380</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1380</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1393</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1393</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1394</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1394</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1397</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1397</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1397_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1397_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1398</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1398</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1399</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1399</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1405</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1405</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1406</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1406</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1413</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1413</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1425</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1425</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1426</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1426</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1443_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1443_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1480</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1480</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1494_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1494_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1496_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1496_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1497_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1497_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1498_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1498_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1499_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1499_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1500_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1500_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1509_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1509_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1513</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1513 is unconnected at pin 1]</td>
<td>r1513</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1514</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1514 is unconnected at pin 1]</td>
<td>r1514</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1515</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1515 is unconnected at pin 1]</td>
<td>r1515</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1516</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1516 is unconnected at pin 1]</td>
<td>r1516</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1523_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1523_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1553_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1553_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1565_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1565_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1566_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1566_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1575_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1575_c is not accessible at node NC_SPARE_PLTRST_1V_L_C]</td>
<td>r1575_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1576</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1576</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1576_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1576_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1577</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1577</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1578</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1578</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1579</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1579</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1581</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1581 is shorted out by device r979]</td>
<td>r1581</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1581_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1581_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1582_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1582_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1584_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1584_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1590</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1590</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>r1594</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1594</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1596_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1596_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1599</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1599</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1601_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1601_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1602</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1602</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1603</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1603</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1608</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1608</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1609</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1609</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1626</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1626</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1627_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1627_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1635_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1635_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1636_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1636_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1637_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1637_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1641_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1641_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1645</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1645</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1647</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1647</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1651</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1651</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1652</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1652</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1655</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1655</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1657</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1657</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1660_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1660_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1663</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1663</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1664</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1664</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1665</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1665</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1667</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1667</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1671</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1671</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>r1672</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1672 is tested in file r1671]</td>
<td>r1672</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1671</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1683</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1683</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1693</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1693</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1795_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1795_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1796_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1796_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1813_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1813_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1848_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1848_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1859_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1859_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1863_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1863_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1866_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1866_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1867_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1867_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1885_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1885_c is not accessible at node VP3P3_SATA_VSENSE_P]</td>
<td>r1885_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1899_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1899_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1900_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1900_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1901_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1901_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1908_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1908_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1910_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1910_c is not accessible at node DEDIPROG_PRESENT_L]</td>
<td>r1910_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1911_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[r1911_c is not accessible at node DEDIPROG_PCH_PLTRST_L]</td>
<td>r1911_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1912_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1912_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1913_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1913_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1923_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1923_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1987</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1987</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>r1988</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r1988</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>x_r68</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r68</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>x_r300</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r300</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>x_r444</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>x_r444</td>
<td>No</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Analog Libraries_InTest></a>
<p><font size=3><b>Analog Libraries (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>a_q28%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>a_q28%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs0%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs0%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs1%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs1%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs2%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs2%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs3%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs3%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs4%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs4%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q1_hs5%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q1_hs5%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q55%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q55%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q56%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q56%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q57%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q57%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q58%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q58%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q59%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q59%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>fc_q60%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>fc_q60%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q1%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q1%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q2%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q2%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q3%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q3%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q4_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q4_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q5_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q5_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q6_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q6_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q7_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q7_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q29_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q29_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q30_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q30_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>q112_c%pwr</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>q112_c%pwr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u45</td>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u45</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u50_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u50_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u73</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u73</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>u76</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>u76</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
TestJet</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>testjet</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>y1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>y1</td>
<td>Yes</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Analog Libraries_NoTest></a>
<p><font size=3><b>Analog Libraries (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td>b1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>b1</td>
<td>No</td>
<td>No</td>
<tr>
<td>b1a</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>b1a</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>dma1_q1%pwr1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>dma1_q1%pwr1</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>dma1_q1%pwr2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>dma1_q1%pwr2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>dma1_q2%pwr1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>dma1_q2%pwr1</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>dma1_q2%pwr2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[S][S]</td>
<td>dma1_q2%pwr2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>y1_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>y1_c</td>
<td>Commented</td>
<td>Commented</td>
<tr>
<td>y2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[Pin1_offset][Pin1]</td>
<td>y2</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>y2_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>y2_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>y5_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>y5_c</td>
<td>Commented</td>
<td>Yes</td>
<tr>
<td>y7_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[Pin3_offset][Pin3]</td>
<td>y7_i2</td>
<td>Commented</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Capacitors - bypass_InTest></a>
<p><font size=3><b>Capacitors - bypass (In Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices in Test</td>
<td>Test Method</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=4>a_c631</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c631 is tested in file c499]</td>
<td>a_c631</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>a_c632</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c632 is tested in file c499]</td>
<td>a_c632</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>a_c670</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c670 is tested in file c499]</td>
<td>a_c670</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>a_c880</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c880 is tested in file c40_m2]</td>
<td>a_c880</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>a_c881</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[a_c881 is tested in file c499]</td>
<td>a_c881</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c841</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c841 is tested in file c13_p1_m1]</td>
<td>b_c841</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c842</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c842 is tested in file c13_p1_m1]</td>
<td>b_c842</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c843</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c843 is tested in file c13_p1_m1]</td>
<td>b_c843</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c844</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c844 is tested in file c13_p1_m1]</td>
<td>b_c844</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c851</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c851 is tested in file c13_p1_m1]</td>
<td>b_c851</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c852</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c852 is tested in file c13_p1_m1]</td>
<td>b_c852</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c853</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c853 is tested in file c13_p1_m1]</td>
<td>b_c853</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c887</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c887 is tested in file c13_p1_m1]</td>
<td>b_c887</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c888</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c888 is tested in file c13_p1_m1]</td>
<td>b_c888</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c889</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c889 is tested in file c13_p1_m1]</td>
<td>b_c889</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c1350</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c1350 is tested in file c87_m1]</td>
<td>b_c1350</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c1352</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c1352 is tested in file c87_m1]</td>
<td>b_c1352</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c1353</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c1353 is tested in file c87_m1]</td>
<td>b_c1353</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>b_c1356</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[b_c1356 is tested in file c87_m1]</td>
<td>b_c1356</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c5 is tested in file c55]</td>
<td>bma1_c5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c6 is tested in file c55]</td>
<td>bma1_c6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c11</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c11 is tested in file c55]</td>
<td>bma1_c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c13 is tested in file c55]</td>
<td>bma1_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma1_c14</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c14 is tested in file c55]</td>
<td>bma1_c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma2_c5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma2_c6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c6 is tested in file bma2_c5]</td>
<td>bma2_c6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma2_c11</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c11 is tested in file bma2_c5]</td>
<td>bma2_c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma2_c13</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c13 is tested in file bma2_c5]</td>
<td>bma2_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma2_c14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c14 is tested in file bma2_c5]</td>
<td>bma2_c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma3_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c1 is tested in file c87_m1]</td>
<td>bma3_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma3_c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c3 is tested in file c87_m1]</td>
<td>bma3_c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma3_c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c4 is tested in file c87_m1]</td>
<td>bma3_c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c1 is tested in file c87_m1]</td>
<td>bma4_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c3 is tested in file c87_m1]</td>
<td>bma4_c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c4 is tested in file c87_m1]</td>
<td>bma4_c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma4_c5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c6 is tested in file bma4_c5]</td>
<td>bma4_c6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c11</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c11 is tested in file bma4_c5]</td>
<td>bma4_c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c13 is tested in file bma4_c5]</td>
<td>bma4_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c14</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c14 is tested in file bma4_c5]</td>
<td>bma4_c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma4_c19</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma4_c19 is tested in file bma4_c5]</td>
<td>bma4_c19</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c1 is tested in file c87_m1]</td>
<td>bma5_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c3 is tested in file c87_m1]</td>
<td>bma5_c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c4 is tested in file c87_m1]</td>
<td>bma5_c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>bma5_c5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c6 is tested in file bma5_c5]</td>
<td>bma5_c6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c11</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c11 is tested in file bma5_c5]</td>
<td>bma5_c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c13 is tested in file bma5_c5]</td>
<td>bma5_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma5_c14</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma5_c14 is tested in file bma5_c5]</td>
<td>bma5_c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1 is tested in file c499]</td>
<td>c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1_p1_m1 is tested in file c87_m1]</td>
<td>c1_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1_p2_m1 is tested in file c87_m1]</td>
<td>c1_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2 is tested in file c499]</td>
<td>c2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2_i2 is tested in file c499]</td>
<td>c2_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c2_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2_p1_m1 is tested in file c87_m1]</td>
<td>c2_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c2_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2_p2_m1 is tested in file c87_m1]</td>
<td>c2_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c3 is tested in file c499]</td>
<td>c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c3_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c3_p1_m1 is tested in file c87_m1]</td>
<td>c3_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c3_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c3_p2_m1 is tested in file c87_m1]</td>
<td>c3_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c4 is tested in file c499]</td>
<td>c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c4_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c4_p1_m1 is tested in file c87_m1]</td>
<td>c4_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c4_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c4_p2_m1 is tested in file c87_m1]</td>
<td>c4_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c5_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c5_p1_m1 is tested in file c87_m1]</td>
<td>c5_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c5_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c5_p2_m1 is tested in file c87_m1]</td>
<td>c5_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c6_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c6_p4_m1 is tested in file c87_m1]</td>
<td>c6_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c7</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c649</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c7 is tested in file c649]</td>
<td>c7</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c7_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c7_p1_m1 is tested in file c87_m1]</td>
<td>c7_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c7_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c7_p2_m1 is tested in file c87_m1]</td>
<td>c7_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c7_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c7_p4_m1 is tested in file c87_m1]</td>
<td>c7_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c8</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c8 is tested in file c499]</td>
<td>c8</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c8_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c8_p1_m1 is tested in file c87_m1]</td>
<td>c8_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c8_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c8_p2_m1 is tested in file c87_m1]</td>
<td>c8_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c8_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c8_p4_m1 is tested in file c87_m1]</td>
<td>c8_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c9</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c9 is tested in file c499]</td>
<td>c9</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c9_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c9_p1_m1 is tested in file c13_p1_m1]</td>
<td>c9_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c9_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c9_p2_m1 is tested in file c13_p1_m1]</td>
<td>c9_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c9_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c9_p4_m1 is tested in file c87_m1]</td>
<td>c9_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c10</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c10 is tested in file c499]</td>
<td>c10</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c10_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c10_p1_m1 is tested in file c13_p1_m1]</td>
<td>c10_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c10_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c10_p2_m1 is tested in file c13_p1_m1]</td>
<td>c10_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c10_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c10_p4_m1 is tested in file c87_m1]</td>
<td>c10_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c11</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c11 is tested in file c499]</td>
<td>c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c11_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c11_p1_m1 is tested in file c13_p1_m1]</td>
<td>c11_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c11_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c11_p2_m1 is tested in file c13_p1_m1]</td>
<td>c11_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c12</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c12 is tested in file c499]</td>
<td>c12</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c12_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c12_p1_m1 is tested in file c13_p1_m1]</td>
<td>c12_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c12_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c12_p2_m1 is tested in file c13_p1_m1]</td>
<td>c12_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c13_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c13_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c13_p2_m1 is tested in file c13_p1_m1]</td>
<td>c13_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c14_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c14_p1_m1 is tested in file c13_p1_m1]</td>
<td>c14_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c14_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c14_p2_m1 is tested in file c13_p1_m1]</td>
<td>c14_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c15</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c15 is tested in file c499]</td>
<td>c15</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c16</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c16 is tested in file c499]</td>
<td>c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c16_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c16_p1_m1 is tested in file bma2_c5]</td>
<td>c16_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c16_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c16_p2_m1 is tested in file bma2_c5]</td>
<td>c16_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c17</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c17 is tested in file c499]</td>
<td>c17</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c18 is tested in file c499]</td>
<td>c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c19_p1_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c19_p1_m1 is tested in file c13_p1_m1]</td>
<td>c19_p1_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c19_p2_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c19_p2_m1 is tested in file c13_p1_m1]</td>
<td>c19_p2_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c21_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c23</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c23 is tested in file c55]</td>
<td>c23</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c23_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c23_m2 is tested in file c87_m1]</td>
<td>c23_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c24_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c24_m2 is tested in file c87_m1]</td>
<td>c24_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c25_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c25_m2 is tested in file c87_m1]</td>
<td>c25_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c26_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c26_m2 is tested in file c87_m1]</td>
<td>c26_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c27</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c27 is tested in file c499]</td>
<td>c27</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c27_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c27_m2 is tested in file c87_m1]</td>
<td>c27_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c28</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c28 is tested in file c499]</td>
<td>c28</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c28_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c28_m2 is tested in file c87_m1]</td>
<td>c28_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c29</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c29 is tested in file c499]</td>
<td>c29</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c29_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c29_m2 is tested in file c87_m1]</td>
<td>c29_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c29_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c29_p4_m1 is tested in file bma2_c5]</td>
<td>c29_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c30</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r276</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c30 is a limited test.]</td>
<td>c30</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c30_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c30_m2 is tested in file c87_m1]</td>
<td>c30_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c30_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c30_p4_m1 is tested in file c87_m1]</td>
<td>c30_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c31</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c31 is tested in file c30]</td>
<td>c31</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r276</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c30 is a limited test.]</td>
<td>c30</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c31_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c31_m2 is tested in file c87_m1]</td>
<td>c31_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c31_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c31_p4_m1 is tested in file c87_m1]</td>
<td>c31_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c32</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>c34</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c32 is tested in file c34]</td>
<td>c32</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c32_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c32_m2 is tested in file c87_m1]</td>
<td>c32_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c33</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c35</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c33 is tested in file c35]</td>
<td>c33</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c33_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c33_m2 is tested in file c39_m2]</td>
<td>c33_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c34</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[GND]</td>
<td>c34</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c34_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c34_m2 is tested in file c40_m2]</td>
<td>c34_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c35</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c35</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c35_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c35_m2 is tested in file c39_m2]</td>
<td>c35_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c35_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c35_p4_m1 is tested in file c21_m1]</td>
<td>c35_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c36</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c36 is tested in file c499]</td>
<td>c36</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c36_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c36_m2 is tested in file c40_m2]</td>
<td>c36_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c36_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c36_p4_m1 is tested in file c21_m1]</td>
<td>c36_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c37</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c37 is tested in file c499]</td>
<td>c37</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c37_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c37_m2 is tested in file c39_m2]</td>
<td>c37_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c37_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c37_p4_m1 is tested in file c21_m1]</td>
<td>c37_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c38</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c38 is tested in file c499]</td>
<td>c38</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c38_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c38_m2 is tested in file c40_m2]</td>
<td>c38_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c38_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c38_p4_m1 is tested in file c21_m1]</td>
<td>c38_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c39_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c39_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c39_p4_m1 is tested in file c21_m1]</td>
<td>c39_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c40_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c40_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c40_p4_m1 is tested in file c21_m1]</td>
<td>c40_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c41_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c41_m2 is tested in file c39_m2]</td>
<td>c41_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c41_p4_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c41_p4_m1 is tested in file c21_m1]</td>
<td>c41_p4_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c42</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c42 is tested in file c499]</td>
<td>c42</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c42_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c42_m2 is tested in file c40_m2]</td>
<td>c42_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c43</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c43 is tested in file c499]</td>
<td>c43</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c44</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c44 is tested in file c499]</td>
<td>c44</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c45</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c45 is tested in file c499]</td>
<td>c45</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c45_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c45_m2 is tested in file bma2_c5]</td>
<td>c45_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c46_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c46_m2 is tested in file bma2_c5]</td>
<td>c46_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c48</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c48 is tested in file c499]</td>
<td>c48</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c50</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c50 is tested in file c499]</td>
<td>c50</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c51</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c51 is tested in file c499]</td>
<td>c51</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c51_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c51_m2 is tested in file c39_m2]</td>
<td>c51_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c52_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c52_m2 is tested in file c40_m2]</td>
<td>c52_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c54</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c54 is tested in file c55]</td>
<td>c54</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c54_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c54_m2 is tested in file c40_m2]</td>
<td>c54_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c55</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c55_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c55_m2 is tested in file c87_m1]</td>
<td>c55_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c56</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c56 is tested in file c55]</td>
<td>c56</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c56_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c56_m2 is tested in file c87_m1]</td>
<td>c56_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c57</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c57 is tested in file c55]</td>
<td>c57</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c57_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c57_m2 is tested in file c87_m1]</td>
<td>c57_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c58</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c58 is tested in file c55]</td>
<td>c58</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c58_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c58_m2 is tested in file c87_m1]</td>
<td>c58_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c59</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c59 is tested in file c55]</td>
<td>c59</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c59_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c59_m2 is tested in file c39_m2]</td>
<td>c59_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c60_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c60_m2 is tested in file c40_m2]</td>
<td>c60_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c62</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c62 is tested in file c55]</td>
<td>c62</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c63</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c63 is tested in file c55]</td>
<td>c63</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c66</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c66 is tested in file c55]</td>
<td>c66</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c77_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c87_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c89_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c89_m1 is tested in file c13_p1_m1]</td>
<td>c89_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c90_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c90_m1 is tested in file c87_m1]</td>
<td>c90_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c91_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c91_m1 is tested in file c13_p1_m1]</td>
<td>c91_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c92_m1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c92_m1 is tested in file c87_m1]</td>
<td>c92_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c106_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c106_c is tested in file c13_p1_m1]</td>
<td>c106_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c107_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c107_c is tested in file c40_m2]</td>
<td>c107_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c108_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c108_c is tested in file c40_m2]</td>
<td>c108_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c109_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c109_c is tested in file c40_m2]</td>
<td>c109_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c112_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c112_c is tested in file c40_m2]</td>
<td>c112_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c113_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c113_c is tested in file c40_m2]</td>
<td>c113_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c114_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c114_c is tested in file c40_m2]</td>
<td>c114_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c115_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c115_c is tested in file c13_p1_m1]</td>
<td>c115_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c116_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c116_c is tested in file c40_m2]</td>
<td>c116_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c117_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c117_c is tested in file c40_m2]</td>
<td>c117_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c119_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c119_c is tested in file c13_p1_m1]</td>
<td>c119_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c120_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c120_c is tested in file c40_m2]</td>
<td>c120_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c121_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c121_c is tested in file c40_m2]</td>
<td>c121_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c123_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c123_c is tested in file c13_p1_m1]</td>
<td>c123_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c124_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c124_c is tested in file c40_m2]</td>
<td>c124_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c126_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c126_c is tested in file c13_p1_m1]</td>
<td>c126_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c127_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c127_m2 is tested in file c87_m1]</td>
<td>c127_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c129_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c129_c is tested in file c13_p1_m1]</td>
<td>c129_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c130_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c130_c is tested in file c40_m2]</td>
<td>c130_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c131_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c131_c is tested in file c40_m2]</td>
<td>c131_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c133_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c133_c is tested in file c13_p1_m1]</td>
<td>c133_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c134_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c134_c is tested in file c40_m2]</td>
<td>c134_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c135_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c135_c is tested in file c40_m2]</td>
<td>c135_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c137_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c137_c is tested in file c13_p1_m1]</td>
<td>c137_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c138_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c138_c is tested in file c40_m2]</td>
<td>c138_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c140_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c140_c is tested in file c13_p1_m1]</td>
<td>c140_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c141_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c141_c is tested in file c40_m2]</td>
<td>c141_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c143_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c143_c is tested in file c13_p1_m1]</td>
<td>c143_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c144_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c144_c is tested in file c40_m2]</td>
<td>c144_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c145_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c145_c is tested in file c13_p1_m1]</td>
<td>c145_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c146_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c146_c is tested in file c40_m2]</td>
<td>c146_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c148_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c148_c is tested in file c13_p1_m1]</td>
<td>c148_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c149_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c149_c is tested in file c40_m2]</td>
<td>c149_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c151_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c151_c is tested in file c13_p1_m1]</td>
<td>c151_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c152_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c152_c is tested in file c40_m2]</td>
<td>c152_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c154_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c154_c is tested in file c13_p1_m1]</td>
<td>c154_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c155_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c155_c is tested in file c13_p1_m1]</td>
<td>c155_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c156_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c156_c is tested in file c40_m2]</td>
<td>c156_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c158_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c158_c is tested in file c39_m2]</td>
<td>c158_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c159_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c159_c is tested in file c21_m1]</td>
<td>c159_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c160_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c160_c is tested in file c40_m2]</td>
<td>c160_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c161_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c161_c is tested in file c39_m2]</td>
<td>c161_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c162_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c162_c is tested in file c39_m2]</td>
<td>c162_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c163_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c163_c is tested in file c21_m1]</td>
<td>c163_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c164_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c164_c is tested in file c39_m2]</td>
<td>c164_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c165_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c165_c is tested in file c21_m1]</td>
<td>c165_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c166_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c166_c is tested in file c39_m2]</td>
<td>c166_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c167_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c167_c is tested in file c21_m1]</td>
<td>c167_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c169</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c170</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c169 is tested in file c170]</td>
<td>c169</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c169_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c169_m2 is tested in file c39_m2]</td>
<td>c169_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c170</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c170</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c170_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c170_m2 is tested in file c87_m1]</td>
<td>c170_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c171_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c171_m2 is tested in file c39_m2]</td>
<td>c171_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c172_m2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c172_m2 is tested in file c87_m1]</td>
<td>c172_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c193</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c193 is tested in file c40_m2]</td>
<td>c193</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c197</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c197 is tested in file c499]</td>
<td>c197</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c199</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c199 is tested in file c40_m2]</td>
<td>c199</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c200</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A3P3V][c200 is a limited test.]</td>
<td>c200</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c212</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c212 is tested in file c499]</td>
<td>c212</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c215</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c215 is tested in file c55]</td>
<td>c215</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c216</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c216 is tested in file c55]</td>
<td>c216</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c217</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c217 is tested in file c55]</td>
<td>c217</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c218</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c218 is tested in file c220]</td>
<td>c218</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c219</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c219 is tested in file c220]</td>
<td>c219</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c220</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c221</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c221 is tested in file c499]</td>
<td>c221</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c222</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c222 is tested in file c499]</td>
<td>c222</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c223</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r690</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c223 is a limited test.]</td>
<td>c223</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c224</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c224 is tested in file c223]</td>
<td>c224</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r690</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A2_5V][c223 is a limited test.]</td>
<td>c223</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c225</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c225 is tested in file c499]</td>
<td>c225</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c226</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c226 is tested in file c499]</td>
<td>c226</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c227</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c227 is tested in file c499]</td>
<td>c227</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c228</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c228 is tested in file c499]</td>
<td>c228</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c236</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c236 is tested in file c499]</td>
<td>c236</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c238</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c238 is tested in file c499]</td>
<td>c238</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c242</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c242 is tested in file c499]</td>
<td>c242</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c246</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c246 is tested in file c499]</td>
<td>c246</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c248</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c248 is tested in file c499]</td>
<td>c248</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c250</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c250 is tested in file c499]</td>
<td>c250</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c252</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c252 is tested in file c499]</td>
<td>c252</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c254</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c254 is tested in file c499]</td>
<td>c254</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c256</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c256 is tested in file c499]</td>
<td>c256</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c258</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c258 is tested in file c499]</td>
<td>c258</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c259</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c259 is tested in file c220]</td>
<td>c259</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c260</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c260 is tested in file c220]</td>
<td>c260</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c261</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c261 is tested in file c220]</td>
<td>c261</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c262</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c262 is tested in file c220]</td>
<td>c262</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c263</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c263 is tested in file c220]</td>
<td>c263</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c264</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c264 is tested in file c499]</td>
<td>c264</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c265</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c265 is tested in file c220]</td>
<td>c265</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c267</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c267 is tested in file c220]</td>
<td>c267</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c268</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c268 is tested in file c220]</td>
<td>c268</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c269</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c269 is tested in file c499]</td>
<td>c269</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c270</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c270 is tested in file c220]</td>
<td>c270</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c271</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c271 is tested in file c220]</td>
<td>c271</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c272</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c272 is tested in file c220]</td>
<td>c272</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c273</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c273 is tested in file c499]</td>
<td>c273</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c274</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c274 is tested in file c499]</td>
<td>c274</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c280</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c280 is tested in file c499]</td>
<td>c280</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c281</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c281 is tested in file c220]</td>
<td>c281</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[UNNAMED_4199_CAP_I55_A][ADC0_P1V15_CH5]</td>
<td>c220</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c282</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c282 is tested in file c499]</td>
<td>c282</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c283</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c283 is tested in file c55]</td>
<td>c283</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c284</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c284 is tested in file c55]</td>
<td>c284</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c288</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c288 is tested in file c499]</td>
<td>c288</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c289</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c289 is tested in file c55]</td>
<td>c289</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c295_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c296_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c297_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c297_c is tested in file bma4_c5]</td>
<td>c297_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c298</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c298 is tested in file c55]</td>
<td>c298</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c299</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c299 is tested in file c55]</td>
<td>c299</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c303</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c303 is tested in file c499]</td>
<td>c303</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c305</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c305 is tested in file c499]</td>
<td>c305</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c308</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c308 is tested in file c55]</td>
<td>c308</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c309</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c309 is tested in file c55]</td>
<td>c309</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c310</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c310 is tested in file c55]</td>
<td>c310</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c311</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c311 is tested in file c55]</td>
<td>c311</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c312</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c312 is tested in file c55]</td>
<td>c312</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c329</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c329 is tested in file c499]</td>
<td>c329</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c332</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c332 is tested in file c499]</td>
<td>c332</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c345</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c345 is tested in file c55]</td>
<td>c345</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c346</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c346 is tested in file c55]</td>
<td>c346</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c347</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c347 is tested in file c55]</td>
<td>c347</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c348</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c348 is tested in file c55]</td>
<td>c348</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c349</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c349 is tested in file c55]</td>
<td>c349</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c350</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c350 is tested in file c55]</td>
<td>c350</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c351</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c351 is tested in file c55]</td>
<td>c351</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c352</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c352 is tested in file c55]</td>
<td>c352</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c353</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c353 is tested in file c55]</td>
<td>c353</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c354</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c354 is tested in file c55]</td>
<td>c354</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c355</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c355 is tested in file c55]</td>
<td>c355</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c356</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c356 is tested in file c55]</td>
<td>c356</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c357</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c357 is tested in file c55]</td>
<td>c357</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c358</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c358 is tested in file c55]</td>
<td>c358</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c359</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c359 is tested in file c55]</td>
<td>c359</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c360</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c360 is tested in file c55]</td>
<td>c360</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c361</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c361 is tested in file c55]</td>
<td>c361</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c362</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c362 is tested in file c55]</td>
<td>c362</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c370</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c370 is tested in file c499]</td>
<td>c370</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c371</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c371</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c372</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c372 is tested in file c499]</td>
<td>c372</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c376</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c376 is tested in file c499]</td>
<td>c376</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c377</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c377 is tested in file c499]</td>
<td>c377</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c378</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c378 is tested in file c499]</td>
<td>c378</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c379</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c379 is tested in file c499]</td>
<td>c379</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c380</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c380 is tested in file c499]</td>
<td>c380</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c381</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c381 is tested in file c499]</td>
<td>c381</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c382</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c382 is tested in file c499]</td>
<td>c382</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c383</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c383 is tested in file c499]</td>
<td>c383</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c384</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c384 is tested in file c499]</td>
<td>c384</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c386</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c386 is tested in file c499]</td>
<td>c386</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c390</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c390 is tested in file c499]</td>
<td>c390</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c391</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c391 is tested in file c499]</td>
<td>c391</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c392</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c392 is tested in file c499]</td>
<td>c392</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c392_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c392_c is tested in file c394_c]</td>
<td>c392_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c393</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c393 is tested in file c499]</td>
<td>c393</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c393_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c393_c is tested in file c39_m2]</td>
<td>c393_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c394</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c394 is tested in file c499]</td>
<td>c394</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c394_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c395</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c395 is tested in file c499]</td>
<td>c395</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c395_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c395_c is tested in file c39_m2]</td>
<td>c395_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c396_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c396_c is tested in file c39_m2]</td>
<td>c396_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c397_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c397_c is tested in file c394_c]</td>
<td>c397_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c398_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c398_c is tested in file c39_m2]</td>
<td>c398_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c399_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c399_c is tested in file c39_m2]</td>
<td>c399_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c400_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c400_c is tested in file c39_m2]</td>
<td>c400_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c401_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c401_c is tested in file bma5_c5]</td>
<td>c401_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c402_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c402_c is tested in file c39_m2]</td>
<td>c402_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c403_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c403_c is tested in file bma5_c5]</td>
<td>c403_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c404_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c404_c is tested in file c39_m2]</td>
<td>c404_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c405_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c405_c is tested in file c39_m2]</td>
<td>c405_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c406</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c406 is tested in file c499]</td>
<td>c406</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c406_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c406_c is tested in file bma5_c5]</td>
<td>c406_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c407</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c407 is tested in file c499]</td>
<td>c407</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c407_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c407_c is tested in file c39_m2]</td>
<td>c407_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c408_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c408_c is tested in file bma5_c5]</td>
<td>c408_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c409</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c409 is tested in file c499]</td>
<td>c409</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c409_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c409_c is tested in file c39_m2]</td>
<td>c409_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c412</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c412 is tested in file c499]</td>
<td>c412</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c413</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c413 is tested in file c499]</td>
<td>c413</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c414</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c414 is tested in file c499]</td>
<td>c414</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c415</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c415</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c417</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c417 is tested in file c499]</td>
<td>c417</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c418</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c418 is tested in file c499]</td>
<td>c418</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c419</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c419 is tested in file c499]</td>
<td>c419</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c422</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c422 is tested in file c499]</td>
<td>c422</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c423</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c423 is tested in file c499]</td>
<td>c423</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c424</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c424 is tested in file c499]</td>
<td>c424</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c425</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c425 is tested in file c499]</td>
<td>c425</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c426</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c426 is tested in file c499]</td>
<td>c426</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c428</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c428 is tested in file c499]</td>
<td>c428</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c431</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c431 is tested in file c55]</td>
<td>c431</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c434</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c434 is tested in file c55]</td>
<td>c434</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c437</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c437 is tested in file c499]</td>
<td>c437</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c438</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c438 is tested in file c87_m1]</td>
<td>c438</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c445</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c445 is tested in file c87_m1]</td>
<td>c445</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c446</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c446 is tested in file c87_m1]</td>
<td>c446</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c447</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c447 is tested in file c499]</td>
<td>c447</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c448</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c448 is tested in file c499]</td>
<td>c448</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c448_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c448_c is tested in file c394_c]</td>
<td>c448_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c449</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c415</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c449 is tested in file c415]</td>
<td>c449</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c449_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c449_c is tested in file c39_m2]</td>
<td>c449_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c450_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c450_c is tested in file c394_c]</td>
<td>c450_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c451_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c451_c is tested in file c39_m2]</td>
<td>c451_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c452_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c452_c is tested in file c39_m2]</td>
<td>c452_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c453_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c453_c is tested in file c394_c]</td>
<td>c453_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c454_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c454_c is tested in file c39_m2]</td>
<td>c454_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c455_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c455_c is tested in file c39_m2]</td>
<td>c455_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c456_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c456_c is tested in file c39_m2]</td>
<td>c456_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c457_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c457_c is tested in file bma5_c5]</td>
<td>c457_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c458_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c458_c is tested in file c39_m2]</td>
<td>c458_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c459_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c459_c is tested in file bma5_c5]</td>
<td>c459_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c460_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c460_c is tested in file c39_m2]</td>
<td>c460_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c461_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c461_c is tested in file c39_m2]</td>
<td>c461_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c462_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c462_c is tested in file bma5_c5]</td>
<td>c462_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c463_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c463_c is tested in file c39_m2]</td>
<td>c463_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c464_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c464_c is tested in file bma5_c5]</td>
<td>c464_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c465_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c465_c is tested in file c39_m2]</td>
<td>c465_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c478</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c478 is tested in file c499]</td>
<td>c478</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c480</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c480 is tested in file c507]</td>
<td>c480</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c481</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c481 is tested in file c55]</td>
<td>c481</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c488</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c488 is tested in file c515]</td>
<td>c488</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c515</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c496</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c496 is tested in file c499]</td>
<td>c496</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c497</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c497 is tested in file c499]</td>
<td>c497</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c499</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c501</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c501 is tested in file c499]</td>
<td>c501</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c502</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c502 is tested in file c499]</td>
<td>c502</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c503</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c503 is tested in file c499]</td>
<td>c503</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c504</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c504 is tested in file c499]</td>
<td>c504</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c507</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c508</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c508 is tested in file c507]</td>
<td>c508</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c509</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c509 is tested in file c507]</td>
<td>c509</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c510</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c510 is tested in file c507]</td>
<td>c510</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c512</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c512 is tested in file c507]</td>
<td>c512</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c513</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c513 is tested in file c507]</td>
<td>c513</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c514</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c507</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c514 is tested in file c507]</td>
<td>c514</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c515</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c515</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c516</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c516 is tested in file c515]</td>
<td>c516</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c515</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c517</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c517 is tested in file c515]</td>
<td>c517</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c515</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c519</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c519 is tested in file c499]</td>
<td>c519</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c520</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c520 is tested in file c499]</td>
<td>c520</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c521</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c521 is tested in file c499]</td>
<td>c521</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c523</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c523 is tested in file c55]</td>
<td>c523</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c524</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c524 is tested in file c55]</td>
<td>c524</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c525</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c525 is tested in file c55]</td>
<td>c525</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c526</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c526 is tested in file c55]</td>
<td>c526</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c527</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c527 is tested in file c55]</td>
<td>c527</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c528</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c528 is tested in file c55]</td>
<td>c528</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c529</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c529 is tested in file c55]</td>
<td>c529</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c530</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c530 is tested in file c55]</td>
<td>c530</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c532</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c532 is tested in file c499]</td>
<td>c532</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c533</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c533 is tested in file c55]</td>
<td>c533</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c543</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c543 is tested in file c499]</td>
<td>c543</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c544</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c544 is tested in file c499]</td>
<td>c544</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c545</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c545 is tested in file c499]</td>
<td>c545</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c550</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c550 is tested in file c499]</td>
<td>c550</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c551</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c551 is tested in file c499]</td>
<td>c551</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c552</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c552 is tested in file c499]</td>
<td>c552</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c553_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c553_c is tested in file c499]</td>
<td>c553_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c554_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c554_c is tested in file c499]</td>
<td>c554_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c555_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c555_c is tested in file c499]</td>
<td>c555_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c556_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c556_c is tested in file c499]</td>
<td>c556_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c559_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c559_c is tested in file c499]</td>
<td>c559_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c560</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c560 is tested in file c499]</td>
<td>c560</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c561</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c561 is tested in file c499]</td>
<td>c561</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c562</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c562 is tested in file c499]</td>
<td>c562</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c596</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c596 is tested in file c598]</td>
<td>c596</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c598</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c597</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c597 is tested in file c600]</td>
<td>c597</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c600</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c598</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c598</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c600</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c600</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c601</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c607</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c601 is tested in file c607]</td>
<td>c601</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c607</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c607</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c614</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c614 is tested in file c499]</td>
<td>c614</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c615</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c615 is tested in file c499]</td>
<td>c615</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c623</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c623 is tested in file x_c95]</td>
<td>c623</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c624</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c624 is tested in file x_c95]</td>
<td>c624</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c625</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c625 is tested in file x_c95]</td>
<td>c625</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c626</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c626 is tested in file x_c95]</td>
<td>c626</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c637</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c637 is tested in file c499]</td>
<td>c637</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c638</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c638 is tested in file c87_m1]</td>
<td>c638</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c640</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c640 is tested in file c87_m1]</td>
<td>c640</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c649</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c649</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c650</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c651</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c650 is tested in file c651]</td>
<td>c650</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c651</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c651</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c658</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c658 is tested in file c499]</td>
<td>c658</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c660</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c660 is tested in file c499]</td>
<td>c660</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c670</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c670 is tested in file c499]</td>
<td>c670</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c673</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c673 is tested in file c499]</td>
<td>c673</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c676</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c679</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c676 is tested in file c679]</td>
<td>c676</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c677</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c681</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c681 test.]</td>
<td>dmac6</td>
<td>No</td>
<td>No</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c677 is tested in file c681]</td>
<td>c677</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c678</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c678 is tested in file c682]</td>
<td>c678</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c682</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c679</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c679</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c681</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c681</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td>c682</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c682</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c685</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c686</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c685 is tested in file c686]</td>
<td>c685</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c686</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c686</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c727</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c727 is tested in file c728]</td>
<td>c727</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c728</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c728</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c728</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c737</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c737 is tested in file c499]</td>
<td>c737</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c752</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c752 is tested in file c87_m1]</td>
<td>c752</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c753</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c753 is tested in file c87_m1]</td>
<td>c753</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c754</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c754 is tested in file c87_m1]</td>
<td>c754</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c787_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c787_c is tested in file c40_m2]</td>
<td>c787_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c788_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c788_c is tested in file bma5_c5]</td>
<td>c788_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma5_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c792</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c792 is tested in file c55]</td>
<td>c792</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c834_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c67_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c13_p1_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c834_c is tested in file c13_p1_m1]</td>
<td>c834_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c890_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c890_c is tested in file c295_c]</td>
<td>c890_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c891_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c891_c is tested in file c295_c]</td>
<td>c891_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c941</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c941 is tested in file c499]</td>
<td>c941</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c961_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c961_c is tested in file c40_m2]</td>
<td>c961_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c965</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c965 is tested in file c499]</td>
<td>c965</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c966</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c966 is tested in file c499]</td>
<td>c966</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c967</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c967 is tested in file c499]</td>
<td>c967</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c969</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c969 is tested in file c55]</td>
<td>c969</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c973</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c973 is tested in file c499]</td>
<td>c973</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c975</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c975 is tested in file c499]</td>
<td>c975</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c977</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c977 is tested in file c55]</td>
<td>c977</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c981</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c981 is tested in file c499]</td>
<td>c981</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c983</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c983 is tested in file c499]</td>
<td>c983</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c985</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c985 is tested in file c55]</td>
<td>c985</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c989</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c989 is tested in file c499]</td>
<td>c989</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c991</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c991 is tested in file c499]</td>
<td>c991</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c993</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c993 is tested in file c55]</td>
<td>c993</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c997</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c997 is tested in file c499]</td>
<td>c997</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c999</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c999 is tested in file c499]</td>
<td>c999</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1001</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1001 is tested in file c55]</td>
<td>c1001</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1005</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1005 is tested in file c499]</td>
<td>c1005</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1006_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1006_i2 is tested in file c499]</td>
<td>c1006_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1008_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1008_i2 is tested in file c371]</td>
<td>c1008_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c371</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1009</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1009 is tested in file c55]</td>
<td>c1009</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1009_i2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c415</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1009_i2 is tested in file c415]</td>
<td>c1009_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1010_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1010_i2 is tested in file c499]</td>
<td>c1010_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1011_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1011_i2 is tested in file c371]</td>
<td>c1011_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c371</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1013</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1013 is tested in file c499]</td>
<td>c1013</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1015_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1015_i2 is tested in file c499]</td>
<td>c1015_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1016_i2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1016_i2 is tested in file c499]</td>
<td>c1016_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1095_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1095_c is tested in file c40_m2]</td>
<td>c1095_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1096_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1096_c is tested in file c40_m2]</td>
<td>c1096_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1097_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1097_c is tested in file c40_m2]</td>
<td>c1097_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1098_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1098_c is tested in file c40_m2]</td>
<td>c1098_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1129_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1129_c is tested in file c40_m2]</td>
<td>c1129_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1140_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1140_c is tested in file c77_c]</td>
<td>c1140_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1141_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1141_c is tested in file c77_c]</td>
<td>c1141_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1142_c</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1142_c is tested in file c77_c]</td>
<td>c1142_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1143_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1143_c is tested in file c77_c]</td>
<td>c1143_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1144_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1144_c is tested in file c77_c]</td>
<td>c1144_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c77_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1245_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1245_c is tested in file c499]</td>
<td>c1245_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1270_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1270_c is tested in file c21_m1]</td>
<td>c1270_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1271_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1271_c is tested in file c21_m1]</td>
<td>c1271_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1272_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1272_c is tested in file c21_m1]</td>
<td>c1272_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1273_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1273_c is tested in file c21_m1]</td>
<td>c1273_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c22_m1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c21_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1349_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1349_c is tested in file c40_m2]</td>
<td>c1349_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1350_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1350_c is tested in file c40_m2]</td>
<td>c1350_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1351_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1351_c is tested in file c40_m2]</td>
<td>c1351_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1353_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1353_c is tested in file c40_m2]</td>
<td>c1353_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1354_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1354_c is tested in file c40_m2]</td>
<td>c1354_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1490</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1490 is tested in file c499]</td>
<td>c1490</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1491</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1491 is tested in file c1493]</td>
<td>c1491</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1493</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1492</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1492 is tested in file c499]</td>
<td>c1492</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td>c1493</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1493</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1494</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1494 is tested in file c499]</td>
<td>c1494</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1495</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1495 is tested in file c499]</td>
<td>c1495</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c1742</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1742 is tested in file c499]</td>
<td>c1742</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2160</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2160 is tested in file c499]</td>
<td>c2160</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2162</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2162 is tested in file c499]</td>
<td>c2162</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2163</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2163 is tested in file c499]</td>
<td>c2163</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2164</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2164 is tested in file c499]</td>
<td>c2164</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2589</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2589 is tested in file c499]</td>
<td>c2589</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2648</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2648 is tested in file c499]</td>
<td>c2648</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2649</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2649 is tested in file c499]</td>
<td>c2649</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2650</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2650 is tested in file c499]</td>
<td>c2650</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>c2651</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c2651 is tested in file c499]</td>
<td>c2651</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c317</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c317 is tested in file c87_m1]</td>
<td>c_c317</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c791</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c791 is tested in file c39_m2]</td>
<td>c_c791</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c792</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c792 is tested in file c39_m2]</td>
<td>c_c792</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c793</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c793 is tested in file c39_m2]</td>
<td>c_c793</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c794</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c794 is tested in file c39_m2]</td>
<td>c_c794</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c795</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c795 is tested in file c39_m2]</td>
<td>c_c795</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c796</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c796 is tested in file c39_m2]</td>
<td>c_c796</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c797</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c797 is tested in file c39_m2]</td>
<td>c_c797</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c801</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c801 is tested in file c39_m2]</td>
<td>c_c801</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c802</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c802 is tested in file c39_m2]</td>
<td>c_c802</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c803</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c803 is tested in file c39_m2]</td>
<td>c_c803</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c804</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c804 is tested in file c39_m2]</td>
<td>c_c804</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c805</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c805 is tested in file c39_m2]</td>
<td>c_c805</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c806</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c806 is tested in file c39_m2]</td>
<td>c_c806</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c812</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c812 is tested in file c39_m2]</td>
<td>c_c812</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c813</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c813 is tested in file c40_m2]</td>
<td>c_c813</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c814</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c814 is tested in file c40_m2]</td>
<td>c_c814</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c815</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c815 is tested in file c40_m2]</td>
<td>c_c815</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c816</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c816 is tested in file c40_m2]</td>
<td>c_c816</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c817</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c817 is tested in file c40_m2]</td>
<td>c_c817</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c818</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c818 is tested in file c40_m2]</td>
<td>c_c818</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c819</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c819 is tested in file c40_m2]</td>
<td>c_c819</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c820</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c820 is tested in file c40_m2]</td>
<td>c_c820</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c822</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c822 is tested in file c40_m2]</td>
<td>c_c822</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c824</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c824 is tested in file c40_m2]</td>
<td>c_c824</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c825</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c825 is tested in file c40_m2]</td>
<td>c_c825</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c826</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c826 is tested in file c40_m2]</td>
<td>c_c826</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c19_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c40_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c1794</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c1794 is tested in file c87_m1]</td>
<td>c_c1794</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c1796</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c1796 is tested in file c87_m1]</td>
<td>c_c1796</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>c_c1798</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c_c1798 is tested in file c87_m1]</td>
<td>c_c1798</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c16</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_c16</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>dma1_r22</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>dma1_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c18 is tested in file c499]</td>
<td>dma1_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>dma1_c25</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c25 is tested in file c499]</td>
<td>dma1_c25</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>dma1_c26</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c26 is tested in file c499]</td>
<td>dma1_c26</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c618</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c618 is tested in file bma4_c5]</td>
<td>e_c618</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c619</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c619 is tested in file bma4_c5]</td>
<td>e_c619</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma4_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c621</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c621 is tested in file bma2_c5]</td>
<td>e_c621</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c623</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c623 is tested in file c295_c]</td>
<td>e_c623</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c624</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c624 is tested in file c295_c]</td>
<td>e_c624</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c625</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c625 is tested in file c295_c]</td>
<td>e_c625</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c626</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c626 is tested in file c295_c]</td>
<td>e_c626</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c627</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c627 is tested in file c295_c]</td>
<td>e_c627</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[PVCCKRHV_FB][ADC0_1V3_CH0]</td>
<td>e_r954</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c295_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c628</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c628 is tested in file c55]</td>
<td>e_c628</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c629</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma1_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c55</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c629 is tested in file c55]</td>
<td>e_c629</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c633</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c633 is tested in file c296_c]</td>
<td>e_c633</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c634</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c634 is tested in file c296_c]</td>
<td>e_c634</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c635</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c635 is tested in file c296_c]</td>
<td>e_c635</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c636</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c636 is tested in file c296_c]</td>
<td>e_c636</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c637</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c637 is tested in file c296_c]</td>
<td>e_c637</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c296_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_P1V5_CH10]</td>
<td>e_r956</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c683</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c683 is tested in file c39_m2]</td>
<td>e_c683</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c684</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c684 is tested in file c39_m2]</td>
<td>e_c684</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c685</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c685 is tested in file c39_m2]</td>
<td>e_c685</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c73_m2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c39_m2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c687</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c687 is tested in file c394_c]</td>
<td>e_c687</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c688</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c688 is tested in file c394_c]</td>
<td>e_c688</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c689</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c689 is tested in file c394_c]</td>
<td>e_c689</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c690</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>e_r1012</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_DDR4_CH11]</td>
<td>c394_c</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c690 is tested in file c394_c]</td>
<td>e_c690</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c759</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c759 is tested in file bma2_c5]</td>
<td>e_c759</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC_P5V_CH12][UNNAMED_13_CAP_I35_B][bma2_c5 is a limited test.]</td>
<td>bma2_c5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs0 is tested in file c87_m1]</td>
<td>fc_c1_hs0</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs1 is tested in file c87_m1]</td>
<td>fc_c1_hs1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs2 is tested in file c87_m1]</td>
<td>fc_c1_hs2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs3 is tested in file c87_m1]</td>
<td>fc_c1_hs3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs4 is tested in file c87_m1]</td>
<td>fc_c1_hs4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c1_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c1_hs5 is tested in file c87_m1]</td>
<td>fc_c1_hs5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs0 is tested in file c87_m1]</td>
<td>fc_c2_hs0</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs1 is tested in file c87_m1]</td>
<td>fc_c2_hs1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs2 is tested in file c87_m1]</td>
<td>fc_c2_hs2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs3 is tested in file c87_m1]</td>
<td>fc_c2_hs3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs4 is tested in file c87_m1]</td>
<td>fc_c2_hs4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c2_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c2_hs5 is tested in file c87_m1]</td>
<td>fc_c2_hs5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs0</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs0 is tested in file c87_m1]</td>
<td>fc_c3_hs0</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs1 is tested in file c87_m1]</td>
<td>fc_c3_hs1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs2 is tested in file c87_m1]</td>
<td>fc_c3_hs2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs3 is tested in file c87_m1]</td>
<td>fc_c3_hs3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs4 is tested in file c87_m1]</td>
<td>fc_c3_hs4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c3_hs5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c3_hs5 is tested in file c87_m1]</td>
<td>fc_c3_hs5</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c87_m1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs0</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs0%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r6_hs0</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs1</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>cr23%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>r462</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs1</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs2</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs2%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_r6_hs2</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs3</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs3%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN67_PWM_PWR]</td>
<td>fc_r6_hs3</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs4</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs4%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN89_PWM_PWR]</td>
<td>fc_r6_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>fc_c6_hs4</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>fc_c6_hs5</td>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1011_PWM_PWR]</td>
<td>fc_r6_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[A 'wait' option may be required to correctly fail a reversed diode]</td>
<td>fc_cr1_hs5%cr</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[FAN1011_PWM_PWR]</td>
<td>fc_c6_hs5</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_c18</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c18 is tested in file c499]</td>
<td>fc_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_c19</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c19 is tested in file c499]</td>
<td>fc_c19</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_c21</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c21 is tested in file c499]</td>
<td>fc_c21</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>fc_c22</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[fc_c22 is tested in file c499]</td>
<td>fc_c22</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c81</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c81 is a limited test.]</td>
<td>x_c81</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c82</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c82 is tested in file c499]</td>
<td>x_c82</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c83</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c83 is tested in file c499]</td>
<td>x_c83</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c95</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=3>x_c97</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c97 is tested in file x_c95]</td>
<td>x_c97</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c784</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[ADC0_0V6_BM_DDR4_CH13][x_c95 is a limited test.]</td>
<td>x_c95</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c386</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c386 is tested in file c499]</td>
<td>x_c386</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c387</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c387 is tested in file c499]</td>
<td>x_c387</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c388</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c388 is tested in file c499]</td>
<td>x_c388</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=4>x_c389</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=lightgreen>
Analog</font></td>
<td>&nbsp</td>
<td>[P12V]</td>
<td>c499</td>
<td>Yes</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c389 is tested in file c499]</td>
<td>x_c389</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
</table>
<br><hr>
<a name=Capacitors - bypass_NoTest></a>
<p><font size=3><b>Capacitors - bypass (Not in Test)</b></font>&nbsp&nbsp&nbsp<a href=#pagetop>(Top)</a>
<br><font size=3 color=#666666>Legend:<br> TS=TestSource, TP=TestPlan, TO=TestOrder</font>
<table border=1><tr><td bgcolor=lightgreen>Test method</td><td><font color=#666666>This test is enabled</font></td></tr><tr><td bgcolor=red>Test Method</td><td><font color=#666666>This test is disabled or there is no test for this device</font></td></tr></table>
</p><Table border=1 width=800>
<tr bgcolor=#99CCCC>
<td>Devices not in test</td>
<td>Test Disabled</td>
<td>Pins in Test</td>
<td>Comments(TS)</td>
<td>Test Name</td>
<td>In Testplan</td>
<td>In Testorder</td>
</tr>
<tr>
<td rowspan=3>bma1_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c1 is tested in file c633]</td>
<td>bma1_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma1_c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c3 is tested in file c633]</td>
<td>bma1_c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma1_c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma1_c4 is tested in file c633]</td>
<td>bma1_c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma2_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c1 is tested in file c633]</td>
<td>bma2_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma2_c3</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c3 is tested in file c633]</td>
<td>bma2_c3</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma2_c4</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma2_c4 is tested in file c633]</td>
<td>bma2_c4</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>bma3_c5</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma3_c6</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c6 is tested in file bma3_c5]</td>
<td>bma3_c6</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>bma3_c11</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c11 is tested in file bma3_c5]</td>
<td>bma3_c11</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma3_c13</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c13 is tested in file bma3_c5]</td>
<td>bma3_c13</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>bma3_c14</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[bma3_c14 is tested in file bma3_c5]</td>
<td>bma3_c14</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c40</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c40 is tested in file x_c81]</td>
<td>c40</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c41</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c41 is tested in file x_c81]</td>
<td>c41</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c46</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c46 is tested in file x_c81]</td>
<td>c46</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c47</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c47 is tested in file x_c81]</td>
<td>c47</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c49</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c49 is tested in file x_c81]</td>
<td>c49</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c52</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c52 is tested in file x_c81]</td>
<td>c52</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c53</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c53 is tested in file x_c81]</td>
<td>c53</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c64</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c64 is tested in file x_c81]</td>
<td>c64</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c65</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c65 is tested in file x_c81]</td>
<td>c65</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c67</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c67 is tested in file x_c81]</td>
<td>c67</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c127</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c127 is tested in file x_c81]</td>
<td>c127</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c147_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c147_c is tested in file bma3_c5]</td>
<td>c147_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c150_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c150_c is tested in file bma3_c5]</td>
<td>c150_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>c153_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c153_c is tested in file bma3_c5]</td>
<td>c153_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c157_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c157_c is tested in file bma3_c5]</td>
<td>c157_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c229</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c229 is tested in file x_c81]</td>
<td>c229</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c230</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c230 is tested in file x_c81]</td>
<td>c230</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c237</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c237 is tested in file x_c81]</td>
<td>c237</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c239</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c239 is tested in file x_c81]</td>
<td>c239</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c243</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c243 is tested in file x_c81]</td>
<td>c243</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c247</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c247 is tested in file x_c81]</td>
<td>c247</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c249</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c249 is tested in file x_c81]</td>
<td>c249</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c251</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c251 is tested in file x_c81]</td>
<td>c251</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c253</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c253 is tested in file x_c81]</td>
<td>c253</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c255</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c255 is tested in file x_c81]</td>
<td>c255</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c257</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c257 is tested in file x_c81]</td>
<td>c257</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c266</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c266 is tested in file x_c81]</td>
<td>c266</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c285</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c285 is tested in file x_c81]</td>
<td>c285</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c286</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c286 is tested in file x_c81]</td>
<td>c286</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c287</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c287 is tested in file x_c81]</td>
<td>c287</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c290</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c290 is tested in file x_c81]</td>
<td>c290</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c291</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c291 is tested in file x_c81]</td>
<td>c291</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c293</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c293 is tested in file x_c81]</td>
<td>c293</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c294</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c294 is tested in file x_c81]</td>
<td>c294</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c300</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c300 is tested in file x_c81]</td>
<td>c300</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c322</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c322 is tested in file x_c81]</td>
<td>c322</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c323</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c323 is tested in file x_c81]</td>
<td>c323</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c324</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c324 is tested in file x_c81]</td>
<td>c324</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c330</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c330 is tested in file x_c81]</td>
<td>c330</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c331</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c331 is tested in file x_c81]</td>
<td>c331</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c333</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c333 is tested in file x_c81]</td>
<td>c333</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c334</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c334 is tested in file x_c81]</td>
<td>c334</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c335</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c335 is tested in file x_c81]</td>
<td>c335</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c336</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c336 is tested in file x_c81]</td>
<td>c336</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c337</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c337 is tested in file x_c81]</td>
<td>c337</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c338</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c338 is tested in file x_c81]</td>
<td>c338</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c339</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c339 is tested in file x_c81]</td>
<td>c339</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c340</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c340 is tested in file x_c81]</td>
<td>c340</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c341</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c341 is tested in file x_c81]</td>
<td>c341</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c342</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c342 is tested in file x_c81]</td>
<td>c342</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c343</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c343 is tested in file x_c81]</td>
<td>c343</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c344</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c344 is tested in file x_c81]</td>
<td>c344</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c363</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c363 is tested in file x_c81]</td>
<td>c363</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c364</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c364 is tested in file x_c81]</td>
<td>c364</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c365</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c365 is tested in file x_c81]</td>
<td>c365</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c388</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>c1_i2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c388 is tested in file c499]</td>
<td>c388</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q2%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c405</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c405 is tested in file x_c81]</td>
<td>c405</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c410</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c410 is tested in file x_c81]</td>
<td>c410</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c411</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c411 is tested in file x_c81]</td>
<td>c411</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c416</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c416 is tested in file x_c81]</td>
<td>c416</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c420</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c420 is tested in file x_c81]</td>
<td>c420</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c427</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c427 is tested in file x_c81]</td>
<td>c427</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c429</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c429 is tested in file x_c81]</td>
<td>c429</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c432</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c432 is tested in file x_c81]</td>
<td>c432</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c433</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c433 is tested in file x_c81]</td>
<td>c433</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c578</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c578 is tested in file x_c81]</td>
<td>c578</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c633</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>c711</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c711 is tested in file x_c81]</td>
<td>c711</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c712</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c712 is tested in file x_c81]</td>
<td>c712</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c713</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c713 is tested in file x_c81]</td>
<td>c713</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c714</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c714 is tested in file x_c81]</td>
<td>c714</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c715</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c715 is tested in file x_c81]</td>
<td>c715</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c716</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c716 is tested in file x_c81]</td>
<td>c716</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c717</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c717 is tested in file x_c81]</td>
<td>c717</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c718</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c718 is tested in file x_c81]</td>
<td>c718</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c811_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c811_c is tested in file bma3_c5]</td>
<td>c811_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1021</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1021 is tested in file x_c81]</td>
<td>c1021</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1022</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1022 is tested in file x_c81]</td>
<td>c1022</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1023</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1023 is tested in file x_c81]</td>
<td>c1023</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1027</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1027 is tested in file x_c81]</td>
<td>c1027</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1028</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1028 is tested in file x_c81]</td>
<td>c1028</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1031</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1031 is tested in file x_c81]</td>
<td>c1031</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1032</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1032 is tested in file x_c81]</td>
<td>c1032</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1035</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1035 is tested in file x_c81]</td>
<td>c1035</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>c1055</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1055 is tested in file x_c81]</td>
<td>c1055</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1075_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1075_c is tested in file bma3_c5]</td>
<td>c1075_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>c1128_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1128_c is tested in file bma3_c5]</td>
<td>c1128_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>c1265_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1265_c is tested in file bma3_c5]</td>
<td>c1265_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1352_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1352_c is tested in file bma3_c5]</td>
<td>c1352_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c1355_c</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c1355_c is tested in file bma3_c5]</td>
<td>c1355_c</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>c4274</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c4274 is tested in file c633]</td>
<td>c4274</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>c4275</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[c4275 is tested in file c633]</td>
<td>c4275</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=3>dma1_c1</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c1 is tested in file c633]</td>
<td>dma1_c1</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>dma1_c2</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c2 is tested in file x_c81]</td>
<td>dma1_c2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>dma1_c19</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma2_c18</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c19 is tested in file c633]</td>
<td>dma1_c19</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[A1_2V][A3P3V][P3V3_STBY_ON][REF_IN_P1_2V][UNNAMED_4156_CAP_I169_B][excessive minus tolerance or low limit.][c633 is a commented test.]</td>
<td>c633</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td rowspan=2>dma1_c27</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c27 is tested in file x_c81]</td>
<td>dma1_c27</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>dma1_c28</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[dma1_c28 is tested in file x_c81]</td>
<td>dma1_c28</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=3>e_c682</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>&nbsp</td>
<td>bma3_c16</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[P3V3_PCH_2][ADC0_3V3_CPU_CH2][PCH_PWRBTN_N][UNNAMED_9_CAP_I36_B][VP3P3_SATA][excessive minus tolerance or low limit.][bma3_c5 is a commented test.]</td>
<td>bma3_c5</td>
<td>Yes</td>
<td>Commented</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[e_c682 is tested in file bma3_c5]</td>
<td>e_c682</td>
<td>No</td>
<td>Yes</td>
<tr>
<td rowspan=2>x_c79</td>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][CLK_BMCPHY_25M_XTAL1 ! 2.0E9][CLK_BMCPHY_25M_XTAL2 ! 2.0E9][MGMT_PHY_XTAL_IN1_R ! 2.0E9][MGMT_PHY_XTAL_IN2_R ! 2.0E9][SRT_BMC_SEC_BOOT_JTAG_TCK ! 2.0E9][UNNAMED_135_CAP_I319_B ! 2.0E9][XTAL_CLKBUF_25M_IN ! 2.0E9][XTAL_CPU_RTC_32K_IN ! 2.0E9][XTAL_CPU_RTC_32K_OUT ! 2.0E9]</td>
<td>dma1_q1%qf2</td>
<td>No</td>
<td>Yes</td>
<tr>
<td 
bgcolor=red>
Analog</font></td>
<td>&nbsp</td>
<td>[x_c79 is tested in file x_c81]</td>
<td>x_c79</td>
<td>No</td>
<td>Yes</td>
</table>
<br><hr>
</BODY>
</HTML>
