<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="experiment.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Single_Cycle_Computer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Single_Cycle_Computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Single_Cycle_Computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Single_Cycle_Computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Single_Cycle_Computer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Single_Cycle_Computer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Single_Cycle_Computer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Single_Cycle_Computer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_Computer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Single_Cycle_Computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Single_Cycle_Computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Single_Cycle_Computer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Single_Cycle_Computer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Single_Cycle_Computer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Single_Cycle_Computer.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Single_Cycle_Computer_IO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Single_Cycle_Computer_IO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Single_Cycle_Computer_IO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer_IO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Single_Cycle_Computer_IO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Single_Cycle_Computer_IO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Single_Cycle_Computer_IO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Single_Cycle_Computer_IO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Single_Cycle_Computer_IO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Single_Cycle_Computer_IO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_Computer_IO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Single_Cycle_Computer_IO.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Single_Cycle_Computer_IO.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Single_Cycle_Computer_IO.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Single_Cycle_Computer_IO.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Single_Cycle_Computer_IO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Single_Cycle_Computer_IO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Single_Cycle_Computer_IO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Single_Cycle_Computer_IO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Single_Cycle_Computer_IO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Single_Cycle_Computer_IO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Single_Cycle_Computer_IO.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer_IO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cycle_Computer_IO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cycle_Computer_IO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer_IO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Single_Cycle_Computer_IO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_IO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_IO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Single_Cycle_Computer_IO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Single_Cycle_Computer_IO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_IO_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Single_Cycle_Computer_IO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Single_Cycle_Computer_IO_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_IO_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_Computer_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cycle_Computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Single_Cycle_Computer_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cycle_Computer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cycle_Computer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cycle_Computer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Single_Cycle_Computer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Single_Cycle_Computer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Single_Cycle_Computer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_Computer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cycle_Computer_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_cycle_computer_io.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="single_cycle_computer_io.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="single_cycle_computer_io.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1601021420" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1601021420">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1601022319" xil_pn:in_ck="8700431279417468154" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1601022319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD32.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUop.v"/>
      <outfile xil_pn:name="BTN_Anti_Jitter.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DATA_RAM.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="Hex7seg_decode.v"/>
      <outfile xil_pn:name="INST_ROM.v"/>
      <outfile xil_pn:name="Left_2_Shifter.v"/>
      <outfile xil_pn:name="MUX32_2_1.v"/>
      <outfile xil_pn:name="MUX5_2_1.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="Sign_Extender.v"/>
      <outfile xil_pn:name="Single_Cycle_Computer.v"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.v"/>
      <outfile xil_pn:name="TEST2.v"/>
    </transform>
    <transform xil_pn:end_ts="1601021812" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3022065169380254679" xil_pn:start_ts="1601021812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601021812" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-425540106743863833" xil_pn:start_ts="1601021812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601021454" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8953526373794711340" xil_pn:start_ts="1601021454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1601022325" xil_pn:in_ck="8700431279417468154" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1601022324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD32.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUop.v"/>
      <outfile xil_pn:name="BTN_Anti_Jitter.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DATA_RAM.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="Hex7seg_decode.v"/>
      <outfile xil_pn:name="INST_ROM.v"/>
      <outfile xil_pn:name="Left_2_Shifter.v"/>
      <outfile xil_pn:name="MUX32_2_1.v"/>
      <outfile xil_pn:name="MUX5_2_1.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="Sign_Extender.v"/>
      <outfile xil_pn:name="Single_Cycle_Computer.v"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.v"/>
      <outfile xil_pn:name="TEST2.v"/>
    </transform>
    <transform xil_pn:end_ts="1601022327" xil_pn:in_ck="8700431279417468154" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2678432646459691695" xil_pn:start_ts="1601022325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST2_beh.prj"/>
      <outfile xil_pn:name="TEST2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1601022327" xil_pn:in_ck="-4009153707366491615" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5244537347361443018" xil_pn:start_ts="1601022327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1601021073" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1601021073">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5045756666023846229" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3679205847702697821" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6178323313978737837" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023536" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7335661151461767597" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023543" xil_pn:in_ck="-7611717785788591612" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3303947148045404526" xil_pn:start_ts="1601023536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Single_Cycle_Computer.ngr"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.lso"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ngc"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ngr"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.prj"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.stx"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.syr"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.xst"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1601023543" xil_pn:in_ck="-7439546647768574558" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7278084336928260056" xil_pn:start_ts="1601023543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601023547" xil_pn:in_ck="-1460500186662489501" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6028442295061175804" xil_pn:start_ts="1601023543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.bld"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ngd"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601023560" xil_pn:in_ck="4295956996111152357" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8453867640889462296" xil_pn:start_ts="1601023547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.pcf"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_map.map"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_map.mrp"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_map.ncd"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_map.ngm"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_map.xrpt"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_summary.xml"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601023573" xil_pn:in_ck="-5535192798712654825" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1601023560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ncd"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.pad"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.par"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ptwx"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.unroutes"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.xpi"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_pad.csv"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_pad.txt"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601023601" xil_pn:in_ck="4051042110173154747" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1601023590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="single_cycle_computer_io.bgn"/>
      <outfile xil_pn:name="single_cycle_computer_io.bit"/>
      <outfile xil_pn:name="single_cycle_computer_io.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601023573" xil_pn:in_ck="760115892082043357" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1601023569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.twr"/>
      <outfile xil_pn:name="Single_Cycle_Computer_IO.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
