<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › i810 › i810_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i810_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*-*- linux-c -*-</span>
<span class="cm"> *  linux/drivers/video/i810_regs.h -- Intel 810/815 Register List</span>
<span class="cm"> *</span>
<span class="cm"> *      Copyright (C) 2001 Antonino Daplas&lt;adaplas@pol.net&gt;</span>
<span class="cm"> *      All Rights Reserved      </span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> *  more details.</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * Intel 810 Chipset Family PRM 15 3.1 </span>
<span class="cm"> * GC Register Memory Address Map </span>
<span class="cm"> *</span>
<span class="cm"> * Based on:</span>
<span class="cm"> * Intel (R) 810 Chipset Family </span>
<span class="cm"> * Programmer s Reference Manual </span>
<span class="cm"> * November 1999 </span>
<span class="cm"> * Revision 1.0 </span>
<span class="cm"> * Order Number: 298026-001 R</span>
<span class="cm"> *</span>
<span class="cm"> * All GC registers are memory-mapped. In addition, the VGA and extended VGA registers </span>
<span class="cm"> * are I/O mapped. </span>
<span class="cm"> */</span>
 
<span class="cp">#ifndef __I810_REGS_H__</span>
<span class="cp">#define __I810_REGS_H__</span>

<span class="cm">/*  Instruction and Interrupt Control Registers (01000h 02FFFh) */</span>
<span class="cp">#define FENCE                 0x02000                </span>
<span class="cp">#define PGTBL_CTL             0x02020 </span>
<span class="cp">#define PGTBL_ER              0x02024               </span>
<span class="cp">#define    LRING              0x02030</span>
<span class="cp">#define    IRING              0x02040</span>
<span class="cp">#define HWS_PGA               0x02080 </span>
<span class="cp">#define IPEIR                 0x02088</span>
<span class="cp">#define IPEHR                 0x0208C </span>
<span class="cp">#define INSTDONE              0x02090 </span>
<span class="cp">#define NOPID                 0x02094</span>
<span class="cp">#define HWSTAM                0x02098 </span>
<span class="cp">#define IER                   0x020A0</span>
<span class="cp">#define IIR                   0x020A4</span>
<span class="cp">#define IMR                   0x020A8 </span>
<span class="cp">#define ISR                   0x020AC </span>
<span class="cp">#define EIR                   0x020B0 </span>
<span class="cp">#define EMR                   0x020B4 </span>
<span class="cp">#define ESR                   0x020B8 </span>
<span class="cp">#define INSTPM                0x020C0</span>
<span class="cp">#define INSTPS                0x020C4 </span>
<span class="cp">#define BBP_PTR               0x020C8 </span>
<span class="cp">#define ABB_SRT               0x020CC</span>
<span class="cp">#define ABB_END               0x020D0</span>
<span class="cp">#define DMA_FADD              0x020D4 </span>
<span class="cp">#define FW_BLC                0x020D8</span>
<span class="cp">#define MEM_MODE              0x020DC        </span>

<span class="cm">/*  Memory Control Registers (03000h 03FFFh) */</span>
<span class="cp">#define DRT                   0x03000</span>
<span class="cp">#define DRAMCL                0x03001</span>
<span class="cp">#define DRAMCH                0x03002</span>
 

<span class="cm">/* Span Cursor Registers (04000h 04FFFh) */</span>
<span class="cp">#define UI_SC_CTL             0x04008 </span>

<span class="cm">/* I/O Control Registers (05000h 05FFFh) */</span>
<span class="cp">#define HVSYNC                0x05000 </span>
<span class="cp">#define GPIOA                 0x05010</span>
<span class="cp">#define GPIOB                 0x05014 </span>
<span class="cp">#define GPIOC                 0x0501C</span>

<span class="cm">/* Clock Control and Power Management Registers (06000h 06FFFh) */</span>
<span class="cp">#define DCLK_0D               0x06000</span>
<span class="cp">#define DCLK_1D               0x06004</span>
<span class="cp">#define DCLK_2D               0x06008</span>
<span class="cp">#define LCD_CLKD              0x0600C</span>
<span class="cp">#define DCLK_0DS              0x06010</span>
<span class="cp">#define PWR_CLKC              0x06014</span>

<span class="cm">/* Graphics Translation Table Range Definition (10000h 1FFFFh) */</span>
<span class="cp">#define GTT                   0x10000  </span>

<span class="cm">/*  Overlay Registers (30000h 03FFFFh) */</span>
<span class="cp">#define OVOADDR               0x30000</span>
<span class="cp">#define DOVOSTA               0x30008</span>
<span class="cp">#define GAMMA                 0x30010</span>
<span class="cp">#define OBUF_0Y               0x30100</span>
<span class="cp">#define OBUF_1Y               0x30104</span>
<span class="cp">#define OBUF_0U               0x30108</span>
<span class="cp">#define OBUF_0V               0x3010C</span>
<span class="cp">#define OBUF_1U               0x30110</span>
<span class="cp">#define OBUF_1V               0x30114 </span>
<span class="cp">#define OVOSTRIDE             0x30118</span>
<span class="cp">#define YRGB_VPH              0x3011C</span>
<span class="cp">#define UV_VPH                0x30120</span>
<span class="cp">#define HORZ_PH               0x30124</span>
<span class="cp">#define INIT_PH               0x30128</span>
<span class="cp">#define DWINPOS               0x3012C </span>
<span class="cp">#define DWINSZ                0x30130</span>
<span class="cp">#define SWID                  0x30134</span>
<span class="cp">#define SWIDQW                0x30138</span>
<span class="cp">#define SHEIGHT               0x3013F</span>
<span class="cp">#define YRGBSCALE             0x30140 </span>
<span class="cp">#define UVSCALE               0x30144</span>
<span class="cp">#define OVOCLRCO              0x30148</span>
<span class="cp">#define OVOCLRC1              0x3014C</span>
<span class="cp">#define DCLRKV                0x30150</span>
<span class="cp">#define DLCRKM                0x30154</span>
<span class="cp">#define SCLRKVH               0x30158</span>
<span class="cp">#define SCLRKVL               0x3015C</span>
<span class="cp">#define SCLRKM                0x30160</span>
<span class="cp">#define OVOCONF               0x30164</span>
<span class="cp">#define OVOCMD                0x30168</span>
<span class="cp">#define AWINPOS               0x30170</span>
<span class="cp">#define AWINZ                 0x30174</span>

<span class="cm">/*  BLT Engine Status (40000h 4FFFFh) (Software Debug) */</span>
<span class="cp">#define BR00                  0x40000</span>
<span class="cp">#define BRO1                  0x40004</span>
<span class="cp">#define BR02                  0x40008</span>
<span class="cp">#define BR03                  0x4000C</span>
<span class="cp">#define BR04                  0x40010</span>
<span class="cp">#define BR05                  0x40014</span>
<span class="cp">#define BR06                  0x40018</span>
<span class="cp">#define BR07                  0x4001C</span>
<span class="cp">#define BR08                  0x40020</span>
<span class="cp">#define BR09                  0x40024</span>
<span class="cp">#define BR10                  0x40028</span>
<span class="cp">#define BR11                  0x4002C</span>
<span class="cp">#define BR12                  0x40030</span>
<span class="cp">#define BR13                  0x40034</span>
<span class="cp">#define BR14                  0x40038</span>
<span class="cp">#define BR15                  0x4003C</span>
<span class="cp">#define BR16                  0x40040</span>
<span class="cp">#define BR17                  0x40044</span>
<span class="cp">#define BR18                  0x40048</span>
<span class="cp">#define BR19                  0x4004C</span>
<span class="cp">#define SSLADD                0x40074</span>
<span class="cp">#define DSLH                  0x40078</span>
<span class="cp">#define DSLRADD               0x4007C</span>


<span class="cm">/* LCD/TV-Out and HW DVD Registers (60000h 6FFFFh) */</span>
<span class="cm">/* LCD/TV-Out */</span>
<span class="cp">#define HTOTAL                0x60000</span>
<span class="cp">#define HBLANK                0x60004</span>
<span class="cp">#define HSYNC                 0x60008</span>
<span class="cp">#define VTOTAL                0x6000C</span>
<span class="cp">#define VBLANK                0x60010</span>
<span class="cp">#define VSYNC                 0x60014</span>
<span class="cp">#define LCDTV_C               0x60018</span>
<span class="cp">#define OVRACT                0x6001C</span>
<span class="cp">#define BCLRPAT               0x60020</span>

<span class="cm">/*  Display and Cursor Control Registers (70000h 7FFFFh) */</span>
<span class="cp">#define DISP_SL               0x70000</span>
<span class="cp">#define DISP_SLC              0x70004</span>
<span class="cp">#define PIXCONF               0x70008</span>
<span class="cp">#define PIXCONF1              0x70009</span>
<span class="cp">#define BLTCNTL               0x7000C</span>
<span class="cp">#define SWF                   0x70014</span>
<span class="cp">#define DPLYBASE              0x70020</span>
<span class="cp">#define DPLYSTAS              0x70024</span>
<span class="cp">#define CURCNTR               0x70080</span>
<span class="cp">#define CURBASE               0x70084</span>
<span class="cp">#define CURPOS                0x70088</span>


<span class="cm">/* VGA Registers */</span>

<span class="cm">/* SMRAM Registers */</span>
<span class="cp">#define SMRAM                 0x10</span>

<span class="cm">/* Graphics Control Registers */</span>
<span class="cp">#define GR_INDEX              0x3CE</span>
<span class="cp">#define GR_DATA               0x3CF</span>

<span class="cp">#define GR10                  0x10</span>
<span class="cp">#define GR11                  0x11</span>

<span class="cm">/* CRT Controller Registers */</span>
<span class="cp">#define CR_INDEX_MDA          0x3B4</span>
<span class="cp">#define CR_INDEX_CGA          0x3D4</span>
<span class="cp">#define CR_DATA_MDA           0x3B5</span>
<span class="cp">#define CR_DATA_CGA           0x3D5</span>

<span class="cp">#define CR30                  0x30</span>
<span class="cp">#define CR31                  0x31</span>
<span class="cp">#define CR32                  0x32</span>
<span class="cp">#define CR33                  0x33</span>
<span class="cp">#define CR35                  0x35</span>
<span class="cp">#define CR39                  0x39</span>
<span class="cp">#define CR40                  0x40</span>
<span class="cp">#define CR41                  0x41</span>
<span class="cp">#define CR42                  0x42</span>
<span class="cp">#define CR70                  0x70</span>
<span class="cp">#define CR80                  0x80 </span>
<span class="cp">#define CR81                  0x82</span>

<span class="cm">/* Extended VGA Registers */</span>

<span class="cm">/* General Control and Status Registers */</span>
<span class="cp">#define ST00                  0x3C2</span>
<span class="cp">#define ST01_MDA              0x3BA</span>
<span class="cp">#define ST01_CGA              0x3DA</span>
<span class="cp">#define FRC_READ              0x3CA</span>
<span class="cp">#define FRC_WRITE_MDA         0x3BA</span>
<span class="cp">#define FRC_WRITE_CGA         0x3DA</span>
<span class="cp">#define MSR_READ              0x3CC</span>
<span class="cp">#define MSR_WRITE             0x3C2</span>

<span class="cm">/* Sequencer Registers */</span>
<span class="cp">#define SR_INDEX              0x3C4</span>
<span class="cp">#define SR_DATA               0x3C5</span>

<span class="cp">#define SR01                  0x01</span>
<span class="cp">#define SR02                  0x02</span>
<span class="cp">#define SR03                  0x03</span>
<span class="cp">#define SR04                  0x04</span>
<span class="cp">#define SR07                  0x07</span>

<span class="cm">/* Graphics Controller Registers */</span>
<span class="cp">#define GR00                  0x00   </span>
<span class="cp">#define GR01                  0x01</span>
<span class="cp">#define GR02                  0x02</span>
<span class="cp">#define GR03                  0x03</span>
<span class="cp">#define GR04                  0x04</span>
<span class="cp">#define GR05                  0x05</span>
<span class="cp">#define GR06                  0x06</span>
<span class="cp">#define GR07                  0x07</span>
<span class="cp">#define GR08                  0x08  </span>

<span class="cm">/* Attribute Controller Registers */</span>
<span class="cp">#define ATTR_WRITE              0x3C0</span>
<span class="cp">#define ATTR_READ               0x3C1</span>

<span class="cm">/* VGA Color Palette Registers */</span>

<span class="cm">/* CLUT */</span>
<span class="cp">#define CLUT_DATA             0x3C9        </span><span class="cm">/* DACDATA */</span><span class="cp"></span>
<span class="cp">#define CLUT_INDEX_READ       0x3C7        </span><span class="cm">/* DACRX */</span><span class="cp"></span>
<span class="cp">#define CLUT_INDEX_WRITE      0x3C8        </span><span class="cm">/* DACWX */</span><span class="cp"></span>
<span class="cp">#define DACMASK               0x3C6</span>

<span class="cm">/* CRT Controller Registers */</span>
<span class="cp">#define CR00                  0x00</span>
<span class="cp">#define CR01                  0x01</span>
<span class="cp">#define CR02                  0x02</span>
<span class="cp">#define CR03                  0x03</span>
<span class="cp">#define CR04                  0x04</span>
<span class="cp">#define CR05                  0x05</span>
<span class="cp">#define CR06                  0x06</span>
<span class="cp">#define CR07                  0x07</span>
<span class="cp">#define CR08                  0x08</span>
<span class="cp">#define CR09                  0x09</span>
<span class="cp">#define CR0A                  0x0A</span>
<span class="cp">#define CR0B                  0x0B</span>
<span class="cp">#define CR0C                  0x0C</span>
<span class="cp">#define CR0D                  0x0D</span>
<span class="cp">#define CR0E                  0x0E</span>
<span class="cp">#define CR0F                  0x0F</span>
<span class="cp">#define CR10                  0x10</span>
<span class="cp">#define CR11                  0x11</span>
<span class="cp">#define CR12                  0x12</span>
<span class="cp">#define CR13                  0x13</span>
<span class="cp">#define CR14                  0x14</span>
<span class="cp">#define CR15                  0x15</span>
<span class="cp">#define CR16                  0x16</span>
<span class="cp">#define CR17                  0x17</span>
<span class="cp">#define CR18                  0x18</span>

<span class="cp">#endif </span><span class="cm">/* __I810_REGS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
