
477_BluetoothInterface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002398  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08002458  08002458  00012458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800252c  0800252c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800252c  0800252c  0001252c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002534  08002534  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002534  08002534  00012534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002538  08002538  00012538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800253c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08002548  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002548  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006194  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012ae  00000000  00000000  000261c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000648  00000000  00000000  00027478  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005a0  00000000  00000000  00027ac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00012d9c  00000000  00000000  00028060  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005e37  00000000  00000000  0003adfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00073d95  00000000  00000000  00040c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b49c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001574  00000000  00000000  000b4a44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002440 	.word	0x08002440

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002440 	.word	0x08002440

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	1c08      	adds	r0, r1, #0
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f830 	bl	80002c4 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4647      	mov	r7, r8
 8000276:	0415      	lsls	r5, r2, #16
 8000278:	0c2d      	lsrs	r5, r5, #16
 800027a:	002e      	movs	r6, r5
 800027c:	b580      	push	{r7, lr}
 800027e:	0407      	lsls	r7, r0, #16
 8000280:	0c14      	lsrs	r4, r2, #16
 8000282:	0c3f      	lsrs	r7, r7, #16
 8000284:	4699      	mov	r9, r3
 8000286:	0c03      	lsrs	r3, r0, #16
 8000288:	437e      	muls	r6, r7
 800028a:	435d      	muls	r5, r3
 800028c:	4367      	muls	r7, r4
 800028e:	4363      	muls	r3, r4
 8000290:	197f      	adds	r7, r7, r5
 8000292:	0c34      	lsrs	r4, r6, #16
 8000294:	19e4      	adds	r4, r4, r7
 8000296:	469c      	mov	ip, r3
 8000298:	42a5      	cmp	r5, r4
 800029a:	d903      	bls.n	80002a4 <__aeabi_lmul+0x34>
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	025b      	lsls	r3, r3, #9
 80002a0:	4698      	mov	r8, r3
 80002a2:	44c4      	add	ip, r8
 80002a4:	464b      	mov	r3, r9
 80002a6:	4343      	muls	r3, r0
 80002a8:	4351      	muls	r1, r2
 80002aa:	0c25      	lsrs	r5, r4, #16
 80002ac:	0436      	lsls	r6, r6, #16
 80002ae:	4465      	add	r5, ip
 80002b0:	0c36      	lsrs	r6, r6, #16
 80002b2:	0424      	lsls	r4, r4, #16
 80002b4:	19a4      	adds	r4, r4, r6
 80002b6:	195b      	adds	r3, r3, r5
 80002b8:	1859      	adds	r1, r3, r1
 80002ba:	0020      	movs	r0, r4
 80002bc:	bc0c      	pop	{r2, r3}
 80002be:	4690      	mov	r8, r2
 80002c0:	4699      	mov	r9, r3
 80002c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c4 <__udivmoddi4>:
 80002c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c6:	464f      	mov	r7, r9
 80002c8:	4646      	mov	r6, r8
 80002ca:	46d6      	mov	lr, sl
 80002cc:	b5c0      	push	{r6, r7, lr}
 80002ce:	0004      	movs	r4, r0
 80002d0:	b082      	sub	sp, #8
 80002d2:	000d      	movs	r5, r1
 80002d4:	4691      	mov	r9, r2
 80002d6:	4698      	mov	r8, r3
 80002d8:	428b      	cmp	r3, r1
 80002da:	d82f      	bhi.n	800033c <__udivmoddi4+0x78>
 80002dc:	d02c      	beq.n	8000338 <__udivmoddi4+0x74>
 80002de:	4641      	mov	r1, r8
 80002e0:	4648      	mov	r0, r9
 80002e2:	f000 f8b1 	bl	8000448 <__clzdi2>
 80002e6:	0029      	movs	r1, r5
 80002e8:	0006      	movs	r6, r0
 80002ea:	0020      	movs	r0, r4
 80002ec:	f000 f8ac 	bl	8000448 <__clzdi2>
 80002f0:	1a33      	subs	r3, r6, r0
 80002f2:	469c      	mov	ip, r3
 80002f4:	3b20      	subs	r3, #32
 80002f6:	469a      	mov	sl, r3
 80002f8:	d500      	bpl.n	80002fc <__udivmoddi4+0x38>
 80002fa:	e076      	b.n	80003ea <__udivmoddi4+0x126>
 80002fc:	464b      	mov	r3, r9
 80002fe:	4652      	mov	r2, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001f      	movs	r7, r3
 8000304:	464b      	mov	r3, r9
 8000306:	4662      	mov	r2, ip
 8000308:	4093      	lsls	r3, r2
 800030a:	001e      	movs	r6, r3
 800030c:	42af      	cmp	r7, r5
 800030e:	d828      	bhi.n	8000362 <__udivmoddi4+0x9e>
 8000310:	d025      	beq.n	800035e <__udivmoddi4+0x9a>
 8000312:	4653      	mov	r3, sl
 8000314:	1ba4      	subs	r4, r4, r6
 8000316:	41bd      	sbcs	r5, r7
 8000318:	2b00      	cmp	r3, #0
 800031a:	da00      	bge.n	800031e <__udivmoddi4+0x5a>
 800031c:	e07b      	b.n	8000416 <__udivmoddi4+0x152>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	2301      	movs	r3, #1
 8000328:	4652      	mov	r2, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	2301      	movs	r3, #1
 8000330:	4662      	mov	r2, ip
 8000332:	4093      	lsls	r3, r2
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	e018      	b.n	800036a <__udivmoddi4+0xa6>
 8000338:	4282      	cmp	r2, r0
 800033a:	d9d0      	bls.n	80002de <__udivmoddi4+0x1a>
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	9301      	str	r3, [sp, #4]
 8000344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <__udivmoddi4+0x8a>
 800034a:	601c      	str	r4, [r3, #0]
 800034c:	605d      	str	r5, [r3, #4]
 800034e:	9800      	ldr	r0, [sp, #0]
 8000350:	9901      	ldr	r1, [sp, #4]
 8000352:	b002      	add	sp, #8
 8000354:	bc1c      	pop	{r2, r3, r4}
 8000356:	4690      	mov	r8, r2
 8000358:	4699      	mov	r9, r3
 800035a:	46a2      	mov	sl, r4
 800035c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035e:	42a3      	cmp	r3, r4
 8000360:	d9d7      	bls.n	8000312 <__udivmoddi4+0x4e>
 8000362:	2200      	movs	r2, #0
 8000364:	2300      	movs	r3, #0
 8000366:	9200      	str	r2, [sp, #0]
 8000368:	9301      	str	r3, [sp, #4]
 800036a:	4663      	mov	r3, ip
 800036c:	2b00      	cmp	r3, #0
 800036e:	d0e9      	beq.n	8000344 <__udivmoddi4+0x80>
 8000370:	07fb      	lsls	r3, r7, #31
 8000372:	4698      	mov	r8, r3
 8000374:	4641      	mov	r1, r8
 8000376:	0872      	lsrs	r2, r6, #1
 8000378:	430a      	orrs	r2, r1
 800037a:	087b      	lsrs	r3, r7, #1
 800037c:	4666      	mov	r6, ip
 800037e:	e00e      	b.n	800039e <__udivmoddi4+0xda>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d101      	bne.n	8000388 <__udivmoddi4+0xc4>
 8000384:	42a2      	cmp	r2, r4
 8000386:	d80c      	bhi.n	80003a2 <__udivmoddi4+0xde>
 8000388:	1aa4      	subs	r4, r4, r2
 800038a:	419d      	sbcs	r5, r3
 800038c:	2001      	movs	r0, #1
 800038e:	1924      	adds	r4, r4, r4
 8000390:	416d      	adcs	r5, r5
 8000392:	2100      	movs	r1, #0
 8000394:	3e01      	subs	r6, #1
 8000396:	1824      	adds	r4, r4, r0
 8000398:	414d      	adcs	r5, r1
 800039a:	2e00      	cmp	r6, #0
 800039c:	d006      	beq.n	80003ac <__udivmoddi4+0xe8>
 800039e:	42ab      	cmp	r3, r5
 80003a0:	d9ee      	bls.n	8000380 <__udivmoddi4+0xbc>
 80003a2:	3e01      	subs	r6, #1
 80003a4:	1924      	adds	r4, r4, r4
 80003a6:	416d      	adcs	r5, r5
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d1f8      	bne.n	800039e <__udivmoddi4+0xda>
 80003ac:	9800      	ldr	r0, [sp, #0]
 80003ae:	9901      	ldr	r1, [sp, #4]
 80003b0:	4653      	mov	r3, sl
 80003b2:	1900      	adds	r0, r0, r4
 80003b4:	4169      	adcs	r1, r5
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	db23      	blt.n	8000402 <__udivmoddi4+0x13e>
 80003ba:	002b      	movs	r3, r5
 80003bc:	4652      	mov	r2, sl
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	002a      	movs	r2, r5
 80003c2:	4664      	mov	r4, ip
 80003c4:	40e2      	lsrs	r2, r4
 80003c6:	001c      	movs	r4, r3
 80003c8:	4653      	mov	r3, sl
 80003ca:	0015      	movs	r5, r2
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	db2d      	blt.n	800042c <__udivmoddi4+0x168>
 80003d0:	0026      	movs	r6, r4
 80003d2:	4657      	mov	r7, sl
 80003d4:	40be      	lsls	r6, r7
 80003d6:	0033      	movs	r3, r6
 80003d8:	0026      	movs	r6, r4
 80003da:	4667      	mov	r7, ip
 80003dc:	40be      	lsls	r6, r7
 80003de:	0032      	movs	r2, r6
 80003e0:	1a80      	subs	r0, r0, r2
 80003e2:	4199      	sbcs	r1, r3
 80003e4:	9000      	str	r0, [sp, #0]
 80003e6:	9101      	str	r1, [sp, #4]
 80003e8:	e7ac      	b.n	8000344 <__udivmoddi4+0x80>
 80003ea:	4662      	mov	r2, ip
 80003ec:	2320      	movs	r3, #32
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	464a      	mov	r2, r9
 80003f2:	40da      	lsrs	r2, r3
 80003f4:	4661      	mov	r1, ip
 80003f6:	0013      	movs	r3, r2
 80003f8:	4642      	mov	r2, r8
 80003fa:	408a      	lsls	r2, r1
 80003fc:	0017      	movs	r7, r2
 80003fe:	431f      	orrs	r7, r3
 8000400:	e780      	b.n	8000304 <__udivmoddi4+0x40>
 8000402:	4662      	mov	r2, ip
 8000404:	2320      	movs	r3, #32
 8000406:	1a9b      	subs	r3, r3, r2
 8000408:	002a      	movs	r2, r5
 800040a:	4666      	mov	r6, ip
 800040c:	409a      	lsls	r2, r3
 800040e:	0023      	movs	r3, r4
 8000410:	40f3      	lsrs	r3, r6
 8000412:	4313      	orrs	r3, r2
 8000414:	e7d4      	b.n	80003c0 <__udivmoddi4+0xfc>
 8000416:	4662      	mov	r2, ip
 8000418:	2320      	movs	r3, #32
 800041a:	2100      	movs	r1, #0
 800041c:	1a9b      	subs	r3, r3, r2
 800041e:	2200      	movs	r2, #0
 8000420:	9100      	str	r1, [sp, #0]
 8000422:	9201      	str	r2, [sp, #4]
 8000424:	2201      	movs	r2, #1
 8000426:	40da      	lsrs	r2, r3
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	e780      	b.n	800032e <__udivmoddi4+0x6a>
 800042c:	2320      	movs	r3, #32
 800042e:	4662      	mov	r2, ip
 8000430:	0026      	movs	r6, r4
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	40de      	lsrs	r6, r3
 8000436:	002f      	movs	r7, r5
 8000438:	46b0      	mov	r8, r6
 800043a:	4666      	mov	r6, ip
 800043c:	40b7      	lsls	r7, r6
 800043e:	4646      	mov	r6, r8
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7c8      	b.n	80003d8 <__udivmoddi4+0x114>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <RN4020_resetDefaultStep>:
}
//**********************************************************************
//  RN4020 Functions (START)
//**********************************************************************

void RN4020_resetDefaultStep(USART_HandleTypeDef *huart) {
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	  RN4020_resetToFactoryDefault(huart);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	0018      	movs	r0, r3
 80004a8:	f000 f810 	bl	80004cc <RN4020_resetToFactoryDefault>
	  RN4020_setBaudRate115200(huart);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 f81c 	bl	80004ec <RN4020_setBaudRate115200>
	  RN4020_setService(huart);
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	0018      	movs	r0, r3
 80004b8:	f000 f828 	bl	800050c <RN4020_setService>
	  RN4020_clearPrivateSettings(huart);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	0018      	movs	r0, r3
 80004c0:	f000 f834 	bl	800052c <RN4020_clearPrivateSettings>
	}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b002      	add	sp, #8
 80004ca:	bd80      	pop	{r7, pc}

080004cc <RN4020_resetToFactoryDefault>:

void RN4020_resetToFactoryDefault(USART_HandleTypeDef *huart) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  RN4020_sendData(huart, "SF,1");
 80004d4:	4a04      	ldr	r2, [pc, #16]	; (80004e8 <RN4020_resetToFactoryDefault+0x1c>)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	0011      	movs	r1, r2
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 f836 	bl	800054c <RN4020_sendData>
}
 80004e0:	46c0      	nop			; (mov r8, r8)
 80004e2:	46bd      	mov	sp, r7
 80004e4:	b002      	add	sp, #8
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	08002458 	.word	0x08002458

080004ec <RN4020_setBaudRate115200>:

void RN4020_setBaudRate115200(USART_HandleTypeDef *huart) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	  RN4020_sendData(huart, "SB,4");
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <RN4020_setBaudRate115200+0x1c>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	0011      	movs	r1, r2
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 f826 	bl	800054c <RN4020_sendData>
	}
 8000500:	46c0      	nop			; (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b002      	add	sp, #8
 8000506:	bd80      	pop	{r7, pc}
 8000508:	08002460 	.word	0x08002460

0800050c <RN4020_setService>:

void RN4020_setService(USART_HandleTypeDef *huart) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	  RN4020_sendData(huart, "SS,C0000001");
 8000514:	4a04      	ldr	r2, [pc, #16]	; (8000528 <RN4020_setService+0x1c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	0011      	movs	r1, r2
 800051a:	0018      	movs	r0, r3
 800051c:	f000 f816 	bl	800054c <RN4020_sendData>
	}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	b002      	add	sp, #8
 8000526:	bd80      	pop	{r7, pc}
 8000528:	08002468 	.word	0x08002468

0800052c <RN4020_clearPrivateSettings>:
void RN4020_clearPrivateSettings(USART_HandleTypeDef *huart) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
	  RN4020_sendData(huart, "PZ");
 8000534:	4a04      	ldr	r2, [pc, #16]	; (8000548 <RN4020_clearPrivateSettings+0x1c>)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	0011      	movs	r1, r2
 800053a:	0018      	movs	r0, r3
 800053c:	f000 f806 	bl	800054c <RN4020_sendData>
	}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b002      	add	sp, #8
 8000546:	bd80      	pop	{r7, pc}
 8000548:	08002474 	.word	0x08002474

0800054c <RN4020_sendData>:
	}
void RN4020_setDeviceType(USART_HandleTypeDef *huart) {
	  RN4020_sendData(huart, "SR,20000000");
	}

void RN4020_sendData(USART_HandleTypeDef *huart, const char* line) {
 800054c:	b590      	push	{r4, r7, lr}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  char newLineCh = '\n';
 8000556:	240f      	movs	r4, #15
 8000558:	193b      	adds	r3, r7, r4
 800055a:	220a      	movs	r2, #10
 800055c:	701a      	strb	r2, [r3, #0]
  HAL_USART_Transmit(huart, (uint8_t*)line, strlen(line), RN4020_TIMEOUT);
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	0018      	movs	r0, r3
 8000562:	f7ff fdd1 	bl	8000108 <strlen>
 8000566:	0003      	movs	r3, r0
 8000568:	b29a      	uxth	r2, r3
 800056a:	4b07      	ldr	r3, [pc, #28]	; (8000588 <RN4020_sendData+0x3c>)
 800056c:	6839      	ldr	r1, [r7, #0]
 800056e:	6878      	ldr	r0, [r7, #4]
 8000570:	f001 fcaa 	bl	8001ec8 <HAL_USART_Transmit>
  HAL_USART_Transmit(huart, (uint8_t*)&newLineCh, 1, RN4020_TIMEOUT);
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <RN4020_sendData+0x3c>)
 8000576:	1939      	adds	r1, r7, r4
 8000578:	6878      	ldr	r0, [r7, #4]
 800057a:	2201      	movs	r2, #1
 800057c:	f001 fca4 	bl	8001ec8 <HAL_USART_Transmit>
}
 8000580:	46c0      	nop			; (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b005      	add	sp, #20
 8000586:	bd90      	pop	{r4, r7, pc}
 8000588:	00001388 	.word	0x00001388

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f000 fa24 	bl	80009dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f81a 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f000 f8e2 	bl	8000760 <MX_GPIO_Init>
  MX_USART1_Init();
 800059c:	f000 f884 	bl	80006a8 <MX_USART1_Init>
  MX_USART2_Init();
 80005a0:	f000 f8b0 	bl	8000704 <MX_USART2_Init>

    //HAL_USART_Receive(&husart1, (uint8_t *) in, 8, 1);

  //sendUSART(&husart2, "+", GPIOA, GPIO_PIN_5);
  //sendUSART(&husart2, "SF,1", GPIOA, GPIO_PIN_5);
  RN4020_resetDefaultStep(&husart2);
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <main+0x38>)
 80005a6:	0018      	movs	r0, r3
 80005a8:	f7ff ff78 	bl	800049c <RN4020_resetDefaultStep>
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		//HAL_USART_Receive(&husart1, (uint8_t *)aRxBuffer, 8, 10);
		//HAL_USART_Transmit(&husart2, (uint8_t *)aRxBuffer, strlen(aRxBuffer), 10);
		HAL_USART_Transmit(&husart2, (uint8_t *) "Hello, world!", strlen("Hello, world!"), 10);
 80005ac:	4906      	ldr	r1, [pc, #24]	; (80005c8 <main+0x3c>)
 80005ae:	4805      	ldr	r0, [pc, #20]	; (80005c4 <main+0x38>)
 80005b0:	230a      	movs	r3, #10
 80005b2:	220d      	movs	r2, #13
 80005b4:	f001 fc88 	bl	8001ec8 <HAL_USART_Transmit>

		HAL_Delay(1000);
 80005b8:	23fa      	movs	r3, #250	; 0xfa
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	0018      	movs	r0, r3
 80005be:	f000 fa7d 	bl	8000abc <HAL_Delay>
		HAL_USART_Transmit(&husart2, (uint8_t *) "Hello, world!", strlen("Hello, world!"), 10);
 80005c2:	e7f3      	b.n	80005ac <main+0x20>
 80005c4:	20000028 	.word	0x20000028
 80005c8:	080024d4 	.word	0x080024d4

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b590      	push	{r4, r7, lr}
 80005ce:	b09d      	sub	sp, #116	; 0x74
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	2438      	movs	r4, #56	; 0x38
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	0018      	movs	r0, r3
 80005d8:	2338      	movs	r3, #56	; 0x38
 80005da:	001a      	movs	r2, r3
 80005dc:	2100      	movs	r1, #0
 80005de:	f001 ff27 	bl	8002430 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e2:	2324      	movs	r3, #36	; 0x24
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	0018      	movs	r0, r3
 80005e8:	2314      	movs	r3, #20
 80005ea:	001a      	movs	r2, r3
 80005ec:	2100      	movs	r1, #0
 80005ee:	f001 ff1f 	bl	8002430 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f2:	003b      	movs	r3, r7
 80005f4:	0018      	movs	r0, r3
 80005f6:	2324      	movs	r3, #36	; 0x24
 80005f8:	001a      	movs	r2, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	f001 ff18 	bl	8002430 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000600:	4b27      	ldr	r3, [pc, #156]	; (80006a0 <SystemClock_Config+0xd4>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a27      	ldr	r2, [pc, #156]	; (80006a4 <SystemClock_Config+0xd8>)
 8000606:	401a      	ands	r2, r3
 8000608:	4b25      	ldr	r3, [pc, #148]	; (80006a0 <SystemClock_Config+0xd4>)
 800060a:	2180      	movs	r1, #128	; 0x80
 800060c:	0109      	lsls	r1, r1, #4
 800060e:	430a      	orrs	r2, r1
 8000610:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000612:	0021      	movs	r1, r4
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2210      	movs	r2, #16
 8000618:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2201      	movs	r2, #1
 800061e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2200      	movs	r2, #0
 8000624:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	22a0      	movs	r2, #160	; 0xa0
 800062a:	0212      	lsls	r2, r2, #8
 800062c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000634:	187b      	adds	r3, r7, r1
 8000636:	0018      	movs	r0, r3
 8000638:	f000 fcaa 	bl	8000f90 <HAL_RCC_OscConfig>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000640:	f000 f8d2 	bl	80007e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000644:	2124      	movs	r1, #36	; 0x24
 8000646:	187b      	adds	r3, r7, r1
 8000648:	220f      	movs	r2, #15
 800064a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065e:	187b      	adds	r3, r7, r1
 8000660:	2200      	movs	r2, #0
 8000662:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2100      	movs	r1, #0
 8000668:	0018      	movs	r0, r3
 800066a:	f001 f859 	bl	8001720 <HAL_RCC_ClockConfig>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000672:	f000 f8b9 	bl	80007e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000676:	003b      	movs	r3, r7
 8000678:	2203      	movs	r2, #3
 800067a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800067c:	003b      	movs	r3, r7
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000682:	003b      	movs	r3, r7
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000688:	003b      	movs	r3, r7
 800068a:	0018      	movs	r0, r3
 800068c:	f001 fa68 	bl	8001b60 <HAL_RCCEx_PeriphCLKConfig>
 8000690:	1e03      	subs	r3, r0, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000694:	f000 f8a8 	bl	80007e8 <Error_Handler>
  }
}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	b01d      	add	sp, #116	; 0x74
 800069e:	bd90      	pop	{r4, r7, pc}
 80006a0:	40007000 	.word	0x40007000
 80006a4:	ffffe7ff 	.word	0xffffe7ff

080006a8 <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 80006ac:	4b13      	ldr	r3, [pc, #76]	; (80006fc <MX_USART1_Init+0x54>)
 80006ae:	4a14      	ldr	r2, [pc, #80]	; (8000700 <MX_USART1_Init+0x58>)
 80006b0:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 80006b2:	4b12      	ldr	r3, [pc, #72]	; (80006fc <MX_USART1_Init+0x54>)
 80006b4:	22e1      	movs	r2, #225	; 0xe1
 80006b6:	0252      	lsls	r2, r2, #9
 80006b8:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <MX_USART1_Init+0x54>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 80006c0:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_USART1_Init+0x54>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 80006c6:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <MX_USART1_Init+0x54>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 80006cc:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <MX_USART1_Init+0x54>)
 80006ce:	220c      	movs	r2, #12
 80006d0:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80006d2:	4b0a      	ldr	r3, [pc, #40]	; (80006fc <MX_USART1_Init+0x54>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80006d8:	4b08      	ldr	r3, [pc, #32]	; (80006fc <MX_USART1_Init+0x54>)
 80006da:	2200      	movs	r2, #0
 80006dc:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80006de:	4b07      	ldr	r3, [pc, #28]	; (80006fc <MX_USART1_Init+0x54>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 80006e4:	4b05      	ldr	r3, [pc, #20]	; (80006fc <MX_USART1_Init+0x54>)
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fb9e 	bl	8001e28 <HAL_USART_Init>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 80006f0:	f000 f87a 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	20000078 	.word	0x20000078
 8000700:	40013800 	.word	0x40013800

08000704 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <MX_USART2_Init+0x54>)
 800070a:	4a14      	ldr	r2, [pc, #80]	; (800075c <MX_USART2_Init+0x58>)
 800070c:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 800070e:	4b12      	ldr	r3, [pc, #72]	; (8000758 <MX_USART2_Init+0x54>)
 8000710:	22e1      	movs	r2, #225	; 0xe1
 8000712:	0252      	lsls	r2, r2, #9
 8000714:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8000716:	4b10      	ldr	r3, [pc, #64]	; (8000758 <MX_USART2_Init+0x54>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 800071c:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <MX_USART2_Init+0x54>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 8000722:	4b0d      	ldr	r3, [pc, #52]	; (8000758 <MX_USART2_Init+0x54>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8000728:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_USART2_Init+0x54>)
 800072a:	220c      	movs	r2, #12
 800072c:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <MX_USART2_Init+0x54>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_USART2_Init+0x54>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 800073a:	4b07      	ldr	r3, [pc, #28]	; (8000758 <MX_USART2_Init+0x54>)
 800073c:	2200      	movs	r2, #0
 800073e:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <MX_USART2_Init+0x54>)
 8000742:	0018      	movs	r0, r3
 8000744:	f001 fb70 	bl	8001e28 <HAL_USART_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 800074c:	f000 f84c 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	20000028 	.word	0x20000028
 800075c:	40004400 	.word	0x40004400

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b590      	push	{r4, r7, lr}
 8000762:	b089      	sub	sp, #36	; 0x24
 8000764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	240c      	movs	r4, #12
 8000768:	193b      	adds	r3, r7, r4
 800076a:	0018      	movs	r0, r3
 800076c:	2314      	movs	r3, #20
 800076e:	001a      	movs	r2, r3
 8000770:	2100      	movs	r1, #0
 8000772:	f001 fe5d 	bl	8002430 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	4b1b      	ldr	r3, [pc, #108]	; (80007e4 <MX_GPIO_Init+0x84>)
 8000778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800077a:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <MX_GPIO_Init+0x84>)
 800077c:	2102      	movs	r1, #2
 800077e:	430a      	orrs	r2, r1
 8000780:	62da      	str	r2, [r3, #44]	; 0x2c
 8000782:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <MX_GPIO_Init+0x84>)
 8000784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000786:	2202      	movs	r2, #2
 8000788:	4013      	ands	r3, r2
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <MX_GPIO_Init+0x84>)
 8000790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000792:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <MX_GPIO_Init+0x84>)
 8000794:	2101      	movs	r1, #1
 8000796:	430a      	orrs	r2, r1
 8000798:	62da      	str	r2, [r3, #44]	; 0x2c
 800079a:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <MX_GPIO_Init+0x84>)
 800079c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800079e:	2201      	movs	r2, #1
 80007a0:	4013      	ands	r3, r2
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007a6:	23a0      	movs	r3, #160	; 0xa0
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	2200      	movs	r2, #0
 80007ac:	2120      	movs	r1, #32
 80007ae:	0018      	movs	r0, r3
 80007b0:	f000 fbd0 	bl	8000f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007b4:	0021      	movs	r1, r4
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2220      	movs	r2, #32
 80007ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2201      	movs	r2, #1
 80007c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ce:	187a      	adds	r2, r7, r1
 80007d0:	23a0      	movs	r3, #160	; 0xa0
 80007d2:	05db      	lsls	r3, r3, #23
 80007d4:	0011      	movs	r1, r2
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fa46 	bl	8000c68 <HAL_GPIO_Init>

}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	b009      	add	sp, #36	; 0x24
 80007e2:	bd90      	pop	{r4, r7, pc}
 80007e4:	40021000 	.word	0x40021000

080007e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ee:	e7fe      	b.n	80007ee <Error_Handler+0x6>

080007f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f4:	4b07      	ldr	r3, [pc, #28]	; (8000814 <HAL_MspInit+0x24>)
 80007f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <HAL_MspInit+0x24>)
 80007fa:	2101      	movs	r1, #1
 80007fc:	430a      	orrs	r2, r1
 80007fe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000800:	4b04      	ldr	r3, [pc, #16]	; (8000814 <HAL_MspInit+0x24>)
 8000802:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000804:	4b03      	ldr	r3, [pc, #12]	; (8000814 <HAL_MspInit+0x24>)
 8000806:	2180      	movs	r1, #128	; 0x80
 8000808:	0549      	lsls	r1, r1, #21
 800080a:	430a      	orrs	r2, r1
 800080c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40021000 	.word	0x40021000

08000818 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b08b      	sub	sp, #44	; 0x2c
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	2314      	movs	r3, #20
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	0018      	movs	r0, r3
 8000826:	2314      	movs	r3, #20
 8000828:	001a      	movs	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	f001 fe00 	bl	8002430 <memset>
  if(husart->Instance==USART1)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a42      	ldr	r2, [pc, #264]	; (8000940 <HAL_USART_MspInit+0x128>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d14e      	bne.n	80008d8 <HAL_USART_MspInit+0xc0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800083a:	4b42      	ldr	r3, [pc, #264]	; (8000944 <HAL_USART_MspInit+0x12c>)
 800083c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800083e:	4b41      	ldr	r3, [pc, #260]	; (8000944 <HAL_USART_MspInit+0x12c>)
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	01c9      	lsls	r1, r1, #7
 8000844:	430a      	orrs	r2, r1
 8000846:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000848:	4b3e      	ldr	r3, [pc, #248]	; (8000944 <HAL_USART_MspInit+0x12c>)
 800084a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800084c:	4b3d      	ldr	r3, [pc, #244]	; (8000944 <HAL_USART_MspInit+0x12c>)
 800084e:	2102      	movs	r1, #2
 8000850:	430a      	orrs	r2, r1
 8000852:	62da      	str	r2, [r3, #44]	; 0x2c
 8000854:	4b3b      	ldr	r3, [pc, #236]	; (8000944 <HAL_USART_MspInit+0x12c>)
 8000856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000858:	2202      	movs	r2, #2
 800085a:	4013      	ands	r3, r2
 800085c:	613b      	str	r3, [r7, #16]
 800085e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	4b38      	ldr	r3, [pc, #224]	; (8000944 <HAL_USART_MspInit+0x12c>)
 8000862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000864:	4b37      	ldr	r3, [pc, #220]	; (8000944 <HAL_USART_MspInit+0x12c>)
 8000866:	2101      	movs	r1, #1
 8000868:	430a      	orrs	r2, r1
 800086a:	62da      	str	r2, [r3, #44]	; 0x2c
 800086c:	4b35      	ldr	r3, [pc, #212]	; (8000944 <HAL_USART_MspInit+0x12c>)
 800086e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000870:	2201      	movs	r2, #1
 8000872:	4013      	ands	r3, r2
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    PA8     ------> USART1_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000878:	2114      	movs	r1, #20
 800087a:	187b      	adds	r3, r7, r1
 800087c:	22c0      	movs	r2, #192	; 0xc0
 800087e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2202      	movs	r2, #2
 8000884:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2203      	movs	r2, #3
 8000890:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000898:	000c      	movs	r4, r1
 800089a:	187b      	adds	r3, r7, r1
 800089c:	4a2a      	ldr	r2, [pc, #168]	; (8000948 <HAL_USART_MspInit+0x130>)
 800089e:	0019      	movs	r1, r3
 80008a0:	0010      	movs	r0, r2
 80008a2:	f000 f9e1 	bl	8000c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008a6:	0021      	movs	r1, r4
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	0052      	lsls	r2, r2, #1
 80008ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2202      	movs	r2, #2
 80008b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2203      	movs	r2, #3
 80008c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2204      	movs	r2, #4
 80008c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	187a      	adds	r2, r7, r1
 80008ca:	23a0      	movs	r3, #160	; 0xa0
 80008cc:	05db      	lsls	r3, r3, #23
 80008ce:	0011      	movs	r1, r2
 80008d0:	0018      	movs	r0, r3
 80008d2:	f000 f9c9 	bl	8000c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008d6:	e02e      	b.n	8000936 <HAL_USART_MspInit+0x11e>
  else if(husart->Instance==USART2)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a1b      	ldr	r2, [pc, #108]	; (800094c <HAL_USART_MspInit+0x134>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d129      	bne.n	8000936 <HAL_USART_MspInit+0x11e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80008e2:	4b18      	ldr	r3, [pc, #96]	; (8000944 <HAL_USART_MspInit+0x12c>)
 80008e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008e6:	4b17      	ldr	r3, [pc, #92]	; (8000944 <HAL_USART_MspInit+0x12c>)
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	0289      	lsls	r1, r1, #10
 80008ec:	430a      	orrs	r2, r1
 80008ee:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f0:	4b14      	ldr	r3, [pc, #80]	; (8000944 <HAL_USART_MspInit+0x12c>)
 80008f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008f4:	4b13      	ldr	r3, [pc, #76]	; (8000944 <HAL_USART_MspInit+0x12c>)
 80008f6:	2101      	movs	r1, #1
 80008f8:	430a      	orrs	r2, r1
 80008fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <HAL_USART_MspInit+0x12c>)
 80008fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000900:	2201      	movs	r2, #1
 8000902:	4013      	ands	r3, r2
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000908:	2114      	movs	r1, #20
 800090a:	187b      	adds	r3, r7, r1
 800090c:	221c      	movs	r2, #28
 800090e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2202      	movs	r2, #2
 8000914:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2203      	movs	r2, #3
 8000920:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2204      	movs	r2, #4
 8000926:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	187a      	adds	r2, r7, r1
 800092a:	23a0      	movs	r3, #160	; 0xa0
 800092c:	05db      	lsls	r3, r3, #23
 800092e:	0011      	movs	r1, r2
 8000930:	0018      	movs	r0, r3
 8000932:	f000 f999 	bl	8000c68 <HAL_GPIO_Init>
}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b00b      	add	sp, #44	; 0x2c
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	40013800 	.word	0x40013800
 8000944:	40021000 	.word	0x40021000
 8000948:	50000400 	.word	0x50000400
 800094c:	40004400 	.word	0x40004400

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <NMI_Handler+0x4>

08000956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095a:	e7fe      	b.n	800095a <HardFault_Handler+0x4>

0800095c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000974:	f000 f886 	bl	8000a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000988:	480d      	ldr	r0, [pc, #52]	; (80009c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800098a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800098c:	480d      	ldr	r0, [pc, #52]	; (80009c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800098e:	490e      	ldr	r1, [pc, #56]	; (80009c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000990:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <LoopForever+0xe>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0b      	ldr	r2, [pc, #44]	; (80009d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a4:	4c0b      	ldr	r4, [pc, #44]	; (80009d4 <LoopForever+0x16>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009b2:	f7ff ffe4 	bl	800097e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009b6:	f001 fd17 	bl	80023e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ba:	f7ff fde7 	bl	800058c <main>

080009be <LoopForever>:

LoopForever:
    b LoopForever
 80009be:	e7fe      	b.n	80009be <LoopForever>
  ldr   r0, =_estack
 80009c0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80009c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009cc:	0800253c 	.word	0x0800253c
  ldr r2, =_sbss
 80009d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009d4:	200000cc 	.word	0x200000cc

080009d8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d8:	e7fe      	b.n	80009d8 <ADC1_COMP_IRQHandler>
	...

080009dc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009e2:	1dfb      	adds	r3, r7, #7
 80009e4:	2200      	movs	r2, #0
 80009e6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <HAL_Init+0x3c>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <HAL_Init+0x3c>)
 80009ee:	2140      	movs	r1, #64	; 0x40
 80009f0:	430a      	orrs	r2, r1
 80009f2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009f4:	2000      	movs	r0, #0
 80009f6:	f000 f811 	bl	8000a1c <HAL_InitTick>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d003      	beq.n	8000a06 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e001      	b.n	8000a0a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a06:	f7ff fef3 	bl	80007f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
}
 8000a0e:	0018      	movs	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40022000 	.word	0x40022000

08000a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a24:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <HAL_InitTick+0x5c>)
 8000a26:	681c      	ldr	r4, [r3, #0]
 8000a28:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <HAL_InitTick+0x60>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	0019      	movs	r1, r3
 8000a2e:	23fa      	movs	r3, #250	; 0xfa
 8000a30:	0098      	lsls	r0, r3, #2
 8000a32:	f7ff fb71 	bl	8000118 <__udivsi3>
 8000a36:	0003      	movs	r3, r0
 8000a38:	0019      	movs	r1, r3
 8000a3a:	0020      	movs	r0, r4
 8000a3c:	f7ff fb6c 	bl	8000118 <__udivsi3>
 8000a40:	0003      	movs	r3, r0
 8000a42:	0018      	movs	r0, r3
 8000a44:	f000 f903 	bl	8000c4e <HAL_SYSTICK_Config>
 8000a48:	1e03      	subs	r3, r0, #0
 8000a4a:	d001      	beq.n	8000a50 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e00f      	b.n	8000a70 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b03      	cmp	r3, #3
 8000a54:	d80b      	bhi.n	8000a6e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a56:	6879      	ldr	r1, [r7, #4]
 8000a58:	2301      	movs	r3, #1
 8000a5a:	425b      	negs	r3, r3
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f000 f8e0 	bl	8000c24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <HAL_InitTick+0x64>)
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e000      	b.n	8000a70 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b003      	add	sp, #12
 8000a76:	bd90      	pop	{r4, r7, pc}
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000008 	.word	0x20000008
 8000a80:	20000004 	.word	0x20000004

08000a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <HAL_IncTick+0x1c>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	001a      	movs	r2, r3
 8000a8e:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <HAL_IncTick+0x20>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	18d2      	adds	r2, r2, r3
 8000a94:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <HAL_IncTick+0x20>)
 8000a96:	601a      	str	r2, [r3, #0]
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	200000c8 	.word	0x200000c8

08000aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8000aac:	4b02      	ldr	r3, [pc, #8]	; (8000ab8 <HAL_GetTick+0x10>)
 8000aae:	681b      	ldr	r3, [r3, #0]
}
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	200000c8 	.word	0x200000c8

08000abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ac4:	f7ff fff0 	bl	8000aa8 <HAL_GetTick>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	d005      	beq.n	8000ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ad6:	4b09      	ldr	r3, [pc, #36]	; (8000afc <HAL_Delay+0x40>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	001a      	movs	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	189b      	adds	r3, r3, r2
 8000ae0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	f7ff ffe0 	bl	8000aa8 <HAL_GetTick>
 8000ae8:	0002      	movs	r2, r0
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d8f7      	bhi.n	8000ae4 <HAL_Delay+0x28>
  {
  }
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b004      	add	sp, #16
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000008 	.word	0x20000008

08000b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	0002      	movs	r2, r0
 8000b08:	6039      	str	r1, [r7, #0]
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b7f      	cmp	r3, #127	; 0x7f
 8000b14:	d828      	bhi.n	8000b68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b16:	4a2f      	ldr	r2, [pc, #188]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	33c0      	adds	r3, #192	; 0xc0
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	589b      	ldr	r3, [r3, r2]
 8000b26:	1dfa      	adds	r2, r7, #7
 8000b28:	7812      	ldrb	r2, [r2, #0]
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	400a      	ands	r2, r1
 8000b30:	00d2      	lsls	r2, r2, #3
 8000b32:	21ff      	movs	r1, #255	; 0xff
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	43d2      	mvns	r2, r2
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	019b      	lsls	r3, r3, #6
 8000b42:	22ff      	movs	r2, #255	; 0xff
 8000b44:	401a      	ands	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	4003      	ands	r3, r0
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b54:	481f      	ldr	r0, [pc, #124]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	089b      	lsrs	r3, r3, #2
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	33c0      	adds	r3, #192	; 0xc0
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b66:	e031      	b.n	8000bcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b68:	4a1b      	ldr	r2, [pc, #108]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	0019      	movs	r1, r3
 8000b70:	230f      	movs	r3, #15
 8000b72:	400b      	ands	r3, r1
 8000b74:	3b08      	subs	r3, #8
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3306      	adds	r3, #6
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	18d3      	adds	r3, r2, r3
 8000b7e:	3304      	adds	r3, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	1dfa      	adds	r2, r7, #7
 8000b84:	7812      	ldrb	r2, [r2, #0]
 8000b86:	0011      	movs	r1, r2
 8000b88:	2203      	movs	r2, #3
 8000b8a:	400a      	ands	r2, r1
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	21ff      	movs	r1, #255	; 0xff
 8000b90:	4091      	lsls	r1, r2
 8000b92:	000a      	movs	r2, r1
 8000b94:	43d2      	mvns	r2, r2
 8000b96:	401a      	ands	r2, r3
 8000b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	019b      	lsls	r3, r3, #6
 8000b9e:	22ff      	movs	r2, #255	; 0xff
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	2303      	movs	r3, #3
 8000baa:	4003      	ands	r3, r0
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb0:	4809      	ldr	r0, [pc, #36]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	001c      	movs	r4, r3
 8000bb8:	230f      	movs	r3, #15
 8000bba:	4023      	ands	r3, r4
 8000bbc:	3b08      	subs	r3, #8
 8000bbe:	089b      	lsrs	r3, r3, #2
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	3306      	adds	r3, #6
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	18c3      	adds	r3, r0, r3
 8000bc8:	3304      	adds	r3, #4
 8000bca:	601a      	str	r2, [r3, #0]
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b003      	add	sp, #12
 8000bd2:	bd90      	pop	{r4, r7, pc}
 8000bd4:	e000e100 	.word	0xe000e100
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	4a0c      	ldr	r2, [pc, #48]	; (8000c1c <SysTick_Config+0x40>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d901      	bls.n	8000bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e010      	b.n	8000c14 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <SysTick_Config+0x44>)
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	425b      	negs	r3, r3
 8000bfe:	2103      	movs	r1, #3
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff ff7d 	bl	8000b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <SysTick_Config+0x44>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0c:	4b04      	ldr	r3, [pc, #16]	; (8000c20 <SysTick_Config+0x44>)
 8000c0e:	2207      	movs	r2, #7
 8000c10:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	0018      	movs	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b002      	add	sp, #8
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	00ffffff 	.word	0x00ffffff
 8000c20:	e000e010 	.word	0xe000e010

08000c24 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60b9      	str	r1, [r7, #8]
 8000c2c:	607a      	str	r2, [r7, #4]
 8000c2e:	210f      	movs	r1, #15
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	1c02      	adds	r2, r0, #0
 8000c34:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b25b      	sxtb	r3, r3
 8000c3e:	0011      	movs	r1, r2
 8000c40:	0018      	movs	r0, r3
 8000c42:	f7ff ff5d 	bl	8000b00 <__NVIC_SetPriority>
}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b004      	add	sp, #16
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff ffbf 	bl	8000bdc <SysTick_Config>
 8000c5e:	0003      	movs	r3, r0
}
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c7e:	e14f      	b.n	8000f20 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2101      	movs	r1, #1
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	4091      	lsls	r1, r2
 8000c8a:	000a      	movs	r2, r1
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d100      	bne.n	8000c98 <HAL_GPIO_Init+0x30>
 8000c96:	e140      	b.n	8000f1a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d00b      	beq.n	8000cb8 <HAL_GPIO_Init+0x50>
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d007      	beq.n	8000cb8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cac:	2b11      	cmp	r3, #17
 8000cae:	d003      	beq.n	8000cb8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	2b12      	cmp	r3, #18
 8000cb6:	d130      	bne.n	8000d1a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	2203      	movs	r2, #3
 8000cc4:	409a      	lsls	r2, r3
 8000cc6:	0013      	movs	r3, r2
 8000cc8:	43da      	mvns	r2, r3
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	68da      	ldr	r2, [r3, #12]
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	409a      	lsls	r2, r3
 8000cda:	0013      	movs	r3, r2
 8000cdc:	693a      	ldr	r2, [r7, #16]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cee:	2201      	movs	r2, #1
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	409a      	lsls	r2, r3
 8000cf4:	0013      	movs	r3, r2
 8000cf6:	43da      	mvns	r2, r3
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	091b      	lsrs	r3, r3, #4
 8000d04:	2201      	movs	r2, #1
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
 8000d0c:	0013      	movs	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68db      	ldr	r3, [r3, #12]
 8000d1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	2203      	movs	r2, #3
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	409a      	lsls	r2, r3
 8000d3c:	0013      	movs	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d003      	beq.n	8000d5a <HAL_GPIO_Init+0xf2>
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2b12      	cmp	r3, #18
 8000d58:	d123      	bne.n	8000da2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	08da      	lsrs	r2, r3, #3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3208      	adds	r2, #8
 8000d62:	0092      	lsls	r2, r2, #2
 8000d64:	58d3      	ldr	r3, [r2, r3]
 8000d66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	2207      	movs	r2, #7
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	220f      	movs	r2, #15
 8000d72:	409a      	lsls	r2, r3
 8000d74:	0013      	movs	r3, r2
 8000d76:	43da      	mvns	r2, r3
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	691a      	ldr	r2, [r3, #16]
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	2107      	movs	r1, #7
 8000d86:	400b      	ands	r3, r1
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	08da      	lsrs	r2, r3, #3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	3208      	adds	r2, #8
 8000d9c:	0092      	lsls	r2, r2, #2
 8000d9e:	6939      	ldr	r1, [r7, #16]
 8000da0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	2203      	movs	r2, #3
 8000dae:	409a      	lsls	r2, r3
 8000db0:	0013      	movs	r3, r2
 8000db2:	43da      	mvns	r2, r3
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	4013      	ands	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	409a      	lsls	r2, r3
 8000dc8:	0013      	movs	r3, r2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685a      	ldr	r2, [r3, #4]
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	055b      	lsls	r3, r3, #21
 8000dde:	4013      	ands	r3, r2
 8000de0:	d100      	bne.n	8000de4 <HAL_GPIO_Init+0x17c>
 8000de2:	e09a      	b.n	8000f1a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de4:	4b54      	ldr	r3, [pc, #336]	; (8000f38 <HAL_GPIO_Init+0x2d0>)
 8000de6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000de8:	4b53      	ldr	r3, [pc, #332]	; (8000f38 <HAL_GPIO_Init+0x2d0>)
 8000dea:	2101      	movs	r1, #1
 8000dec:	430a      	orrs	r2, r1
 8000dee:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000df0:	4a52      	ldr	r2, [pc, #328]	; (8000f3c <HAL_GPIO_Init+0x2d4>)
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	089b      	lsrs	r3, r3, #2
 8000df6:	3302      	adds	r3, #2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	589b      	ldr	r3, [r3, r2]
 8000dfc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	2203      	movs	r2, #3
 8000e02:	4013      	ands	r3, r2
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	220f      	movs	r2, #15
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	0013      	movs	r3, r2
 8000e0c:	43da      	mvns	r2, r3
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	4013      	ands	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	23a0      	movs	r3, #160	; 0xa0
 8000e18:	05db      	lsls	r3, r3, #23
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d019      	beq.n	8000e52 <HAL_GPIO_Init+0x1ea>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a47      	ldr	r2, [pc, #284]	; (8000f40 <HAL_GPIO_Init+0x2d8>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d013      	beq.n	8000e4e <HAL_GPIO_Init+0x1e6>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a46      	ldr	r2, [pc, #280]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d00d      	beq.n	8000e4a <HAL_GPIO_Init+0x1e2>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a45      	ldr	r2, [pc, #276]	; (8000f48 <HAL_GPIO_Init+0x2e0>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d007      	beq.n	8000e46 <HAL_GPIO_Init+0x1de>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a44      	ldr	r2, [pc, #272]	; (8000f4c <HAL_GPIO_Init+0x2e4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d101      	bne.n	8000e42 <HAL_GPIO_Init+0x1da>
 8000e3e:	2305      	movs	r3, #5
 8000e40:	e008      	b.n	8000e54 <HAL_GPIO_Init+0x1ec>
 8000e42:	2306      	movs	r3, #6
 8000e44:	e006      	b.n	8000e54 <HAL_GPIO_Init+0x1ec>
 8000e46:	2303      	movs	r3, #3
 8000e48:	e004      	b.n	8000e54 <HAL_GPIO_Init+0x1ec>
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	e002      	b.n	8000e54 <HAL_GPIO_Init+0x1ec>
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e000      	b.n	8000e54 <HAL_GPIO_Init+0x1ec>
 8000e52:	2300      	movs	r3, #0
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	2103      	movs	r1, #3
 8000e58:	400a      	ands	r2, r1
 8000e5a:	0092      	lsls	r2, r2, #2
 8000e5c:	4093      	lsls	r3, r2
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e64:	4935      	ldr	r1, [pc, #212]	; (8000f3c <HAL_GPIO_Init+0x2d4>)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	089b      	lsrs	r3, r3, #2
 8000e6a:	3302      	adds	r3, #2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e72:	4b37      	ldr	r3, [pc, #220]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	43da      	mvns	r2, r3
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685a      	ldr	r2, [r3, #4]
 8000e86:	2380      	movs	r3, #128	; 0x80
 8000e88:	025b      	lsls	r3, r3, #9
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	d003      	beq.n	8000e96 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e96:	4b2e      	ldr	r3, [pc, #184]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e9c:	4b2c      	ldr	r3, [pc, #176]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	43da      	mvns	r2, r3
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685a      	ldr	r2, [r3, #4]
 8000eb0:	2380      	movs	r3, #128	; 0x80
 8000eb2:	029b      	lsls	r3, r3, #10
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	d003      	beq.n	8000ec0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ec0:	4b23      	ldr	r3, [pc, #140]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ec6:	4b22      	ldr	r3, [pc, #136]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	2380      	movs	r3, #128	; 0x80
 8000edc:	035b      	lsls	r3, r3, #13
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d003      	beq.n	8000eea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000eea:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ef0:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	43da      	mvns	r2, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685a      	ldr	r2, [r3, #4]
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	039b      	lsls	r3, r3, #14
 8000f08:	4013      	ands	r3, r2
 8000f0a:	d003      	beq.n	8000f14 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <HAL_GPIO_Init+0x2e8>)
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	40da      	lsrs	r2, r3
 8000f28:	1e13      	subs	r3, r2, #0
 8000f2a:	d000      	beq.n	8000f2e <HAL_GPIO_Init+0x2c6>
 8000f2c:	e6a8      	b.n	8000c80 <HAL_GPIO_Init+0x18>
  }
}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b006      	add	sp, #24
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010000 	.word	0x40010000
 8000f40:	50000400 	.word	0x50000400
 8000f44:	50000800 	.word	0x50000800
 8000f48:	50000c00 	.word	0x50000c00
 8000f4c:	50001c00 	.word	0x50001c00
 8000f50:	40010400 	.word	0x40010400

08000f54 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	0008      	movs	r0, r1
 8000f5e:	0011      	movs	r1, r2
 8000f60:	1cbb      	adds	r3, r7, #2
 8000f62:	1c02      	adds	r2, r0, #0
 8000f64:	801a      	strh	r2, [r3, #0]
 8000f66:	1c7b      	adds	r3, r7, #1
 8000f68:	1c0a      	adds	r2, r1, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f6c:	1c7b      	adds	r3, r7, #1
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d004      	beq.n	8000f7e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f74:	1cbb      	adds	r3, r7, #2
 8000f76:	881a      	ldrh	r2, [r3, #0]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000f7c:	e003      	b.n	8000f86 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000f7e:	1cbb      	adds	r3, r7, #2
 8000f80:	881a      	ldrh	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b002      	add	sp, #8
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f90:	b5b0      	push	{r4, r5, r7, lr}
 8000f92:	b08a      	sub	sp, #40	; 0x28
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d102      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	f000 fbb4 	bl	800170c <HAL_RCC_OscConfig+0x77c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fa4:	4bc3      	ldr	r3, [pc, #780]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	220c      	movs	r2, #12
 8000faa:	4013      	ands	r3, r2
 8000fac:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fae:	4bc1      	ldr	r3, [pc, #772]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	2380      	movs	r3, #128	; 0x80
 8000fb4:	025b      	lsls	r3, r3, #9
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d100      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x36>
 8000fc4:	e07e      	b.n	80010c4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fc6:	6a3b      	ldr	r3, [r7, #32]
 8000fc8:	2b08      	cmp	r3, #8
 8000fca:	d007      	beq.n	8000fdc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fcc:	6a3b      	ldr	r3, [r7, #32]
 8000fce:	2b0c      	cmp	r3, #12
 8000fd0:	d112      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x68>
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	025b      	lsls	r3, r3, #9
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d10d      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fdc:	4bb5      	ldr	r3, [pc, #724]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	029b      	lsls	r3, r3, #10
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d100      	bne.n	8000fea <HAL_RCC_OscConfig+0x5a>
 8000fe8:	e06b      	b.n	80010c2 <HAL_RCC_OscConfig+0x132>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d167      	bne.n	80010c2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f000 fb8a 	bl	800170c <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	025b      	lsls	r3, r3, #9
 8001000:	429a      	cmp	r2, r3
 8001002:	d107      	bne.n	8001014 <HAL_RCC_OscConfig+0x84>
 8001004:	4bab      	ldr	r3, [pc, #684]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4baa      	ldr	r3, [pc, #680]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	0249      	lsls	r1, r1, #9
 800100e:	430a      	orrs	r2, r1
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	e027      	b.n	8001064 <HAL_RCC_OscConfig+0xd4>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	23a0      	movs	r3, #160	; 0xa0
 800101a:	02db      	lsls	r3, r3, #11
 800101c:	429a      	cmp	r2, r3
 800101e:	d10e      	bne.n	800103e <HAL_RCC_OscConfig+0xae>
 8001020:	4ba4      	ldr	r3, [pc, #656]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4ba3      	ldr	r3, [pc, #652]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001026:	2180      	movs	r1, #128	; 0x80
 8001028:	02c9      	lsls	r1, r1, #11
 800102a:	430a      	orrs	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	4ba1      	ldr	r3, [pc, #644]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4ba0      	ldr	r3, [pc, #640]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001034:	2180      	movs	r1, #128	; 0x80
 8001036:	0249      	lsls	r1, r1, #9
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	e012      	b.n	8001064 <HAL_RCC_OscConfig+0xd4>
 800103e:	4b9d      	ldr	r3, [pc, #628]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	4b9c      	ldr	r3, [pc, #624]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001044:	499c      	ldr	r1, [pc, #624]	; (80012b8 <HAL_RCC_OscConfig+0x328>)
 8001046:	400a      	ands	r2, r1
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	4b9a      	ldr	r3, [pc, #616]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	2380      	movs	r3, #128	; 0x80
 8001050:	025b      	lsls	r3, r3, #9
 8001052:	4013      	ands	r3, r2
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	4b96      	ldr	r3, [pc, #600]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b95      	ldr	r3, [pc, #596]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800105e:	4997      	ldr	r1, [pc, #604]	; (80012bc <HAL_RCC_OscConfig+0x32c>)
 8001060:	400a      	ands	r2, r1
 8001062:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d015      	beq.n	8001098 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106c:	f7ff fd1c 	bl	8000aa8 <HAL_GetTick>
 8001070:	0003      	movs	r3, r0
 8001072:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001074:	e009      	b.n	800108a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001076:	f7ff fd17 	bl	8000aa8 <HAL_GetTick>
 800107a:	0002      	movs	r2, r0
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b64      	cmp	r3, #100	; 0x64
 8001082:	d902      	bls.n	800108a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	f000 fb41 	bl	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800108a:	4b8a      	ldr	r3, [pc, #552]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	029b      	lsls	r3, r3, #10
 8001092:	4013      	ands	r3, r2
 8001094:	d0ef      	beq.n	8001076 <HAL_RCC_OscConfig+0xe6>
 8001096:	e015      	b.n	80010c4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001098:	f7ff fd06 	bl	8000aa8 <HAL_GetTick>
 800109c:	0003      	movs	r3, r0
 800109e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a2:	f7ff fd01 	bl	8000aa8 <HAL_GetTick>
 80010a6:	0002      	movs	r2, r0
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b64      	cmp	r3, #100	; 0x64
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e32b      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010b4:	4b7f      	ldr	r3, [pc, #508]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	029b      	lsls	r3, r3, #10
 80010bc:	4013      	ands	r3, r2
 80010be:	d1f0      	bne.n	80010a2 <HAL_RCC_OscConfig+0x112>
 80010c0:	e000      	b.n	80010c4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2202      	movs	r2, #2
 80010ca:	4013      	ands	r3, r2
 80010cc:	d100      	bne.n	80010d0 <HAL_RCC_OscConfig+0x140>
 80010ce:	e08c      	b.n	80011ea <HAL_RCC_OscConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010d6:	6a3b      	ldr	r3, [r7, #32]
 80010d8:	2b04      	cmp	r3, #4
 80010da:	d005      	beq.n	80010e8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	2b0c      	cmp	r3, #12
 80010e0:	d13f      	bne.n	8001162 <HAL_RCC_OscConfig+0x1d2>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d13c      	bne.n	8001162 <HAL_RCC_OscConfig+0x1d2>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80010e8:	4b72      	ldr	r3, [pc, #456]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2204      	movs	r2, #4
 80010ee:	4013      	ands	r3, r2
 80010f0:	d004      	beq.n	80010fc <HAL_RCC_OscConfig+0x16c>
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e307      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fc:	4b6d      	ldr	r3, [pc, #436]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	4a6f      	ldr	r2, [pc, #444]	; (80012c0 <HAL_RCC_OscConfig+0x330>)
 8001102:	4013      	ands	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	021a      	lsls	r2, r3, #8
 800110c:	4b69      	ldr	r3, [pc, #420]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800110e:	430a      	orrs	r2, r1
 8001110:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001112:	4b68      	ldr	r3, [pc, #416]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2209      	movs	r2, #9
 8001118:	4393      	bics	r3, r2
 800111a:	0019      	movs	r1, r3
 800111c:	4b65      	ldr	r3, [pc, #404]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800111e:	697a      	ldr	r2, [r7, #20]
 8001120:	430a      	orrs	r2, r1
 8001122:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001124:	f000 fc44 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 8001128:	0001      	movs	r1, r0
 800112a:	4b62      	ldr	r3, [pc, #392]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	091b      	lsrs	r3, r3, #4
 8001130:	220f      	movs	r2, #15
 8001132:	4013      	ands	r3, r2
 8001134:	4a63      	ldr	r2, [pc, #396]	; (80012c4 <HAL_RCC_OscConfig+0x334>)
 8001136:	5cd3      	ldrb	r3, [r2, r3]
 8001138:	000a      	movs	r2, r1
 800113a:	40da      	lsrs	r2, r3
 800113c:	4b62      	ldr	r3, [pc, #392]	; (80012c8 <HAL_RCC_OscConfig+0x338>)
 800113e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001140:	4b62      	ldr	r3, [pc, #392]	; (80012cc <HAL_RCC_OscConfig+0x33c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2513      	movs	r5, #19
 8001146:	197c      	adds	r4, r7, r5
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff fc67 	bl	8000a1c <HAL_InitTick>
 800114e:	0003      	movs	r3, r0
 8001150:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001152:	197b      	adds	r3, r7, r5
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d047      	beq.n	80011ea <HAL_RCC_OscConfig+0x25a>
      {
        return status;
 800115a:	2313      	movs	r3, #19
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	e2d4      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d027      	beq.n	80011b8 <HAL_RCC_OscConfig+0x228>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001168:	4b52      	ldr	r3, [pc, #328]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2209      	movs	r2, #9
 800116e:	4393      	bics	r3, r2
 8001170:	0019      	movs	r1, r3
 8001172:	4b50      	ldr	r3, [pc, #320]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117a:	f7ff fc95 	bl	8000aa8 <HAL_GetTick>
 800117e:	0003      	movs	r3, r0
 8001180:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001184:	f7ff fc90 	bl	8000aa8 <HAL_GetTick>
 8001188:	0002      	movs	r2, r0
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e2ba      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001196:	4b47      	ldr	r3, [pc, #284]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2204      	movs	r2, #4
 800119c:	4013      	ands	r3, r2
 800119e:	d0f1      	beq.n	8001184 <HAL_RCC_OscConfig+0x1f4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a0:	4b44      	ldr	r3, [pc, #272]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	4a46      	ldr	r2, [pc, #280]	; (80012c0 <HAL_RCC_OscConfig+0x330>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	0019      	movs	r1, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	691b      	ldr	r3, [r3, #16]
 80011ae:	021a      	lsls	r2, r3, #8
 80011b0:	4b40      	ldr	r3, [pc, #256]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011b2:	430a      	orrs	r2, r1
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	e018      	b.n	80011ea <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011b8:	4b3e      	ldr	r3, [pc, #248]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b3d      	ldr	r3, [pc, #244]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011be:	2101      	movs	r1, #1
 80011c0:	438a      	bics	r2, r1
 80011c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff fc70 	bl	8000aa8 <HAL_GetTick>
 80011c8:	0003      	movs	r3, r0
 80011ca:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x250>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ce:	f7ff fc6b 	bl	8000aa8 <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e295      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011e0:	4b34      	ldr	r3, [pc, #208]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2204      	movs	r2, #4
 80011e6:	4013      	ands	r3, r2
 80011e8:	d1f1      	bne.n	80011ce <HAL_RCC_OscConfig+0x23e>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2210      	movs	r2, #16
 80011f0:	4013      	ands	r3, r2
 80011f2:	d100      	bne.n	80011f6 <HAL_RCC_OscConfig+0x266>
 80011f4:	e0a3      	b.n	800133e <HAL_RCC_OscConfig+0x3ae>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80011f6:	6a3b      	ldr	r3, [r7, #32]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d141      	bne.n	8001280 <HAL_RCC_OscConfig+0x2f0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011fc:	4b2d      	ldr	r3, [pc, #180]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4013      	ands	r3, r2
 8001206:	d005      	beq.n	8001214 <HAL_RCC_OscConfig+0x284>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_OscConfig+0x284>
      {
        return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e27b      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001214:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	4a2d      	ldr	r2, [pc, #180]	; (80012d0 <HAL_RCC_OscConfig+0x340>)
 800121a:	4013      	ands	r3, r2
 800121c:	0019      	movs	r1, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001222:	4b24      	ldr	r3, [pc, #144]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001224:	430a      	orrs	r2, r1
 8001226:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001228:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	021b      	lsls	r3, r3, #8
 800122e:	0a19      	lsrs	r1, r3, #8
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	061a      	lsls	r2, r3, #24
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001238:	430a      	orrs	r2, r1
 800123a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001240:	0b5b      	lsrs	r3, r3, #13
 8001242:	3301      	adds	r3, #1
 8001244:	2280      	movs	r2, #128	; 0x80
 8001246:	0212      	lsls	r2, r2, #8
 8001248:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	091b      	lsrs	r3, r3, #4
 8001250:	210f      	movs	r1, #15
 8001252:	400b      	ands	r3, r1
 8001254:	491b      	ldr	r1, [pc, #108]	; (80012c4 <HAL_RCC_OscConfig+0x334>)
 8001256:	5ccb      	ldrb	r3, [r1, r3]
 8001258:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800125a:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <HAL_RCC_OscConfig+0x338>)
 800125c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800125e:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <HAL_RCC_OscConfig+0x33c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2513      	movs	r5, #19
 8001264:	197c      	adds	r4, r7, r5
 8001266:	0018      	movs	r0, r3
 8001268:	f7ff fbd8 	bl	8000a1c <HAL_InitTick>
 800126c:	0003      	movs	r3, r0
 800126e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001270:	197b      	adds	r3, r7, r5
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d062      	beq.n	800133e <HAL_RCC_OscConfig+0x3ae>
        {
          return status;
 8001278:	2313      	movs	r3, #19
 800127a:	18fb      	adds	r3, r7, r3
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	e245      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d040      	beq.n	800130a <HAL_RCC_OscConfig+0x37a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 800128e:	2180      	movs	r1, #128	; 0x80
 8001290:	0049      	lsls	r1, r1, #1
 8001292:	430a      	orrs	r2, r1
 8001294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001296:	f7ff fc07 	bl	8000aa8 <HAL_GetTick>
 800129a:	0003      	movs	r3, r0
 800129c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800129e:	e019      	b.n	80012d4 <HAL_RCC_OscConfig+0x344>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012a0:	f7ff fc02 	bl	8000aa8 <HAL_GetTick>
 80012a4:	0002      	movs	r2, r0
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d912      	bls.n	80012d4 <HAL_RCC_OscConfig+0x344>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e22c      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	40021000 	.word	0x40021000
 80012b8:	fffeffff 	.word	0xfffeffff
 80012bc:	fffbffff 	.word	0xfffbffff
 80012c0:	ffffe0ff 	.word	0xffffe0ff
 80012c4:	080024e4 	.word	0x080024e4
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20000004 	.word	0x20000004
 80012d0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012d4:	4bc6      	ldr	r3, [pc, #792]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	d0df      	beq.n	80012a0 <HAL_RCC_OscConfig+0x310>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012e0:	4bc3      	ldr	r3, [pc, #780]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	4ac3      	ldr	r2, [pc, #780]	; (80015f4 <HAL_RCC_OscConfig+0x664>)
 80012e6:	4013      	ands	r3, r2
 80012e8:	0019      	movs	r1, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012ee:	4bc0      	ldr	r3, [pc, #768]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80012f0:	430a      	orrs	r2, r1
 80012f2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012f4:	4bbe      	ldr	r3, [pc, #760]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	0a19      	lsrs	r1, r3, #8
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a1b      	ldr	r3, [r3, #32]
 8001300:	061a      	lsls	r2, r3, #24
 8001302:	4bbb      	ldr	r3, [pc, #748]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001304:	430a      	orrs	r2, r1
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	e019      	b.n	800133e <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800130a:	4bb9      	ldr	r3, [pc, #740]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4bb8      	ldr	r3, [pc, #736]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001310:	49b9      	ldr	r1, [pc, #740]	; (80015f8 <HAL_RCC_OscConfig+0x668>)
 8001312:	400a      	ands	r2, r1
 8001314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001316:	f7ff fbc7 	bl	8000aa8 <HAL_GetTick>
 800131a:	0003      	movs	r3, r0
 800131c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001320:	f7ff fbc2 	bl	8000aa8 <HAL_GetTick>
 8001324:	0002      	movs	r2, r0
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e1ec      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001332:	4baf      	ldr	r3, [pc, #700]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4013      	ands	r3, r2
 800133c:	d1f0      	bne.n	8001320 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2208      	movs	r2, #8
 8001344:	4013      	ands	r3, r2
 8001346:	d036      	beq.n	80013b6 <HAL_RCC_OscConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d019      	beq.n	8001384 <HAL_RCC_OscConfig+0x3f4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001350:	4ba7      	ldr	r3, [pc, #668]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001352:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001354:	4ba6      	ldr	r3, [pc, #664]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001356:	2101      	movs	r1, #1
 8001358:	430a      	orrs	r2, r1
 800135a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135c:	f7ff fba4 	bl	8000aa8 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001366:	f7ff fb9f 	bl	8000aa8 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1c9      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001378:	4b9d      	ldr	r3, [pc, #628]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800137a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800137c:	2202      	movs	r2, #2
 800137e:	4013      	ands	r3, r2
 8001380:	d0f1      	beq.n	8001366 <HAL_RCC_OscConfig+0x3d6>
 8001382:	e018      	b.n	80013b6 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001384:	4b9a      	ldr	r3, [pc, #616]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001388:	4b99      	ldr	r3, [pc, #612]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800138a:	2101      	movs	r1, #1
 800138c:	438a      	bics	r2, r1
 800138e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001390:	f7ff fb8a 	bl	8000aa8 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x41c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800139a:	f7ff fb85 	bl	8000aa8 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x41c>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1af      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013ac:	4b90      	ldr	r3, [pc, #576]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80013ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013b0:	2202      	movs	r2, #2
 80013b2:	4013      	ands	r3, r2
 80013b4:	d1f1      	bne.n	800139a <HAL_RCC_OscConfig+0x40a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2204      	movs	r2, #4
 80013bc:	4013      	ands	r3, r2
 80013be:	d100      	bne.n	80013c2 <HAL_RCC_OscConfig+0x432>
 80013c0:	e0af      	b.n	8001522 <HAL_RCC_OscConfig+0x592>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	2327      	movs	r3, #39	; 0x27
 80013c4:	18fb      	adds	r3, r7, r3
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ca:	4b89      	ldr	r3, [pc, #548]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80013cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013ce:	2380      	movs	r3, #128	; 0x80
 80013d0:	055b      	lsls	r3, r3, #21
 80013d2:	4013      	ands	r3, r2
 80013d4:	d10a      	bne.n	80013ec <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b86      	ldr	r3, [pc, #536]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80013d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013da:	4b85      	ldr	r3, [pc, #532]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80013dc:	2180      	movs	r1, #128	; 0x80
 80013de:	0549      	lsls	r1, r1, #21
 80013e0:	430a      	orrs	r2, r1
 80013e2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80013e4:	2327      	movs	r3, #39	; 0x27
 80013e6:	18fb      	adds	r3, r7, r3
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ec:	4b83      	ldr	r3, [pc, #524]	; (80015fc <HAL_RCC_OscConfig+0x66c>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4013      	ands	r3, r2
 80013f6:	d11a      	bne.n	800142e <HAL_RCC_OscConfig+0x49e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f8:	4b80      	ldr	r3, [pc, #512]	; (80015fc <HAL_RCC_OscConfig+0x66c>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b7f      	ldr	r3, [pc, #508]	; (80015fc <HAL_RCC_OscConfig+0x66c>)
 80013fe:	2180      	movs	r1, #128	; 0x80
 8001400:	0049      	lsls	r1, r1, #1
 8001402:	430a      	orrs	r2, r1
 8001404:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001406:	f7ff fb4f 	bl	8000aa8 <HAL_GetTick>
 800140a:	0003      	movs	r3, r0
 800140c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x492>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001410:	f7ff fb4a 	bl	8000aa8 <HAL_GetTick>
 8001414:	0002      	movs	r2, r0
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b64      	cmp	r3, #100	; 0x64
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x492>
        {
          return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e174      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001422:	4b76      	ldr	r3, [pc, #472]	; (80015fc <HAL_RCC_OscConfig+0x66c>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4013      	ands	r3, r2
 800142c:	d0f0      	beq.n	8001410 <HAL_RCC_OscConfig+0x480>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	2380      	movs	r3, #128	; 0x80
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	429a      	cmp	r2, r3
 8001438:	d107      	bne.n	800144a <HAL_RCC_OscConfig+0x4ba>
 800143a:	4b6d      	ldr	r3, [pc, #436]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800143c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800143e:	4b6c      	ldr	r3, [pc, #432]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001440:	2180      	movs	r1, #128	; 0x80
 8001442:	0049      	lsls	r1, r1, #1
 8001444:	430a      	orrs	r2, r1
 8001446:	651a      	str	r2, [r3, #80]	; 0x50
 8001448:	e031      	b.n	80014ae <HAL_RCC_OscConfig+0x51e>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d10c      	bne.n	800146c <HAL_RCC_OscConfig+0x4dc>
 8001452:	4b67      	ldr	r3, [pc, #412]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001454:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001456:	4b66      	ldr	r3, [pc, #408]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001458:	4967      	ldr	r1, [pc, #412]	; (80015f8 <HAL_RCC_OscConfig+0x668>)
 800145a:	400a      	ands	r2, r1
 800145c:	651a      	str	r2, [r3, #80]	; 0x50
 800145e:	4b64      	ldr	r3, [pc, #400]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001460:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001462:	4b63      	ldr	r3, [pc, #396]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001464:	4966      	ldr	r1, [pc, #408]	; (8001600 <HAL_RCC_OscConfig+0x670>)
 8001466:	400a      	ands	r2, r1
 8001468:	651a      	str	r2, [r3, #80]	; 0x50
 800146a:	e020      	b.n	80014ae <HAL_RCC_OscConfig+0x51e>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	23a0      	movs	r3, #160	; 0xa0
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	429a      	cmp	r2, r3
 8001476:	d10e      	bne.n	8001496 <HAL_RCC_OscConfig+0x506>
 8001478:	4b5d      	ldr	r3, [pc, #372]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800147a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800147c:	4b5c      	ldr	r3, [pc, #368]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800147e:	2180      	movs	r1, #128	; 0x80
 8001480:	00c9      	lsls	r1, r1, #3
 8001482:	430a      	orrs	r2, r1
 8001484:	651a      	str	r2, [r3, #80]	; 0x50
 8001486:	4b5a      	ldr	r3, [pc, #360]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001488:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800148a:	4b59      	ldr	r3, [pc, #356]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800148c:	2180      	movs	r1, #128	; 0x80
 800148e:	0049      	lsls	r1, r1, #1
 8001490:	430a      	orrs	r2, r1
 8001492:	651a      	str	r2, [r3, #80]	; 0x50
 8001494:	e00b      	b.n	80014ae <HAL_RCC_OscConfig+0x51e>
 8001496:	4b56      	ldr	r3, [pc, #344]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001498:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800149a:	4b55      	ldr	r3, [pc, #340]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800149c:	4956      	ldr	r1, [pc, #344]	; (80015f8 <HAL_RCC_OscConfig+0x668>)
 800149e:	400a      	ands	r2, r1
 80014a0:	651a      	str	r2, [r3, #80]	; 0x50
 80014a2:	4b53      	ldr	r3, [pc, #332]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80014a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014a6:	4b52      	ldr	r3, [pc, #328]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80014a8:	4955      	ldr	r1, [pc, #340]	; (8001600 <HAL_RCC_OscConfig+0x670>)
 80014aa:	400a      	ands	r2, r1
 80014ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d015      	beq.n	80014e2 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7ff faf7 	bl	8000aa8 <HAL_GetTick>
 80014ba:	0003      	movs	r3, r0
 80014bc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014be:	e009      	b.n	80014d4 <HAL_RCC_OscConfig+0x544>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c0:	f7ff faf2 	bl	8000aa8 <HAL_GetTick>
 80014c4:	0002      	movs	r2, r0
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	4a4e      	ldr	r2, [pc, #312]	; (8001604 <HAL_RCC_OscConfig+0x674>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x544>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e11b      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014d4:	4b46      	ldr	r3, [pc, #280]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80014d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014d8:	2380      	movs	r3, #128	; 0x80
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	4013      	ands	r3, r2
 80014de:	d0ef      	beq.n	80014c0 <HAL_RCC_OscConfig+0x530>
 80014e0:	e014      	b.n	800150c <HAL_RCC_OscConfig+0x57c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e2:	f7ff fae1 	bl	8000aa8 <HAL_GetTick>
 80014e6:	0003      	movs	r3, r0
 80014e8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80014ea:	e009      	b.n	8001500 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ec:	f7ff fadc 	bl	8000aa8 <HAL_GetTick>
 80014f0:	0002      	movs	r2, r0
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	4a43      	ldr	r2, [pc, #268]	; (8001604 <HAL_RCC_OscConfig+0x674>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e105      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001500:	4b3b      	ldr	r3, [pc, #236]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001502:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4013      	ands	r3, r2
 800150a:	d1ef      	bne.n	80014ec <HAL_RCC_OscConfig+0x55c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800150c:	2327      	movs	r3, #39	; 0x27
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d105      	bne.n	8001522 <HAL_RCC_OscConfig+0x592>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001516:	4b36      	ldr	r3, [pc, #216]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800151a:	4b35      	ldr	r3, [pc, #212]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800151c:	493a      	ldr	r1, [pc, #232]	; (8001608 <HAL_RCC_OscConfig+0x678>)
 800151e:	400a      	ands	r2, r1
 8001520:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2220      	movs	r2, #32
 8001528:	4013      	ands	r3, r2
 800152a:	d049      	beq.n	80015c0 <HAL_RCC_OscConfig+0x630>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d026      	beq.n	8001582 <HAL_RCC_OscConfig+0x5f2>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001534:	4b2e      	ldr	r3, [pc, #184]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	4b2d      	ldr	r3, [pc, #180]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 800153a:	2101      	movs	r1, #1
 800153c:	430a      	orrs	r2, r1
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	4b2b      	ldr	r3, [pc, #172]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001542:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001544:	4b2a      	ldr	r3, [pc, #168]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001546:	2101      	movs	r1, #1
 8001548:	430a      	orrs	r2, r1
 800154a:	635a      	str	r2, [r3, #52]	; 0x34
 800154c:	4b2f      	ldr	r3, [pc, #188]	; (800160c <HAL_RCC_OscConfig+0x67c>)
 800154e:	6a1a      	ldr	r2, [r3, #32]
 8001550:	4b2e      	ldr	r3, [pc, #184]	; (800160c <HAL_RCC_OscConfig+0x67c>)
 8001552:	2180      	movs	r1, #128	; 0x80
 8001554:	0189      	lsls	r1, r1, #6
 8001556:	430a      	orrs	r2, r1
 8001558:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155a:	f7ff faa5 	bl	8000aa8 <HAL_GetTick>
 800155e:	0003      	movs	r3, r0
 8001560:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001564:	f7ff faa0 	bl	8000aa8 <HAL_GetTick>
 8001568:	0002      	movs	r2, r0
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e0ca      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001576:	4b1e      	ldr	r3, [pc, #120]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	2202      	movs	r2, #2
 800157c:	4013      	ands	r3, r2
 800157e:	d0f1      	beq.n	8001564 <HAL_RCC_OscConfig+0x5d4>
 8001580:	e01e      	b.n	80015c0 <HAL_RCC_OscConfig+0x630>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001582:	4b1b      	ldr	r3, [pc, #108]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 8001588:	2101      	movs	r1, #1
 800158a:	438a      	bics	r2, r1
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	4b1f      	ldr	r3, [pc, #124]	; (800160c <HAL_RCC_OscConfig+0x67c>)
 8001590:	6a1a      	ldr	r2, [r3, #32]
 8001592:	4b1e      	ldr	r3, [pc, #120]	; (800160c <HAL_RCC_OscConfig+0x67c>)
 8001594:	491e      	ldr	r1, [pc, #120]	; (8001610 <HAL_RCC_OscConfig+0x680>)
 8001596:	400a      	ands	r2, r1
 8001598:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff fa85 	bl	8000aa8 <HAL_GetTick>
 800159e:	0003      	movs	r3, r0
 80015a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x626>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015a4:	f7ff fa80 	bl	8000aa8 <HAL_GetTick>
 80015a8:	0002      	movs	r2, r0
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x626>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e0aa      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2202      	movs	r2, #2
 80015bc:	4013      	ands	r3, r2
 80015be:	d1f1      	bne.n	80015a4 <HAL_RCC_OscConfig+0x614>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d100      	bne.n	80015ca <HAL_RCC_OscConfig+0x63a>
 80015c8:	e09f      	b.n	800170a <HAL_RCC_OscConfig+0x77a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	2b0c      	cmp	r3, #12
 80015ce:	d100      	bne.n	80015d2 <HAL_RCC_OscConfig+0x642>
 80015d0:	e078      	b.n	80016c4 <HAL_RCC_OscConfig+0x734>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d159      	bne.n	800168e <HAL_RCC_OscConfig+0x6fe>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015da:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	4b04      	ldr	r3, [pc, #16]	; (80015f0 <HAL_RCC_OscConfig+0x660>)
 80015e0:	490c      	ldr	r1, [pc, #48]	; (8001614 <HAL_RCC_OscConfig+0x684>)
 80015e2:	400a      	ands	r2, r1
 80015e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7ff fa5f 	bl	8000aa8 <HAL_GetTick>
 80015ea:	0003      	movs	r3, r0
 80015ec:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015ee:	e01c      	b.n	800162a <HAL_RCC_OscConfig+0x69a>
 80015f0:	40021000 	.word	0x40021000
 80015f4:	ffff1fff 	.word	0xffff1fff
 80015f8:	fffffeff 	.word	0xfffffeff
 80015fc:	40007000 	.word	0x40007000
 8001600:	fffffbff 	.word	0xfffffbff
 8001604:	00001388 	.word	0x00001388
 8001608:	efffffff 	.word	0xefffffff
 800160c:	40010000 	.word	0x40010000
 8001610:	ffffdfff 	.word	0xffffdfff
 8001614:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fa46 	bl	8000aa8 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e070      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800162a:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	049b      	lsls	r3, r3, #18
 8001632:	4013      	ands	r3, r2
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x688>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001636:	4b37      	ldr	r3, [pc, #220]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	4a37      	ldr	r2, [pc, #220]	; (8001718 <HAL_RCC_OscConfig+0x788>)
 800163c:	4013      	ands	r3, r2
 800163e:	0019      	movs	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001648:	431a      	orrs	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800164e:	431a      	orrs	r2, r3
 8001650:	4b30      	ldr	r3, [pc, #192]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001652:	430a      	orrs	r2, r1
 8001654:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001656:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	4b2e      	ldr	r3, [pc, #184]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 800165c:	2180      	movs	r1, #128	; 0x80
 800165e:	0449      	lsls	r1, r1, #17
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff fa20 	bl	8000aa8 <HAL_GetTick>
 8001668:	0003      	movs	r3, r0
 800166a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x6f0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166e:	f7ff fa1b 	bl	8000aa8 <HAL_GetTick>
 8001672:	0002      	movs	r2, r0
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x6f0>
          {
            return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e045      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001680:	4b24      	ldr	r3, [pc, #144]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	049b      	lsls	r3, r3, #18
 8001688:	4013      	ands	r3, r2
 800168a:	d0f0      	beq.n	800166e <HAL_RCC_OscConfig+0x6de>
 800168c:	e03d      	b.n	800170a <HAL_RCC_OscConfig+0x77a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168e:	4b21      	ldr	r3, [pc, #132]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4b20      	ldr	r3, [pc, #128]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 8001694:	4921      	ldr	r1, [pc, #132]	; (800171c <HAL_RCC_OscConfig+0x78c>)
 8001696:	400a      	ands	r2, r1
 8001698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169a:	f7ff fa05 	bl	8000aa8 <HAL_GetTick>
 800169e:	0003      	movs	r3, r0
 80016a0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x726>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a4:	f7ff fa00 	bl	8000aa8 <HAL_GetTick>
 80016a8:	0002      	movs	r2, r0
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x726>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e02a      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	049b      	lsls	r3, r3, #18
 80016be:	4013      	ands	r3, r2
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0x714>
 80016c2:	e022      	b.n	800170a <HAL_RCC_OscConfig+0x77a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e01d      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016d0:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_RCC_OscConfig+0x784>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	025b      	lsls	r3, r3, #9
 80016dc:	401a      	ands	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d10f      	bne.n	8001706 <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80016e6:	69fa      	ldr	r2, [r7, #28]
 80016e8:	23f0      	movs	r3, #240	; 0xf0
 80016ea:	039b      	lsls	r3, r3, #14
 80016ec:	401a      	ands	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d107      	bne.n	8001706 <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	23c0      	movs	r3, #192	; 0xc0
 80016fa:	041b      	lsls	r3, r3, #16
 80016fc:	401a      	ands	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001702:	429a      	cmp	r2, r3
 8001704:	d001      	beq.n	800170a <HAL_RCC_OscConfig+0x77a>
        {
          return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_RCC_OscConfig+0x77c>
        }
      }
    }
  }
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b00a      	add	sp, #40	; 0x28
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	40021000 	.word	0x40021000
 8001718:	ff02ffff 	.word	0xff02ffff
 800171c:	feffffff 	.word	0xfeffffff

08001720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e129      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001734:	4b96      	ldr	r3, [pc, #600]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2201      	movs	r2, #1
 800173a:	4013      	ands	r3, r2
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d91e      	bls.n	8001780 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001742:	4b93      	ldr	r3, [pc, #588]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2201      	movs	r2, #1
 8001748:	4393      	bics	r3, r2
 800174a:	0019      	movs	r1, r3
 800174c:	4b90      	ldr	r3, [pc, #576]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001754:	f7ff f9a8 	bl	8000aa8 <HAL_GetTick>
 8001758:	0003      	movs	r3, r0
 800175a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800175c:	e009      	b.n	8001772 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175e:	f7ff f9a3 	bl	8000aa8 <HAL_GetTick>
 8001762:	0002      	movs	r2, r0
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	4a8a      	ldr	r2, [pc, #552]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e10a      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b87      	ldr	r3, [pc, #540]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2201      	movs	r2, #1
 8001778:	4013      	ands	r3, r2
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d1ee      	bne.n	800175e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2202      	movs	r2, #2
 8001786:	4013      	ands	r3, r2
 8001788:	d009      	beq.n	800179e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178a:	4b83      	ldr	r3, [pc, #524]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	22f0      	movs	r2, #240	; 0xf0
 8001790:	4393      	bics	r3, r2
 8001792:	0019      	movs	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689a      	ldr	r2, [r3, #8]
 8001798:	4b7f      	ldr	r3, [pc, #508]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800179a:	430a      	orrs	r2, r1
 800179c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2201      	movs	r2, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	d100      	bne.n	80017aa <HAL_RCC_ClockConfig+0x8a>
 80017a8:	e089      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017b2:	4b79      	ldr	r3, [pc, #484]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	029b      	lsls	r3, r3, #10
 80017ba:	4013      	ands	r3, r2
 80017bc:	d120      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e0e2      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017ca:	4b73      	ldr	r3, [pc, #460]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	049b      	lsls	r3, r3, #18
 80017d2:	4013      	ands	r3, r2
 80017d4:	d114      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0d6      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d106      	bne.n	80017f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017e2:	4b6d      	ldr	r3, [pc, #436]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2204      	movs	r2, #4
 80017e8:	4013      	ands	r3, r2
 80017ea:	d109      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0cb      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017f0:	4b69      	ldr	r3, [pc, #420]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0c3      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001800:	4b65      	ldr	r3, [pc, #404]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	2203      	movs	r2, #3
 8001806:	4393      	bics	r3, r2
 8001808:	0019      	movs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	4b62      	ldr	r3, [pc, #392]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001810:	430a      	orrs	r2, r1
 8001812:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001814:	f7ff f948 	bl	8000aa8 <HAL_GetTick>
 8001818:	0003      	movs	r3, r0
 800181a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d111      	bne.n	8001848 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001824:	e009      	b.n	800183a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001826:	f7ff f93f 	bl	8000aa8 <HAL_GetTick>
 800182a:	0002      	movs	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	4a58      	ldr	r2, [pc, #352]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e0a6      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800183a:	4b57      	ldr	r3, [pc, #348]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	220c      	movs	r2, #12
 8001840:	4013      	ands	r3, r2
 8001842:	2b08      	cmp	r3, #8
 8001844:	d1ef      	bne.n	8001826 <HAL_RCC_ClockConfig+0x106>
 8001846:	e03a      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b03      	cmp	r3, #3
 800184e:	d111      	bne.n	8001874 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001850:	e009      	b.n	8001866 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001852:	f7ff f929 	bl	8000aa8 <HAL_GetTick>
 8001856:	0002      	movs	r2, r0
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	4a4d      	ldr	r2, [pc, #308]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e090      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001866:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	220c      	movs	r2, #12
 800186c:	4013      	ands	r3, r2
 800186e:	2b0c      	cmp	r3, #12
 8001870:	d1ef      	bne.n	8001852 <HAL_RCC_ClockConfig+0x132>
 8001872:	e024      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d11b      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800187c:	e009      	b.n	8001892 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187e:	f7ff f913 	bl	8000aa8 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a42      	ldr	r2, [pc, #264]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e07a      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001892:	4b41      	ldr	r3, [pc, #260]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	220c      	movs	r2, #12
 8001898:	4013      	ands	r3, r2
 800189a:	2b04      	cmp	r3, #4
 800189c:	d1ef      	bne.n	800187e <HAL_RCC_ClockConfig+0x15e>
 800189e:	e00e      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a0:	f7ff f902 	bl	8000aa8 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	4a3a      	ldr	r2, [pc, #232]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e069      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	220c      	movs	r2, #12
 80018ba:	4013      	ands	r3, r2
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018be:	4b34      	ldr	r3, [pc, #208]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2201      	movs	r2, #1
 80018c4:	4013      	ands	r3, r2
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d21e      	bcs.n	800190a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018cc:	4b30      	ldr	r3, [pc, #192]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2201      	movs	r2, #1
 80018d2:	4393      	bics	r3, r2
 80018d4:	0019      	movs	r1, r3
 80018d6:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	430a      	orrs	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018de:	f7ff f8e3 	bl	8000aa8 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e6:	e009      	b.n	80018fc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e8:	f7ff f8de 	bl	8000aa8 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	4a28      	ldr	r2, [pc, #160]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e045      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fc:	4b24      	ldr	r3, [pc, #144]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2201      	movs	r2, #1
 8001902:	4013      	ands	r3, r2
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d1ee      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2204      	movs	r2, #4
 8001910:	4013      	ands	r3, r2
 8001912:	d009      	beq.n	8001928 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4a20      	ldr	r2, [pc, #128]	; (800199c <HAL_RCC_ClockConfig+0x27c>)
 800191a:	4013      	ands	r3, r2
 800191c:	0019      	movs	r1, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001924:	430a      	orrs	r2, r1
 8001926:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2208      	movs	r2, #8
 800192e:	4013      	ands	r3, r2
 8001930:	d00a      	beq.n	8001948 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	4a1a      	ldr	r2, [pc, #104]	; (80019a0 <HAL_RCC_ClockConfig+0x280>)
 8001938:	4013      	ands	r3, r2
 800193a:	0019      	movs	r1, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	00da      	lsls	r2, r3, #3
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001944:	430a      	orrs	r2, r1
 8001946:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001948:	f000 f832 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 800194c:	0001      	movs	r1, r0
 800194e:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	091b      	lsrs	r3, r3, #4
 8001954:	220f      	movs	r2, #15
 8001956:	4013      	ands	r3, r2
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <HAL_RCC_ClockConfig+0x284>)
 800195a:	5cd3      	ldrb	r3, [r2, r3]
 800195c:	000a      	movs	r2, r1
 800195e:	40da      	lsrs	r2, r3
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <HAL_RCC_ClockConfig+0x288>)
 8001962:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_RCC_ClockConfig+0x28c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	250b      	movs	r5, #11
 800196a:	197c      	adds	r4, r7, r5
 800196c:	0018      	movs	r0, r3
 800196e:	f7ff f855 	bl	8000a1c <HAL_InitTick>
 8001972:	0003      	movs	r3, r0
 8001974:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001976:	197b      	adds	r3, r7, r5
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <HAL_RCC_ClockConfig+0x266>
  {
    return status;
 800197e:	230b      	movs	r3, #11
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	e000      	b.n	8001988 <HAL_RCC_ClockConfig+0x268>
  }

  return HAL_OK;
 8001986:	2300      	movs	r3, #0
}
 8001988:	0018      	movs	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	b004      	add	sp, #16
 800198e:	bdb0      	pop	{r4, r5, r7, pc}
 8001990:	40022000 	.word	0x40022000
 8001994:	00001388 	.word	0x00001388
 8001998:	40021000 	.word	0x40021000
 800199c:	fffff8ff 	.word	0xfffff8ff
 80019a0:	ffffc7ff 	.word	0xffffc7ff
 80019a4:	080024e4 	.word	0x080024e4
 80019a8:	20000000 	.word	0x20000000
 80019ac:	20000004 	.word	0x20000004

080019b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019b2:	b08f      	sub	sp, #60	; 0x3c
 80019b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80019b6:	4b4a      	ldr	r3, [pc, #296]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x130>)
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019be:	230c      	movs	r3, #12
 80019c0:	4013      	ands	r3, r2
 80019c2:	2b08      	cmp	r3, #8
 80019c4:	d00f      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x36>
 80019c6:	2b0c      	cmp	r3, #12
 80019c8:	d010      	beq.n	80019ec <HAL_RCC_GetSysClockFreq+0x3c>
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d000      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x20>
 80019ce:	e073      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x108>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80019d0:	4b43      	ldr	r3, [pc, #268]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x130>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2210      	movs	r2, #16
 80019d6:	4013      	ands	r3, r2
 80019d8:	d002      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x30>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80019da:	4b42      	ldr	r3, [pc, #264]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x134>)
 80019dc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80019de:	e079      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x124>
        sysclockfreq =  HSI_VALUE;
 80019e0:	4b41      	ldr	r3, [pc, #260]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 80019e2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019e4:	e076      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019e6:	4b41      	ldr	r3, [pc, #260]	; (8001aec <HAL_RCC_GetSysClockFreq+0x13c>)
 80019e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019ea:	e073      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ee:	0c9a      	lsrs	r2, r3, #18
 80019f0:	230f      	movs	r3, #15
 80019f2:	401a      	ands	r2, r3
 80019f4:	4b3e      	ldr	r3, [pc, #248]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x140>)
 80019f6:	5c9b      	ldrb	r3, [r3, r2]
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80019fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fc:	0d9a      	lsrs	r2, r3, #22
 80019fe:	2303      	movs	r3, #3
 8001a00:	4013      	ands	r3, r2
 8001a02:	3301      	adds	r3, #1
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a06:	4b36      	ldr	r3, [pc, #216]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x130>)
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	2380      	movs	r3, #128	; 0x80
 8001a0c:	025b      	lsls	r3, r3, #9
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d019      	beq.n	8001a46 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a14:	61bb      	str	r3, [r7, #24]
 8001a16:	2300      	movs	r3, #0
 8001a18:	61fb      	str	r3, [r7, #28]
 8001a1a:	4a34      	ldr	r2, [pc, #208]	; (8001aec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	69b8      	ldr	r0, [r7, #24]
 8001a20:	69f9      	ldr	r1, [r7, #28]
 8001a22:	f7fe fc25 	bl	8000270 <__aeabi_lmul>
 8001a26:	0003      	movs	r3, r0
 8001a28:	000c      	movs	r4, r1
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	0021      	movs	r1, r4
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f7fe fbf9 	bl	8000230 <__aeabi_uldivmod>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	000c      	movs	r4, r1
 8001a42:	637b      	str	r3, [r7, #52]	; 0x34
 8001a44:	e035      	b.n	8001ab2 <HAL_RCC_GetSysClockFreq+0x102>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a46:	4b26      	ldr	r3, [pc, #152]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x130>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2210      	movs	r2, #16
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d019      	beq.n	8001a84 <HAL_RCC_GetSysClockFreq+0xd4>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	2300      	movs	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	4a22      	ldr	r2, [pc, #136]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	68b8      	ldr	r0, [r7, #8]
 8001a5e:	68f9      	ldr	r1, [r7, #12]
 8001a60:	f7fe fc06 	bl	8000270 <__aeabi_lmul>
 8001a64:	0003      	movs	r3, r0
 8001a66:	000c      	movs	r4, r1
 8001a68:	0018      	movs	r0, r3
 8001a6a:	0021      	movs	r1, r4
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f7fe fbda 	bl	8000230 <__aeabi_uldivmod>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	000c      	movs	r4, r1
 8001a80:	637b      	str	r3, [r7, #52]	; 0x34
 8001a82:	e016      	b.n	8001ab2 <HAL_RCC_GetSysClockFreq+0x102>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a86:	0018      	movs	r0, r3
 8001a88:	2300      	movs	r3, #0
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	4a16      	ldr	r2, [pc, #88]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f7fe fbee 	bl	8000270 <__aeabi_lmul>
 8001a94:	0003      	movs	r3, r0
 8001a96:	000c      	movs	r4, r1
 8001a98:	0018      	movs	r0, r3
 8001a9a:	0021      	movs	r1, r4
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	001d      	movs	r5, r3
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	001e      	movs	r6, r3
 8001aa4:	002a      	movs	r2, r5
 8001aa6:	0033      	movs	r3, r6
 8001aa8:	f7fe fbc2 	bl	8000230 <__aeabi_uldivmod>
 8001aac:	0003      	movs	r3, r0
 8001aae:	000c      	movs	r4, r1
 8001ab0:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ab4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ab6:	e00d      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ab8:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x130>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	0b5b      	lsrs	r3, r3, #13
 8001abe:	2207      	movs	r2, #7
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ac4:	6a3b      	ldr	r3, [r7, #32]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	0212      	lsls	r2, r2, #8
 8001acc:	409a      	lsls	r2, r3
 8001ace:	0013      	movs	r3, r2
 8001ad0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ad2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b00f      	add	sp, #60	; 0x3c
 8001adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	003d0900 	.word	0x003d0900
 8001ae8:	00f42400 	.word	0x00f42400
 8001aec:	007a1200 	.word	0x007a1200
 8001af0:	080024fc 	.word	0x080024fc

08001af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af8:	4b02      	ldr	r3, [pc, #8]	; (8001b04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	0018      	movs	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	20000000 	.word	0x20000000

08001b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b0c:	f7ff fff2 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b10:	0001      	movs	r1, r0
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b1e:	5cd3      	ldrb	r3, [r2, r3]
 8001b20:	40d9      	lsrs	r1, r3
 8001b22:	000b      	movs	r3, r1
}
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	080024f4 	.word	0x080024f4

08001b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b38:	f7ff ffdc 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b3c:	0001      	movs	r1, r0
 8001b3e:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	0adb      	lsrs	r3, r3, #11
 8001b44:	2207      	movs	r2, #7
 8001b46:	4013      	ands	r3, r2
 8001b48:	4a04      	ldr	r2, [pc, #16]	; (8001b5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b4a:	5cd3      	ldrb	r3, [r2, r3]
 8001b4c:	40d9      	lsrs	r1, r3
 8001b4e:	000b      	movs	r3, r1
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	080024f4 	.word	0x080024f4

08001b60 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001b68:	2317      	movs	r3, #23
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2220      	movs	r2, #32
 8001b76:	4013      	ands	r3, r2
 8001b78:	d106      	bne.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	2380      	movs	r3, #128	; 0x80
 8001b80:	011b      	lsls	r3, r3, #4
 8001b82:	4013      	ands	r3, r2
 8001b84:	d100      	bne.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001b86:	e0d9      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b88:	4b9c      	ldr	r3, [pc, #624]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	055b      	lsls	r3, r3, #21
 8001b90:	4013      	ands	r3, r2
 8001b92:	d10a      	bne.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b94:	4b99      	ldr	r3, [pc, #612]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b98:	4b98      	ldr	r3, [pc, #608]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b9a:	2180      	movs	r1, #128	; 0x80
 8001b9c:	0549      	lsls	r1, r1, #21
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001ba2:	2317      	movs	r3, #23
 8001ba4:	18fb      	adds	r3, r7, r3
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001baa:	4b95      	ldr	r3, [pc, #596]	; (8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	2380      	movs	r3, #128	; 0x80
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d11a      	bne.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bb6:	4b92      	ldr	r3, [pc, #584]	; (8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	4b91      	ldr	r3, [pc, #580]	; (8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001bbc:	2180      	movs	r1, #128	; 0x80
 8001bbe:	0049      	lsls	r1, r1, #1
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bc4:	f7fe ff70 	bl	8000aa8 <HAL_GetTick>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bcc:	e008      	b.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bce:	f7fe ff6b 	bl	8000aa8 <HAL_GetTick>
 8001bd2:	0002      	movs	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b64      	cmp	r3, #100	; 0x64
 8001bda:	d901      	bls.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e108      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	4b87      	ldr	r3, [pc, #540]	; (8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4013      	ands	r3, r2
 8001bea:	d0f0      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001bec:	4b83      	ldr	r3, [pc, #524]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	23c0      	movs	r3, #192	; 0xc0
 8001bf2:	039b      	lsls	r3, r3, #14
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	23c0      	movs	r3, #192	; 0xc0
 8001bfe:	039b      	lsls	r3, r3, #14
 8001c00:	4013      	ands	r3, r2
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d107      	bne.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	23c0      	movs	r3, #192	; 0xc0
 8001c0e:	039b      	lsls	r3, r3, #14
 8001c10:	4013      	ands	r3, r2
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d013      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	23c0      	movs	r3, #192	; 0xc0
 8001c1e:	029b      	lsls	r3, r3, #10
 8001c20:	401a      	ands	r2, r3
 8001c22:	23c0      	movs	r3, #192	; 0xc0
 8001c24:	029b      	lsls	r3, r3, #10
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d10a      	bne.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001c2a:	4b74      	ldr	r3, [pc, #464]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	029b      	lsls	r3, r3, #10
 8001c32:	401a      	ands	r2, r3
 8001c34:	2380      	movs	r3, #128	; 0x80
 8001c36:	029b      	lsls	r3, r3, #10
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d101      	bne.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e0d8      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001c40:	4b6e      	ldr	r3, [pc, #440]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001c42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c44:	23c0      	movs	r3, #192	; 0xc0
 8001c46:	029b      	lsls	r3, r3, #10
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d049      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	23c0      	movs	r3, #192	; 0xc0
 8001c58:	029b      	lsls	r3, r3, #10
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d004      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2220      	movs	r2, #32
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d10d      	bne.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	23c0      	movs	r3, #192	; 0xc0
 8001c72:	029b      	lsls	r3, r3, #10
 8001c74:	4013      	ands	r3, r2
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d034      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	011b      	lsls	r3, r3, #4
 8001c84:	4013      	ands	r3, r2
 8001c86:	d02e      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001c88:	4b5c      	ldr	r3, [pc, #368]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c8c:	4a5d      	ldr	r2, [pc, #372]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c92:	4b5a      	ldr	r3, [pc, #360]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001c94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c96:	4b59      	ldr	r3, [pc, #356]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001c98:	2180      	movs	r1, #128	; 0x80
 8001c9a:	0309      	lsls	r1, r1, #12
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ca0:	4b56      	ldr	r3, [pc, #344]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001ca2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ca4:	4b55      	ldr	r3, [pc, #340]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001ca6:	4958      	ldr	r1, [pc, #352]	; (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001cac:	4b53      	ldr	r3, [pc, #332]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d014      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbc:	f7fe fef4 	bl	8000aa8 <HAL_GetTick>
 8001cc0:	0003      	movs	r3, r0
 8001cc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cc4:	e009      	b.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc6:	f7fe feef 	bl	8000aa8 <HAL_GetTick>
 8001cca:	0002      	movs	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	4a4e      	ldr	r2, [pc, #312]	; (8001e0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e08b      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cda:	4b48      	ldr	r3, [pc, #288]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001cdc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cde:	2380      	movs	r3, #128	; 0x80
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d0ef      	beq.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	23c0      	movs	r3, #192	; 0xc0
 8001cec:	029b      	lsls	r3, r3, #10
 8001cee:	401a      	ands	r2, r3
 8001cf0:	23c0      	movs	r3, #192	; 0xc0
 8001cf2:	029b      	lsls	r3, r3, #10
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d10c      	bne.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001cf8:	4b40      	ldr	r3, [pc, #256]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a44      	ldr	r2, [pc, #272]	; (8001e10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	0019      	movs	r1, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	23c0      	movs	r3, #192	; 0xc0
 8001d08:	039b      	lsls	r3, r3, #14
 8001d0a:	401a      	ands	r2, r3
 8001d0c:	4b3b      	ldr	r3, [pc, #236]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	4b3a      	ldr	r3, [pc, #232]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d14:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	23c0      	movs	r3, #192	; 0xc0
 8001d1c:	029b      	lsls	r3, r3, #10
 8001d1e:	401a      	ands	r2, r3
 8001d20:	4b36      	ldr	r3, [pc, #216]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d22:	430a      	orrs	r2, r1
 8001d24:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d26:	2317      	movs	r3, #23
 8001d28:	18fb      	adds	r3, r7, r3
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d105      	bne.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d30:	4b32      	ldr	r3, [pc, #200]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d34:	4b31      	ldr	r3, [pc, #196]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d36:	4937      	ldr	r1, [pc, #220]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8001d38:	400a      	ands	r2, r1
 8001d3a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	4013      	ands	r3, r2
 8001d44:	d009      	beq.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d46:	4b2d      	ldr	r3, [pc, #180]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4a:	2203      	movs	r2, #3
 8001d4c:	4393      	bics	r3, r2
 8001d4e:	0019      	movs	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d56:	430a      	orrs	r2, r1
 8001d58:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	4013      	ands	r3, r2
 8001d62:	d009      	beq.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d64:	4b25      	ldr	r3, [pc, #148]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d68:	220c      	movs	r2, #12
 8001d6a:	4393      	bics	r3, r2
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	691a      	ldr	r2, [r3, #16]
 8001d72:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d74:	430a      	orrs	r2, r1
 8001d76:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d009      	beq.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d82:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d86:	4a24      	ldr	r2, [pc, #144]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001d88:	4013      	ands	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	695a      	ldr	r2, [r3, #20]
 8001d90:	4b1a      	ldr	r3, [pc, #104]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001d92:	430a      	orrs	r2, r1
 8001d94:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2208      	movs	r2, #8
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d009      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001da0:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da4:	4a1d      	ldr	r2, [pc, #116]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	0019      	movs	r1, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	699a      	ldr	r2, [r3, #24]
 8001dae:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001db0:	430a      	orrs	r2, r1
 8001db2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2240      	movs	r2, #64	; 0x40
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d009      	beq.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1a      	ldr	r2, [r3, #32]
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2280      	movs	r2, #128	; 0x80
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d009      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001ddc:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de0:	4a10      	ldr	r2, [pc, #64]	; (8001e24 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69da      	ldr	r2, [r3, #28]
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001dec:	430a      	orrs	r2, r1
 8001dee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	0018      	movs	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b006      	add	sp, #24
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40007000 	.word	0x40007000
 8001e04:	fffcffff 	.word	0xfffcffff
 8001e08:	fff7ffff 	.word	0xfff7ffff
 8001e0c:	00001388 	.word	0x00001388
 8001e10:	ffcfffff 	.word	0xffcfffff
 8001e14:	efffffff 	.word	0xefffffff
 8001e18:	fffff3ff 	.word	0xfffff3ff
 8001e1c:	ffffcfff 	.word	0xffffcfff
 8001e20:	fbffffff 	.word	0xfbffffff
 8001e24:	fff3ffff 	.word	0xfff3ffff

08001e28 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e03f      	b.n	8001eba <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2249      	movs	r2, #73	; 0x49
 8001e3e:	5c9b      	ldrb	r3, [r3, r2]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d107      	bne.n	8001e56 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2248      	movs	r2, #72	; 0x48
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f7fe fce1 	bl	8000818 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2249      	movs	r2, #73	; 0x49
 8001e5a:	2102      	movs	r1, #2
 8001e5c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	438a      	bics	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	0018      	movs	r0, r3
 8001e72:	f000 f91d 	bl	80020b0 <USART_SetConfig>
 8001e76:	0003      	movs	r3, r0
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d101      	bne.n	8001e80 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e01c      	b.n	8001eba <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	490e      	ldr	r1, [pc, #56]	; (8001ec4 <HAL_USART_Init+0x9c>)
 8001e8c:	400a      	ands	r2, r1
 8001e8e:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	212a      	movs	r1, #42	; 0x2a
 8001e9c:	438a      	bics	r2, r1
 8001e9e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2101      	movs	r1, #1
 8001eac:	430a      	orrs	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f000 fa54 	bl	8002360 <USART_CheckIdleState>
 8001eb8:	0003      	movs	r3, r0
}
 8001eba:	0018      	movs	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	b002      	add	sp, #8
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	ffffbfff 	.word	0xffffbfff

08001ec8 <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	1dbb      	adds	r3, r7, #6
 8001ed6:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2249      	movs	r2, #73	; 0x49
 8001edc:	5c9b      	ldrb	r3, [r3, r2]
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d000      	beq.n	8001ee6 <HAL_USART_Transmit+0x1e>
 8001ee4:	e0a9      	b.n	800203a <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_USART_Transmit+0x2c>
 8001eec:	1dbb      	adds	r3, r7, #6
 8001eee:	881b      	ldrh	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0a1      	b.n	800203c <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	015b      	lsls	r3, r3, #5
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d109      	bne.n	8001f18 <HAL_USART_Transmit+0x50>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d105      	bne.n	8001f18 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4013      	ands	r3, r2
 8001f12:	d001      	beq.n	8001f18 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e091      	b.n	800203c <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2248      	movs	r2, #72	; 0x48
 8001f1c:	5c9b      	ldrb	r3, [r3, r2]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_USART_Transmit+0x5e>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e08a      	b.n	800203c <HAL_USART_Transmit+0x174>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2248      	movs	r2, #72	; 0x48
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	64da      	str	r2, [r3, #76]	; 0x4c
    husart->State = HAL_USART_STATE_BUSY_TX;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2249      	movs	r2, #73	; 0x49
 8001f38:	2112      	movs	r1, #18
 8001f3a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f3c:	f7fe fdb4 	bl	8000aa8 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	1dba      	adds	r2, r7, #6
 8001f48:	8812      	ldrh	r2, [r2, #0]
 8001f4a:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	1dba      	adds	r2, r7, #6
 8001f50:	8812      	ldrh	r2, [r2, #0]
 8001f52:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	2380      	movs	r3, #128	; 0x80
 8001f5a:	015b      	lsls	r3, r3, #5
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d108      	bne.n	8001f72 <HAL_USART_Transmit+0xaa>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d104      	bne.n	8001f72 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	61bb      	str	r3, [r7, #24]
 8001f70:	e003      	b.n	8001f7a <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 8001f7a:	e02a      	b.n	8001fd2 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	0013      	movs	r3, r2
 8001f86:	2200      	movs	r2, #0
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	f000 f85b 	bl	8002044 <USART_WaitOnFlagUntilTimeout>
 8001f8e:	1e03      	subs	r3, r0, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e052      	b.n	800203c <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10b      	bne.n	8001fb4 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	001a      	movs	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	05d2      	lsls	r2, r2, #23
 8001fa8:	0dd2      	lsrs	r2, r2, #23
 8001faa:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	3302      	adds	r3, #2
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	e007      	b.n	8001fc4 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	781a      	ldrb	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1cf      	bne.n	8001f7c <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	0013      	movs	r3, r2
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2140      	movs	r1, #64	; 0x40
 8001fea:	f000 f82b 	bl	8002044 <USART_WaitOnFlagUntilTimeout>
 8001fee:	1e03      	subs	r3, r0, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e022      	b.n	800203c <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2240      	movs	r2, #64	; 0x40
 8001ffc:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2208      	movs	r2, #8
 8002004:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	699a      	ldr	r2, [r3, #24]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2108      	movs	r1, #8
 8002012:	430a      	orrs	r2, r1
 8002014:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	699a      	ldr	r2, [r3, #24]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2110      	movs	r1, #16
 8002022:	430a      	orrs	r2, r1
 8002024:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2249      	movs	r2, #73	; 0x49
 800202a:	2101      	movs	r1, #1
 800202c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2248      	movs	r2, #72	; 0x48
 8002032:	2100      	movs	r1, #0
 8002034:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002036:	2300      	movs	r3, #0
 8002038:	e000      	b.n	800203c <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800203a:	2302      	movs	r3, #2
  }
}
 800203c:	0018      	movs	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	b008      	add	sp, #32
 8002042:	bd80      	pop	{r7, pc}

08002044 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	1dfb      	adds	r3, r7, #7
 8002052:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8002054:	e017      	b.n	8002086 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	3301      	adds	r3, #1
 800205a:	d014      	beq.n	8002086 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800205c:	f7fe fd24 	bl	8000aa8 <HAL_GetTick>
 8002060:	0002      	movs	r2, r0
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	429a      	cmp	r2, r3
 800206a:	d302      	bcc.n	8002072 <USART_WaitOnFlagUntilTimeout+0x2e>
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d109      	bne.n	8002086 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2249      	movs	r2, #73	; 0x49
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2248      	movs	r2, #72	; 0x48
 800207e:	2100      	movs	r1, #0
 8002080:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e00f      	b.n	80020a6 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	4013      	ands	r3, r2
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	425a      	negs	r2, r3
 8002096:	4153      	adcs	r3, r2
 8002098:	b2db      	uxtb	r3, r3
 800209a:	001a      	movs	r2, r3
 800209c:	1dfb      	adds	r3, r7, #7
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d0d8      	beq.n	8002056 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	0018      	movs	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b004      	add	sp, #16
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 80020b8:	231e      	movs	r3, #30
 80020ba:	18fb      	adds	r3, r7, r3
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	0212      	lsls	r2, r2, #8
 80020d8:	4313      	orrs	r3, r2
 80020da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a96      	ldr	r2, [pc, #600]	; (800233c <USART_SetConfig+0x28c>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	0019      	movs	r1, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL and STOP bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	4313      	orrs	r3, r2
 8002100:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	699a      	ldr	r2, [r3, #24]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	4313      	orrs	r3, r2
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	4313      	orrs	r3, r2
 8002110:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	4313      	orrs	r3, r2
 800211a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4a87      	ldr	r2, [pc, #540]	; (8002340 <USART_SetConfig+0x290>)
 8002124:	4013      	ands	r3, r2
 8002126:	0019      	movs	r1, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	430a      	orrs	r2, r1
 8002130:	605a      	str	r2, [r3, #4]


  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a83      	ldr	r2, [pc, #524]	; (8002344 <USART_SetConfig+0x294>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d125      	bne.n	8002188 <USART_SetConfig+0xd8>
 800213c:	4b82      	ldr	r3, [pc, #520]	; (8002348 <USART_SetConfig+0x298>)
 800213e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002140:	2203      	movs	r2, #3
 8002142:	4013      	ands	r3, r2
 8002144:	2b01      	cmp	r3, #1
 8002146:	d00f      	beq.n	8002168 <USART_SetConfig+0xb8>
 8002148:	d304      	bcc.n	8002154 <USART_SetConfig+0xa4>
 800214a:	2b02      	cmp	r3, #2
 800214c:	d007      	beq.n	800215e <USART_SetConfig+0xae>
 800214e:	2b03      	cmp	r3, #3
 8002150:	d00f      	beq.n	8002172 <USART_SetConfig+0xc2>
 8002152:	e013      	b.n	800217c <USART_SetConfig+0xcc>
 8002154:	231f      	movs	r3, #31
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
 800215c:	e046      	b.n	80021ec <USART_SetConfig+0x13c>
 800215e:	231f      	movs	r3, #31
 8002160:	18fb      	adds	r3, r7, r3
 8002162:	2202      	movs	r2, #2
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e041      	b.n	80021ec <USART_SetConfig+0x13c>
 8002168:	231f      	movs	r3, #31
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	2204      	movs	r2, #4
 800216e:	701a      	strb	r2, [r3, #0]
 8002170:	e03c      	b.n	80021ec <USART_SetConfig+0x13c>
 8002172:	231f      	movs	r3, #31
 8002174:	18fb      	adds	r3, r7, r3
 8002176:	2208      	movs	r2, #8
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	e037      	b.n	80021ec <USART_SetConfig+0x13c>
 800217c:	231f      	movs	r3, #31
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	2210      	movs	r2, #16
 8002182:	701a      	strb	r2, [r3, #0]
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	e031      	b.n	80021ec <USART_SetConfig+0x13c>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a6f      	ldr	r2, [pc, #444]	; (800234c <USART_SetConfig+0x29c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d128      	bne.n	80021e4 <USART_SetConfig+0x134>
 8002192:	4b6d      	ldr	r3, [pc, #436]	; (8002348 <USART_SetConfig+0x298>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	220c      	movs	r2, #12
 8002198:	4013      	ands	r3, r2
 800219a:	2b04      	cmp	r3, #4
 800219c:	d012      	beq.n	80021c4 <USART_SetConfig+0x114>
 800219e:	d802      	bhi.n	80021a6 <USART_SetConfig+0xf6>
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <USART_SetConfig+0x100>
 80021a4:	e018      	b.n	80021d8 <USART_SetConfig+0x128>
 80021a6:	2b08      	cmp	r3, #8
 80021a8:	d007      	beq.n	80021ba <USART_SetConfig+0x10a>
 80021aa:	2b0c      	cmp	r3, #12
 80021ac:	d00f      	beq.n	80021ce <USART_SetConfig+0x11e>
 80021ae:	e013      	b.n	80021d8 <USART_SetConfig+0x128>
 80021b0:	231f      	movs	r3, #31
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
 80021b8:	e018      	b.n	80021ec <USART_SetConfig+0x13c>
 80021ba:	231f      	movs	r3, #31
 80021bc:	18fb      	adds	r3, r7, r3
 80021be:	2202      	movs	r2, #2
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	e013      	b.n	80021ec <USART_SetConfig+0x13c>
 80021c4:	231f      	movs	r3, #31
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	2204      	movs	r2, #4
 80021ca:	701a      	strb	r2, [r3, #0]
 80021cc:	e00e      	b.n	80021ec <USART_SetConfig+0x13c>
 80021ce:	231f      	movs	r3, #31
 80021d0:	18fb      	adds	r3, r7, r3
 80021d2:	2208      	movs	r2, #8
 80021d4:	701a      	strb	r2, [r3, #0]
 80021d6:	e009      	b.n	80021ec <USART_SetConfig+0x13c>
 80021d8:	231f      	movs	r3, #31
 80021da:	18fb      	adds	r3, r7, r3
 80021dc:	2210      	movs	r2, #16
 80021de:	701a      	strb	r2, [r3, #0]
 80021e0:	46c0      	nop			; (mov r8, r8)
 80021e2:	e003      	b.n	80021ec <USART_SetConfig+0x13c>
 80021e4:	231f      	movs	r3, #31
 80021e6:	18fb      	adds	r3, r7, r3
 80021e8:	2210      	movs	r2, #16
 80021ea:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 80021ec:	231f      	movs	r3, #31
 80021ee:	18fb      	adds	r3, r7, r3
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d86d      	bhi.n	80022d2 <USART_SetConfig+0x222>
 80021f6:	009a      	lsls	r2, r3, #2
 80021f8:	4b55      	ldr	r3, [pc, #340]	; (8002350 <USART_SetConfig+0x2a0>)
 80021fa:	18d3      	adds	r3, r2, r3
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	469f      	mov	pc, r3
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8002200:	f7ff fc82 	bl	8001b08 <HAL_RCC_GetPCLK1Freq>
 8002204:	0003      	movs	r3, r0
 8002206:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	005a      	lsls	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	085b      	lsrs	r3, r3, #1
 8002212:	18d2      	adds	r2, r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	0019      	movs	r1, r3
 800221a:	0010      	movs	r0, r2
 800221c:	f7fd ff7c 	bl	8000118 <__udivsi3>
 8002220:	0003      	movs	r3, r0
 8002222:	61bb      	str	r3, [r7, #24]
      break;
 8002224:	e05a      	b.n	80022dc <USART_SetConfig+0x22c>
    case USART_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 8002226:	f7ff fc85 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 800222a:	0003      	movs	r3, r0
 800222c:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	005a      	lsls	r2, r3, #1
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	085b      	lsrs	r3, r3, #1
 8002238:	18d2      	adds	r2, r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	0019      	movs	r1, r3
 8002240:	0010      	movs	r0, r2
 8002242:	f7fd ff69 	bl	8000118 <__udivsi3>
 8002246:	0003      	movs	r3, r0
 8002248:	61bb      	str	r3, [r7, #24]
      break;
 800224a:	e047      	b.n	80022dc <USART_SetConfig+0x22c>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800224c:	4b3e      	ldr	r3, [pc, #248]	; (8002348 <USART_SetConfig+0x298>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2210      	movs	r2, #16
 8002252:	4013      	ands	r3, r2
 8002254:	d00d      	beq.n	8002272 <USART_SetConfig+0x1c2>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> 2U), husart->Init.BaudRate));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	085b      	lsrs	r3, r3, #1
 800225c:	4a3d      	ldr	r2, [pc, #244]	; (8002354 <USART_SetConfig+0x2a4>)
 800225e:	189a      	adds	r2, r3, r2
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	0019      	movs	r1, r3
 8002266:	0010      	movs	r0, r2
 8002268:	f7fd ff56 	bl	8000118 <__udivsi3>
 800226c:	0003      	movs	r3, r0
 800226e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
      }
      break;
 8002270:	e034      	b.n	80022dc <USART_SetConfig+0x22c>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	085b      	lsrs	r3, r3, #1
 8002278:	4a37      	ldr	r2, [pc, #220]	; (8002358 <USART_SetConfig+0x2a8>)
 800227a:	189a      	adds	r2, r3, r2
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	0019      	movs	r1, r3
 8002282:	0010      	movs	r0, r2
 8002284:	f7fd ff48 	bl	8000118 <__udivsi3>
 8002288:	0003      	movs	r3, r0
 800228a:	61bb      	str	r3, [r7, #24]
      break;
 800228c:	e026      	b.n	80022dc <USART_SetConfig+0x22c>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800228e:	f7ff fb8f 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 8002292:	0003      	movs	r3, r0
 8002294:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	005a      	lsls	r2, r3, #1
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	085b      	lsrs	r3, r3, #1
 80022a0:	18d2      	adds	r2, r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	0019      	movs	r1, r3
 80022a8:	0010      	movs	r0, r2
 80022aa:	f7fd ff35 	bl	8000118 <__udivsi3>
 80022ae:	0003      	movs	r3, r0
 80022b0:	61bb      	str	r3, [r7, #24]
      break;
 80022b2:	e013      	b.n	80022dc <USART_SetConfig+0x22c>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	085b      	lsrs	r3, r3, #1
 80022ba:	2280      	movs	r2, #128	; 0x80
 80022bc:	0252      	lsls	r2, r2, #9
 80022be:	189a      	adds	r2, r3, r2
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	0019      	movs	r1, r3
 80022c6:	0010      	movs	r0, r2
 80022c8:	f7fd ff26 	bl	8000118 <__udivsi3>
 80022cc:	0003      	movs	r3, r0
 80022ce:	61bb      	str	r3, [r7, #24]
      break;
 80022d0:	e004      	b.n	80022dc <USART_SetConfig+0x22c>
    default:
      ret = HAL_ERROR;
 80022d2:	231e      	movs	r3, #30
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
      break;
 80022da:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	2b0f      	cmp	r3, #15
 80022e0:	d91b      	bls.n	800231a <USART_SetConfig+0x26a>
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	4a1d      	ldr	r2, [pc, #116]	; (800235c <USART_SetConfig+0x2ac>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d817      	bhi.n	800231a <USART_SetConfig+0x26a>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	200e      	movs	r0, #14
 80022f0:	183b      	adds	r3, r7, r0
 80022f2:	210f      	movs	r1, #15
 80022f4:	438a      	bics	r2, r1
 80022f6:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	085b      	lsrs	r3, r3, #1
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2207      	movs	r2, #7
 8002300:	4013      	ands	r3, r2
 8002302:	b299      	uxth	r1, r3
 8002304:	183b      	adds	r3, r7, r0
 8002306:	183a      	adds	r2, r7, r0
 8002308:	8812      	ldrh	r2, [r2, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	183a      	adds	r2, r7, r0
 8002314:	8812      	ldrh	r2, [r2, #0]
 8002316:	60da      	str	r2, [r3, #12]
 8002318:	e003      	b.n	8002322 <USART_SetConfig+0x272>
  }
  else
  {
    ret = HAL_ERROR;
 800231a:	231e      	movs	r3, #30
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
  }


  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	639a      	str	r2, [r3, #56]	; 0x38
  husart->TxISR   = NULL;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	63da      	str	r2, [r3, #60]	; 0x3c

  return ret;
 800232e:	231e      	movs	r3, #30
 8002330:	18fb      	adds	r3, r7, r3
 8002332:	781b      	ldrb	r3, [r3, #0]
}
 8002334:	0018      	movs	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	b008      	add	sp, #32
 800233a:	bd80      	pop	{r7, pc}
 800233c:	efff69f3 	.word	0xefff69f3
 8002340:	ffffc0ff 	.word	0xffffc0ff
 8002344:	40013800 	.word	0x40013800
 8002348:	40021000 	.word	0x40021000
 800234c:	40004400 	.word	0x40004400
 8002350:	08002508 	.word	0x08002508
 8002354:	007a1200 	.word	0x007a1200
 8002358:	01e84800 	.word	0x01e84800
 800235c:	0000ffff 	.word	0x0000ffff

08002360 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af02      	add	r7, sp, #8
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800236e:	f7fe fb9b 	bl	8000aa8 <HAL_GetTick>
 8002372:	0003      	movs	r3, r0
 8002374:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2208      	movs	r2, #8
 800237e:	4013      	ands	r3, r2
 8002380:	2b08      	cmp	r3, #8
 8002382:	d10e      	bne.n	80023a2 <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	0399      	lsls	r1, r3, #14
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	23fa      	movs	r3, #250	; 0xfa
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	0013      	movs	r3, r2
 8002394:	2200      	movs	r2, #0
 8002396:	f7ff fe55 	bl	8002044 <USART_WaitOnFlagUntilTimeout>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d001      	beq.n	80023a2 <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e01e      	b.n	80023e0 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2204      	movs	r2, #4
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d10e      	bne.n	80023ce <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	03d9      	lsls	r1, r3, #15
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	23fa      	movs	r3, #250	; 0xfa
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	0013      	movs	r3, r2
 80023c0:	2200      	movs	r2, #0
 80023c2:	f7ff fe3f 	bl	8002044 <USART_WaitOnFlagUntilTimeout>
 80023c6:	1e03      	subs	r3, r0, #0
 80023c8:	d001      	beq.n	80023ce <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e008      	b.n	80023e0 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2249      	movs	r2, #73	; 0x49
 80023d2:	2101      	movs	r1, #1
 80023d4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2248      	movs	r2, #72	; 0x48
 80023da:	2100      	movs	r1, #0
 80023dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	0018      	movs	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	b004      	add	sp, #16
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <__libc_init_array>:
 80023e8:	b570      	push	{r4, r5, r6, lr}
 80023ea:	2600      	movs	r6, #0
 80023ec:	4d0c      	ldr	r5, [pc, #48]	; (8002420 <__libc_init_array+0x38>)
 80023ee:	4c0d      	ldr	r4, [pc, #52]	; (8002424 <__libc_init_array+0x3c>)
 80023f0:	1b64      	subs	r4, r4, r5
 80023f2:	10a4      	asrs	r4, r4, #2
 80023f4:	42a6      	cmp	r6, r4
 80023f6:	d109      	bne.n	800240c <__libc_init_array+0x24>
 80023f8:	2600      	movs	r6, #0
 80023fa:	f000 f821 	bl	8002440 <_init>
 80023fe:	4d0a      	ldr	r5, [pc, #40]	; (8002428 <__libc_init_array+0x40>)
 8002400:	4c0a      	ldr	r4, [pc, #40]	; (800242c <__libc_init_array+0x44>)
 8002402:	1b64      	subs	r4, r4, r5
 8002404:	10a4      	asrs	r4, r4, #2
 8002406:	42a6      	cmp	r6, r4
 8002408:	d105      	bne.n	8002416 <__libc_init_array+0x2e>
 800240a:	bd70      	pop	{r4, r5, r6, pc}
 800240c:	00b3      	lsls	r3, r6, #2
 800240e:	58eb      	ldr	r3, [r5, r3]
 8002410:	4798      	blx	r3
 8002412:	3601      	adds	r6, #1
 8002414:	e7ee      	b.n	80023f4 <__libc_init_array+0xc>
 8002416:	00b3      	lsls	r3, r6, #2
 8002418:	58eb      	ldr	r3, [r5, r3]
 800241a:	4798      	blx	r3
 800241c:	3601      	adds	r6, #1
 800241e:	e7f2      	b.n	8002406 <__libc_init_array+0x1e>
 8002420:	08002534 	.word	0x08002534
 8002424:	08002534 	.word	0x08002534
 8002428:	08002534 	.word	0x08002534
 800242c:	08002538 	.word	0x08002538

08002430 <memset>:
 8002430:	0003      	movs	r3, r0
 8002432:	1812      	adds	r2, r2, r0
 8002434:	4293      	cmp	r3, r2
 8002436:	d100      	bne.n	800243a <memset+0xa>
 8002438:	4770      	bx	lr
 800243a:	7019      	strb	r1, [r3, #0]
 800243c:	3301      	adds	r3, #1
 800243e:	e7f9      	b.n	8002434 <memset+0x4>

08002440 <_init>:
 8002440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002446:	bc08      	pop	{r3}
 8002448:	469e      	mov	lr, r3
 800244a:	4770      	bx	lr

0800244c <_fini>:
 800244c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002452:	bc08      	pop	{r3}
 8002454:	469e      	mov	lr, r3
 8002456:	4770      	bx	lr
