// Seed: 475083016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  supply1 id_7;
  assign id_7 = id_7;
  type_12(
      1, 1, id_2
  );
  logic id_8;
  logic id_9;
  logic id_10 = {id_8{!id_8}};
  assign id_7[{1{(1)}}] = (id_9);
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input id_13,
    output id_14,
    input id_15,
    input id_16
);
  logic id_17;
endmodule
