Release 14.7 - par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Apr 20 05:18:33 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   KEY<1>_IBUF
   KEY<2>_IBUF
   KEY<3>_IBUF
   SW<2>_IBUF
   SW<3>_IBUF


