-- Project:   Psoc_Wireless
-- Generated: 10/08/2018 10:52:56
-- PSoC Creator  4.2

ENTITY Psoc_Wireless IS
    PORT(
        Rx_LCD1(0)_PAD : IN std_ulogic;
        Tx_LCD1(0)_PAD : OUT std_ulogic;
        Rx_LCD2(0)_PAD : IN std_ulogic;
        Tx_LCD2(0)_PAD : OUT std_ulogic;
        Rx_XBee(0)_PAD : IN std_ulogic;
        Tx_XBee(0)_PAD : OUT std_ulogic;
        Rx_GSM(0)_PAD : IN std_ulogic;
        Tx_GSM(0)_PAD : OUT std_ulogic;
        Rx_wifi(0)_PAD : IN std_ulogic;
        Tx_wifi(0)_PAD : OUT std_ulogic;
        Rx_Psoc(0)_PAD : IN std_ulogic;
        Tx_Psoc(0)_PAD : OUT std_ulogic;
        mosi(0)_PAD : OUT std_ulogic;
        sclk(0)_PAD : OUT std_ulogic;
        ss0(0)_PAD : OUT std_ulogic;
        miso(0)_PAD : IN std_ulogic;
        ss1(0)_PAD : OUT std_ulogic;
        Psoc_status(0)_PAD : IN std_ulogic;
        Psoc_status(1)_PAD : IN std_ulogic;
        PKey(0)_PAD : OUT std_ulogic;
        led(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Psoc_Wireless;

ARCHITECTURE __DEFAULT__ OF Psoc_Wireless IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    SIGNAL MODIN13_1 : bit;
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN17_0 : bit;
    SIGNAL MODIN17_1 : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN20_3 : bit;
    SIGNAL MODIN20_4 : bit;
    SIGNAL MODIN20_5 : bit;
    SIGNAL MODIN20_6 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    SIGNAL MODIN9_1 : bit;
    SIGNAL Net_109 : bit;
    SIGNAL Net_114 : bit;
    SIGNAL Net_114_SYNCOUT : bit;
    SIGNAL Net_133 : bit;
    SIGNAL Net_138 : bit;
    SIGNAL Net_138_SYNCOUT : bit;
    SIGNAL Net_151 : bit;
    SIGNAL Net_165 : bit;
    SIGNAL Net_166 : bit;
    SIGNAL Net_168 : bit;
    SIGNAL Net_168_SYNCOUT : bit;
    SIGNAL Net_2 : bit;
    SIGNAL Net_20 : bit;
    SIGNAL Net_26 : bit;
    SIGNAL Net_273 : bit;
    SIGNAL Net_288 : bit;
    SIGNAL Net_31 : bit;
    SIGNAL Net_31_SYNCOUT : bit;
    SIGNAL Net_392 : bit;
    SIGNAL Net_429 : bit;
    SIGNAL Net_44 : bit;
    SIGNAL Net_440 : bit;
    SIGNAL Net_483 : bit;
    ATTRIBUTE global_signal OF Net_483 : SIGNAL IS true;
    SIGNAL Net_483_local : bit;
    SIGNAL Net_50 : bit;
    SIGNAL Net_504 : bit;
    SIGNAL Net_55 : bit;
    SIGNAL Net_55_SYNCOUT : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_79 : bit;
    SIGNAL Net_7_SYNCOUT : bit;
    SIGNAL Net_85 : bit;
    SIGNAL Net_90 : bit;
    SIGNAL Net_90_SYNCOUT : bit;
    SIGNAL PKey(0)__PA : bit;
    SIGNAL Psoc_status(0)__PA : bit;
    SIGNAL Psoc_status(1)__PA : bit;
    SIGNAL Rx_GSM(0)__PA : bit;
    SIGNAL Rx_LCD1(0)__PA : bit;
    SIGNAL Rx_LCD2(0)__PA : bit;
    SIGNAL Rx_Psoc(0)__PA : bit;
    SIGNAL Rx_XBee(0)__PA : bit;
    SIGNAL Rx_wifi(0)__PA : bit;
    SIGNAL Tx_GSM(0)__PA : bit;
    SIGNAL Tx_LCD1(0)__PA : bit;
    SIGNAL Tx_LCD2(0)__PA : bit;
    SIGNAL Tx_Psoc(0)__PA : bit;
    SIGNAL Tx_XBee(0)__PA : bit;
    SIGNAL Tx_wifi(0)__PA : bit;
    SIGNAL \GSM:BUART:counter_load_not\ : bit;
    SIGNAL \GSM:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \GSM:BUART:rx_count7_tc\ : bit;
    SIGNAL \GSM:BUART:rx_count_0\ : bit;
    SIGNAL \GSM:BUART:rx_count_1\ : bit;
    SIGNAL \GSM:BUART:rx_count_2\ : bit;
    SIGNAL \GSM:BUART:rx_counter_load\ : bit;
    SIGNAL \GSM:BUART:rx_fifofull\ : bit;
    SIGNAL \GSM:BUART:rx_fifonotempty\ : bit;
    SIGNAL \GSM:BUART:rx_last\ : bit;
    SIGNAL \GSM:BUART:rx_load_fifo\ : bit;
    SIGNAL \GSM:BUART:rx_postpoll\ : bit;
    SIGNAL \GSM:BUART:rx_state_0\ : bit;
    SIGNAL \GSM:BUART:rx_state_2\ : bit;
    SIGNAL \GSM:BUART:rx_state_3\ : bit;
    SIGNAL \GSM:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \GSM:BUART:rx_status_3\ : bit;
    SIGNAL \GSM:BUART:rx_status_4\ : bit;
    SIGNAL \GSM:BUART:rx_status_5\ : bit;
    SIGNAL \GSM:BUART:tx_bitclk\ : bit;
    SIGNAL \GSM:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \GSM:BUART:tx_counter_dp\ : bit;
    SIGNAL \GSM:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \GSM:BUART:tx_fifo_empty\ : bit;
    SIGNAL \GSM:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \GSM:BUART:tx_shift_out\ : bit;
    SIGNAL \GSM:BUART:tx_state_0\ : bit;
    SIGNAL \GSM:BUART:tx_state_1\ : bit;
    SIGNAL \GSM:BUART:tx_state_2\ : bit;
    SIGNAL \GSM:BUART:tx_status_0\ : bit;
    SIGNAL \GSM:BUART:tx_status_2\ : bit;
    SIGNAL \GSM:BUART:txn\ : bit;
    SIGNAL \GSM:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \GSM:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \GSM:Net_9\ : SIGNAL IS true;
    SIGNAL \GSM:Net_9_local\ : bit;
    SIGNAL \LCD1:BUART:counter_load_not\ : bit;
    SIGNAL \LCD1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \LCD1:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD1:BUART:rx_count_0\ : bit;
    SIGNAL \LCD1:BUART:rx_count_1\ : bit;
    SIGNAL \LCD1:BUART:rx_count_2\ : bit;
    SIGNAL \LCD1:BUART:rx_counter_load\ : bit;
    SIGNAL \LCD1:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD1:BUART:rx_last\ : bit;
    SIGNAL \LCD1:BUART:rx_load_fifo\ : bit;
    SIGNAL \LCD1:BUART:rx_postpoll\ : bit;
    SIGNAL \LCD1:BUART:rx_state_0\ : bit;
    SIGNAL \LCD1:BUART:rx_state_2\ : bit;
    SIGNAL \LCD1:BUART:rx_state_3\ : bit;
    SIGNAL \LCD1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \LCD1:BUART:rx_status_3\ : bit;
    SIGNAL \LCD1:BUART:rx_status_4\ : bit;
    SIGNAL \LCD1:BUART:rx_status_5\ : bit;
    SIGNAL \LCD1:BUART:tx_bitclk\ : bit;
    SIGNAL \LCD1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \LCD1:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \LCD1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD1:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD1:BUART:tx_state_0\ : bit;
    SIGNAL \LCD1:BUART:tx_state_1\ : bit;
    SIGNAL \LCD1:BUART:tx_state_2\ : bit;
    SIGNAL \LCD1:BUART:tx_status_0\ : bit;
    SIGNAL \LCD1:BUART:tx_status_2\ : bit;
    SIGNAL \LCD1:BUART:txn\ : bit;
    SIGNAL \LCD1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD1:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD1:Net_9_local\ : bit;
    SIGNAL \LCD2:BUART:counter_load_not\ : bit;
    SIGNAL \LCD2:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \LCD2:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD2:BUART:rx_count_0\ : bit;
    SIGNAL \LCD2:BUART:rx_count_1\ : bit;
    SIGNAL \LCD2:BUART:rx_count_2\ : bit;
    SIGNAL \LCD2:BUART:rx_counter_load\ : bit;
    SIGNAL \LCD2:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD2:BUART:rx_last\ : bit;
    SIGNAL \LCD2:BUART:rx_load_fifo\ : bit;
    SIGNAL \LCD2:BUART:rx_postpoll\ : bit;
    SIGNAL \LCD2:BUART:rx_state_0\ : bit;
    SIGNAL \LCD2:BUART:rx_state_2\ : bit;
    SIGNAL \LCD2:BUART:rx_state_3\ : bit;
    SIGNAL \LCD2:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \LCD2:BUART:rx_status_3\ : bit;
    SIGNAL \LCD2:BUART:rx_status_4\ : bit;
    SIGNAL \LCD2:BUART:rx_status_5\ : bit;
    SIGNAL \LCD2:BUART:tx_bitclk\ : bit;
    SIGNAL \LCD2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \LCD2:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD2:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \LCD2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD2:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD2:BUART:tx_state_0\ : bit;
    SIGNAL \LCD2:BUART:tx_state_1\ : bit;
    SIGNAL \LCD2:BUART:tx_state_2\ : bit;
    SIGNAL \LCD2:BUART:tx_status_0\ : bit;
    SIGNAL \LCD2:BUART:tx_status_2\ : bit;
    SIGNAL \LCD2:BUART:txn\ : bit;
    SIGNAL \LCD2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD2:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD2:Net_9_local\ : bit;
    SIGNAL \PSOC:BUART:counter_load_not\ : bit;
    SIGNAL \PSOC:BUART:pollcount_0\ : bit;
    SIGNAL \PSOC:BUART:pollcount_1\ : bit;
    SIGNAL \PSOC:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \PSOC:BUART:rx_count7_tc\ : bit;
    SIGNAL \PSOC:BUART:rx_count_0\ : bit;
    SIGNAL \PSOC:BUART:rx_count_1\ : bit;
    SIGNAL \PSOC:BUART:rx_count_2\ : bit;
    SIGNAL \PSOC:BUART:rx_count_3\ : bit;
    SIGNAL \PSOC:BUART:rx_count_4\ : bit;
    SIGNAL \PSOC:BUART:rx_count_5\ : bit;
    SIGNAL \PSOC:BUART:rx_count_6\ : bit;
    SIGNAL \PSOC:BUART:rx_counter_load\ : bit;
    SIGNAL \PSOC:BUART:rx_fifofull\ : bit;
    SIGNAL \PSOC:BUART:rx_fifonotempty\ : bit;
    SIGNAL \PSOC:BUART:rx_last\ : bit;
    SIGNAL \PSOC:BUART:rx_load_fifo\ : bit;
    SIGNAL \PSOC:BUART:rx_postpoll\ : bit;
    SIGNAL \PSOC:BUART:rx_state_0\ : bit;
    SIGNAL \PSOC:BUART:rx_state_2\ : bit;
    SIGNAL \PSOC:BUART:rx_state_3\ : bit;
    SIGNAL \PSOC:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \PSOC:BUART:rx_status_3\ : bit;
    SIGNAL \PSOC:BUART:rx_status_4\ : bit;
    SIGNAL \PSOC:BUART:rx_status_5\ : bit;
    SIGNAL \PSOC:BUART:tx_bitclk\ : bit;
    SIGNAL \PSOC:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \PSOC:BUART:tx_counter_dp\ : bit;
    SIGNAL \PSOC:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \PSOC:BUART:tx_fifo_empty\ : bit;
    SIGNAL \PSOC:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \PSOC:BUART:tx_shift_out\ : bit;
    SIGNAL \PSOC:BUART:tx_state_0\ : bit;
    SIGNAL \PSOC:BUART:tx_state_1\ : bit;
    SIGNAL \PSOC:BUART:tx_state_2\ : bit;
    SIGNAL \PSOC:BUART:tx_status_0\ : bit;
    SIGNAL \PSOC:BUART:tx_status_2\ : bit;
    SIGNAL \PSOC:BUART:txn\ : bit;
    SIGNAL \PSOC:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \PSOC:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \PSOC:Net_9\ : SIGNAL IS true;
    SIGNAL \PSOC:Net_9_local\ : bit;
    SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
    SIGNAL \SPIM:BSPIM:load_cond\ : bit;
    SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
    SIGNAL \SPIM:BSPIM:state_0\ : bit;
    SIGNAL \SPIM:BSPIM:state_1\ : bit;
    SIGNAL \SPIM:BSPIM:state_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPIM:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM:Net_276_local\ : bit;
    SIGNAL \SelectSS:control_1\ : bit;
    SIGNAL \SelectSS:control_2\ : bit;
    SIGNAL \SelectSS:control_3\ : bit;
    SIGNAL \SelectSS:control_4\ : bit;
    SIGNAL \SelectSS:control_5\ : bit;
    SIGNAL \SelectSS:control_6\ : bit;
    SIGNAL \SelectSS:control_7\ : bit;
    SIGNAL \Timer_LCD:Net_261\ : bit;
    SIGNAL \Timer_LCD:Net_51\ : bit;
    SIGNAL \Timer_psoc:Net_261\ : bit;
    SIGNAL \Timer_psoc:Net_51\ : bit;
    SIGNAL \WIFI:BUART:counter_load_not\ : bit;
    SIGNAL \WIFI:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \WIFI:BUART:rx_count7_tc\ : bit;
    SIGNAL \WIFI:BUART:rx_count_0\ : bit;
    SIGNAL \WIFI:BUART:rx_count_1\ : bit;
    SIGNAL \WIFI:BUART:rx_count_2\ : bit;
    SIGNAL \WIFI:BUART:rx_counter_load\ : bit;
    SIGNAL \WIFI:BUART:rx_fifofull\ : bit;
    SIGNAL \WIFI:BUART:rx_fifonotempty\ : bit;
    SIGNAL \WIFI:BUART:rx_last\ : bit;
    SIGNAL \WIFI:BUART:rx_load_fifo\ : bit;
    SIGNAL \WIFI:BUART:rx_postpoll\ : bit;
    SIGNAL \WIFI:BUART:rx_state_0\ : bit;
    SIGNAL \WIFI:BUART:rx_state_2\ : bit;
    SIGNAL \WIFI:BUART:rx_state_3\ : bit;
    SIGNAL \WIFI:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \WIFI:BUART:rx_status_3\ : bit;
    SIGNAL \WIFI:BUART:rx_status_4\ : bit;
    SIGNAL \WIFI:BUART:rx_status_5\ : bit;
    SIGNAL \WIFI:BUART:tx_bitclk\ : bit;
    SIGNAL \WIFI:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \WIFI:BUART:tx_counter_dp\ : bit;
    SIGNAL \WIFI:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \WIFI:BUART:tx_fifo_empty\ : bit;
    SIGNAL \WIFI:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \WIFI:BUART:tx_shift_out\ : bit;
    SIGNAL \WIFI:BUART:tx_state_0\ : bit;
    SIGNAL \WIFI:BUART:tx_state_1\ : bit;
    SIGNAL \WIFI:BUART:tx_state_2\ : bit;
    SIGNAL \WIFI:BUART:tx_status_0\ : bit;
    SIGNAL \WIFI:BUART:tx_status_2\ : bit;
    SIGNAL \WIFI:BUART:txn\ : bit;
    SIGNAL \WIFI:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \WIFI:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \WIFI:Net_9\ : SIGNAL IS true;
    SIGNAL \WIFI:Net_9_local\ : bit;
    SIGNAL \XBee:BUART:counter_load_not\ : bit;
    SIGNAL \XBee:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \XBee:BUART:rx_count7_tc\ : bit;
    SIGNAL \XBee:BUART:rx_count_0\ : bit;
    SIGNAL \XBee:BUART:rx_count_1\ : bit;
    SIGNAL \XBee:BUART:rx_count_2\ : bit;
    SIGNAL \XBee:BUART:rx_counter_load\ : bit;
    SIGNAL \XBee:BUART:rx_fifofull\ : bit;
    SIGNAL \XBee:BUART:rx_fifonotempty\ : bit;
    SIGNAL \XBee:BUART:rx_last\ : bit;
    SIGNAL \XBee:BUART:rx_load_fifo\ : bit;
    SIGNAL \XBee:BUART:rx_postpoll\ : bit;
    SIGNAL \XBee:BUART:rx_state_0\ : bit;
    SIGNAL \XBee:BUART:rx_state_2\ : bit;
    SIGNAL \XBee:BUART:rx_state_3\ : bit;
    SIGNAL \XBee:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \XBee:BUART:rx_status_3\ : bit;
    SIGNAL \XBee:BUART:rx_status_4\ : bit;
    SIGNAL \XBee:BUART:rx_status_5\ : bit;
    SIGNAL \XBee:BUART:tx_bitclk\ : bit;
    SIGNAL \XBee:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \XBee:BUART:tx_counter_dp\ : bit;
    SIGNAL \XBee:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \XBee:BUART:tx_fifo_empty\ : bit;
    SIGNAL \XBee:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \XBee:BUART:tx_shift_out\ : bit;
    SIGNAL \XBee:BUART:tx_state_0\ : bit;
    SIGNAL \XBee:BUART:tx_state_1\ : bit;
    SIGNAL \XBee:BUART:tx_state_2\ : bit;
    SIGNAL \XBee:BUART:tx_status_0\ : bit;
    SIGNAL \XBee:BUART:tx_status_2\ : bit;
    SIGNAL \XBee:BUART:txn\ : bit;
    SIGNAL \XBee:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \XBee:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \XBee:Net_9\ : SIGNAL IS true;
    SIGNAL \XBee:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL led(0)__PA : bit;
    SIGNAL miso(0)__PA : bit;
    SIGNAL mosi(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL sclk(0)__PA : bit;
    SIGNAL ss0(0)__PA : bit;
    SIGNAL ss1(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_7__sig\ : bit;
    ATTRIBUTE lib_model OF Rx_LCD1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_LCD1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Tx_LCD1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_LCD1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Rx_LCD2(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_LCD2(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Tx_LCD2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Tx_LCD2(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Rx_XBee(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_XBee(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Tx_XBee(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Tx_XBee(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Rx_GSM(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Rx_GSM(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Tx_GSM(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Tx_GSM(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Rx_wifi(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_wifi(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Tx_wifi(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Tx_wifi(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Rx_Psoc(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Rx_Psoc(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Tx_Psoc(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Tx_Psoc(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF mosi(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF mosi(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF sclk(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF sclk(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF ss0(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF ss0(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF miso(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF miso(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF ss1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF ss1(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Psoc_status(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Psoc_status(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Psoc_status(1) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Psoc_status(1) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF PKey(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF PKey(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF led(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF led(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \LCD1:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_26 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \LCD2:BUART:counter_load_not\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_counter_load\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_postpoll\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_4\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_5\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_50 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \XBee:BUART:counter_load_not\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_counter_load\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_postpoll\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_status_4\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_status_5\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF Net_85 : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \GSM:BUART:counter_load_not\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_status_0\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_status_2\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_counter_load\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_postpoll\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_status_4\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_status_5\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF Net_109 : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \WIFI:BUART:counter_load_not\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_status_0\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_status_2\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_counter_load\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_postpoll\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_status_4\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_status_5\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF Net_133 : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \PSOC:BUART:counter_load_not\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_status_0\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_status_2\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_counter_load\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_postpoll\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_status_4\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_status_5\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF Net_429 : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF Net_288 : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \LCD1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \LCD1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \LCD2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \LCD2:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \XBee:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \XBee:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \XBee:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \XBee:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \XBee:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \GSM:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \GSM:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \GSM:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \GSM:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \GSM:BUART:sRX:RxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \WIFI:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \WIFI:BUART:sTX:TxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \WIFI:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \WIFI:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \PSOC:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \PSOC:BUART:sTX:TxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \PSOC:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \PSOC:BUART:sRX:RxSts\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell13";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell14";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF \SelectSS:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \LCD1:BUART:txn\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_1\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_2\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_bitclk\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_0\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_load_fifo\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_3\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_2\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_3\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_last\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \LCD2:BUART:txn\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_1\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_0\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_bitclk\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_load_fifo\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_3\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_2\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_3\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_last\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \XBee:BUART:txn\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_state_1\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_state_0\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_bitclk\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \XBee:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_state_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_load_fifo\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_state_3\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_state_2\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_bitclk_enable\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_status_3\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \XBee:BUART:rx_last\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \GSM:BUART:txn\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_state_1\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_state_0\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_bitclk\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \GSM:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_state_0\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_load_fifo\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_state_3\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_state_2\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_bitclk_enable\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_status_3\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \GSM:BUART:rx_last\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \WIFI:BUART:txn\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_state_1\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_state_0\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_state_2\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_bitclk\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \WIFI:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_state_0\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_load_fifo\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_state_3\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_state_2\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_bitclk_enable\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF MODIN17_1 : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF MODIN17_0 : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_status_3\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \WIFI:BUART:rx_last\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF \PSOC:BUART:txn\ : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_state_1\ : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_state_0\ : LABEL IS "macrocell138";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_state_2\ : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_bitclk\ : LABEL IS "macrocell140";
    ATTRIBUTE lib_model OF \PSOC:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell141";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_state_0\ : LABEL IS "macrocell142";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_load_fifo\ : LABEL IS "macrocell143";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_state_3\ : LABEL IS "macrocell144";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_state_2\ : LABEL IS "macrocell145";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_bitclk_enable\ : LABEL IS "macrocell146";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell147";
    ATTRIBUTE lib_model OF \PSOC:BUART:pollcount_1\ : LABEL IS "macrocell148";
    ATTRIBUTE lib_model OF \PSOC:BUART:pollcount_0\ : LABEL IS "macrocell149";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_status_3\ : LABEL IS "macrocell150";
    ATTRIBUTE lib_model OF \PSOC:BUART:rx_last\ : LABEL IS "macrocell151";
    ATTRIBUTE lib_model OF Net_165 : LABEL IS "macrocell152";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_2\ : LABEL IS "macrocell153";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_1\ : LABEL IS "macrocell154";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_0\ : LABEL IS "macrocell155";
    ATTRIBUTE lib_model OF Net_392 : LABEL IS "macrocell156";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_cond\ : LABEL IS "macrocell157";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell158";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell159";
    ATTRIBUTE lib_model OF Net_166 : LABEL IS "macrocell160";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \SPIM:Net_276\,
            dclk_0 => \SPIM:Net_276_local\,
            dclk_glb_1 => \PSOC:Net_9\,
            dclk_1 => \PSOC:Net_9_local\,
            dclk_glb_2 => \LCD2:Net_9\,
            dclk_2 => \LCD2:Net_9_local\,
            dclk_glb_3 => \LCD1:Net_9\,
            dclk_3 => \LCD1:Net_9_local\,
            dclk_glb_4 => \XBee:Net_9\,
            dclk_4 => \XBee:Net_9_local\,
            dclk_glb_5 => \WIFI:Net_9\,
            dclk_5 => \WIFI:Net_9_local\,
            dclk_glb_6 => \GSM:Net_9\,
            dclk_6 => \GSM:Net_9_local\,
            dclk_glb_7 => Net_483,
            dclk_7 => Net_483_local,
            dclk_glb_ff_7 => \ClockBlock.dclk_glb_ff_7__sig\);

    Rx_LCD1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD1(0)__PA,
            oe => open,
            fb => Net_7,
            pad_in => Rx_LCD1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD1(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Tx_LCD1(0)_PAD,
            pad_in => Tx_LCD1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_LCD2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0c40ff1c-4936-4d5f-8c8c-ac86cb987136",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD2(0)__PA,
            oe => open,
            fb => Net_31,
            pad_in => Rx_LCD2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f30a2159-c1ac-4703-9983-3e967b0eed3a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD2(0)__PA,
            oe => open,
            pin_input => Net_26,
            pad_out => Tx_LCD2(0)_PAD,
            pad_in => Tx_LCD2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_XBee:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d8dbd95e-69e0-470c-a4ff-76526e1a4c8c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_XBee(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_XBee",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_XBee(0)__PA,
            oe => open,
            fb => Net_55,
            pad_in => Rx_XBee(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_XBee:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "763ccfcf-eced-48a3-a830-867e6d4ec93d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_XBee(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_XBee",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_XBee(0)__PA,
            oe => open,
            pin_input => Net_50,
            pad_out => Tx_XBee(0)_PAD,
            pad_in => Tx_XBee(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_GSM:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ca74c9ce-1313-4ad2-9f1b-d2e93573f349",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_GSM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_GSM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_GSM(0)__PA,
            oe => open,
            fb => Net_90,
            pad_in => Rx_GSM(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_GSM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "08cd0b76-bfe3-494b-8fc1-8d36babf6eae",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_GSM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_GSM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_GSM(0)__PA,
            oe => open,
            pin_input => Net_85,
            pad_out => Tx_GSM(0)_PAD,
            pad_in => Tx_GSM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_wifi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d14b2492-3c56-485f-beab-13b2daa936f2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_wifi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_wifi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_wifi(0)__PA,
            oe => open,
            fb => Net_114,
            pad_in => Rx_wifi(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_wifi:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "34978f61-8d99-4f98-8601-6de7cb058ddd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_wifi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_wifi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_wifi(0)__PA,
            oe => open,
            pin_input => Net_109,
            pad_out => Tx_wifi(0)_PAD,
            pad_in => Tx_wifi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Psoc:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ecc7d6f8-29b8-45ed-9c80-d845cb51b52d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Psoc(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Psoc",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Psoc(0)__PA,
            oe => open,
            fb => Net_138,
            pad_in => Rx_Psoc(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Psoc:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c8f4e2dd-a046-4fe2-a851-80848dc13171",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Psoc(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Psoc",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Psoc(0)__PA,
            oe => open,
            pin_input => Net_133,
            pad_out => Tx_Psoc(0)_PAD,
            pad_in => Tx_Psoc(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mosi:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mosi(0)__PA,
            oe => open,
            pin_input => Net_165,
            pad_out => mosi(0)_PAD,
            pad_in => mosi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sclk:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1cf04409-5742-4ed1-bcd9-6bc11c0d9fe3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sclk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sclk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => sclk(0)__PA,
            oe => open,
            pin_input => Net_166,
            pad_out => sclk(0)_PAD,
            pad_in => sclk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ss0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "43425f6b-652a-49df-987e-e179b1bac3ee",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ss0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ss0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ss0(0)__PA,
            oe => open,
            pin_input => Net_429,
            pad_out => ss0(0)_PAD,
            pad_in => ss0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    miso:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => miso(0)__PA,
            oe => open,
            fb => Net_168,
            pad_in => miso(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ss1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "848e2f55-d0b0-4ce5-a3c2-c7bf0d85d8ee",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ss1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ss1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ss1(0)__PA,
            oe => open,
            pin_input => Net_288,
            pad_out => ss1(0)_PAD,
            pad_in => ss1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Psoc_status:logicalport
        GENERIC MAP(
            drive_mode => "001001",
            ibuf_enabled => "11",
            id => "425b40d2-25ed-4ff6-b92c-0aebb9d3757c",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "II",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Psoc_status(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Psoc_status",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Psoc_status(0)__PA,
            oe => open,
            pad_in => Psoc_status(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Psoc_status(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Psoc_status",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Psoc_status(1)__PA,
            oe => open,
            pad_in => Psoc_status(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PKey:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "659077e2-1b3f-4d1b-8b04-a3a67e6b8633",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PKey(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PKey",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PKey(0)__PA,
            oe => open,
            pad_in => PKey(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    led:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3d31a17d-6f34-4791-b07b-a0d458b06ee4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    led(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "led",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => led(0)__PA,
            oe => open,
            pad_in => led(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            main_0 => \LCD1:BUART:txn\);

    \LCD1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:counter_load_not\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_state_2\);

    \LCD1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_status_0\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_fifo_empty\,
            main_4 => \LCD1:BUART:tx_state_2\);

    \LCD1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_status_2\,
            main_0 => \LCD1:BUART:tx_fifo_notfull\);

    Rx_Psoc(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_138,
            out => Net_138_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \LCD1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_counter_load\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_state_3\,
            main_3 => \LCD1:BUART:rx_state_2\);

    \LCD1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_7_SYNCOUT);

    \LCD1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_4\,
            main_0 => \LCD1:BUART:rx_load_fifo\,
            main_1 => \LCD1:BUART:rx_fifofull\);

    \LCD1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_5\,
            main_0 => \LCD1:BUART:rx_fifonotempty\,
            main_1 => \LCD1:BUART:rx_state_stop1_reg\);

    Net_26:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_26,
            main_0 => \LCD2:BUART:txn\);

    \LCD2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:counter_load_not\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_state_2\);

    \LCD2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_status_0\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_fifo_empty\,
            main_4 => \LCD2:BUART:tx_state_2\);

    \LCD2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_status_2\,
            main_0 => \LCD2:BUART:tx_fifo_notfull\);

    Rx_wifi(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_114,
            out => Net_114_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \LCD2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_counter_load\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_state_3\,
            main_3 => \LCD2:BUART:rx_state_2\);

    \LCD2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_postpoll\,
            main_0 => MODIN5_1,
            main_1 => MODIN5_0,
            main_2 => Net_31_SYNCOUT);

    \LCD2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_4\,
            main_0 => \LCD2:BUART:rx_load_fifo\,
            main_1 => \LCD2:BUART:rx_fifofull\);

    \LCD2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_5\,
            main_0 => \LCD2:BUART:rx_fifonotempty\,
            main_1 => \LCD2:BUART:rx_state_stop1_reg\);

    Net_50:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_50,
            main_0 => \XBee:BUART:txn\);

    \XBee:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:counter_load_not\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_state_2\);

    \XBee:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_status_0\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_fifo_empty\,
            main_4 => \XBee:BUART:tx_state_2\);

    \XBee:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_status_2\,
            main_0 => \XBee:BUART:tx_fifo_notfull\);

    Rx_GSM(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_90,
            out => Net_90_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \XBee:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_counter_load\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_state_3\,
            main_3 => \XBee:BUART:rx_state_2\);

    \XBee:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_postpoll\,
            main_0 => MODIN9_1,
            main_1 => MODIN9_0,
            main_2 => Net_55_SYNCOUT);

    \XBee:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_status_4\,
            main_0 => \XBee:BUART:rx_load_fifo\,
            main_1 => \XBee:BUART:rx_fifofull\);

    \XBee:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_status_5\,
            main_0 => \XBee:BUART:rx_fifonotempty\,
            main_1 => \XBee:BUART:rx_state_stop1_reg\);

    Net_85:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_85,
            main_0 => \GSM:BUART:txn\);

    \GSM:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:counter_load_not\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_state_2\);

    \GSM:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_status_0\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_fifo_empty\,
            main_4 => \GSM:BUART:tx_state_2\);

    \GSM:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_status_2\,
            main_0 => \GSM:BUART:tx_fifo_notfull\);

    Rx_XBee(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_55,
            out => Net_55_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \GSM:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_counter_load\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_state_3\,
            main_3 => \GSM:BUART:rx_state_2\);

    \GSM:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_postpoll\,
            main_0 => MODIN13_1,
            main_1 => MODIN13_0,
            main_2 => Net_90_SYNCOUT);

    \GSM:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_status_4\,
            main_0 => \GSM:BUART:rx_load_fifo\,
            main_1 => \GSM:BUART:rx_fifofull\);

    \GSM:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_status_5\,
            main_0 => \GSM:BUART:rx_fifonotempty\,
            main_1 => \GSM:BUART:rx_state_stop1_reg\);

    Net_109:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_109,
            main_0 => \WIFI:BUART:txn\);

    \WIFI:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:counter_load_not\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_state_2\);

    \WIFI:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_status_0\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_fifo_empty\,
            main_4 => \WIFI:BUART:tx_state_2\);

    \WIFI:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_status_2\,
            main_0 => \WIFI:BUART:tx_fifo_notfull\);

    Rx_LCD2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_31,
            out => Net_31_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \WIFI:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_counter_load\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_state_3\,
            main_3 => \WIFI:BUART:rx_state_2\);

    \WIFI:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_postpoll\,
            main_0 => MODIN17_1,
            main_1 => MODIN17_0,
            main_2 => Net_114_SYNCOUT);

    \WIFI:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_status_4\,
            main_0 => \WIFI:BUART:rx_load_fifo\,
            main_1 => \WIFI:BUART:rx_fifofull\);

    \WIFI:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_status_5\,
            main_0 => \WIFI:BUART:rx_fifonotempty\,
            main_1 => \WIFI:BUART:rx_state_stop1_reg\);

    Net_133:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_133,
            main_0 => \PSOC:BUART:txn\);

    \PSOC:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:counter_load_not\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_state_2\);

    \PSOC:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_status_0\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_fifo_empty\,
            main_4 => \PSOC:BUART:tx_state_2\);

    \PSOC:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_status_2\,
            main_0 => \PSOC:BUART:tx_fifo_notfull\);

    Rx_LCD1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_7,
            out => Net_7_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PSOC:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_counter_load\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_state_3\,
            main_3 => \PSOC:BUART:rx_state_2\);

    \PSOC:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_postpoll\,
            main_0 => \PSOC:BUART:pollcount_1\,
            main_1 => \PSOC:BUART:pollcount_0\,
            main_2 => Net_138_SYNCOUT);

    \PSOC:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_status_4\,
            main_0 => \PSOC:BUART:rx_load_fifo\,
            main_1 => \PSOC:BUART:rx_fifofull\);

    \PSOC:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_status_5\,
            main_0 => \PSOC:BUART:rx_fifonotempty\,
            main_1 => \PSOC:BUART:rx_state_stop1_reg\);

    \SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_rx_data\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\);

    \SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_0\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_4\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:rx_status_6\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\,
            main_5 => \SPIM:BSPIM:rx_status_4\);

    Net_429:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_429,
            main_0 => Net_392,
            main_1 => Net_273);

    Net_288:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_288,
            main_0 => Net_392,
            main_1 => Net_273);

    \LCD1:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_20,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \LCD1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_2 => \LCD1:BUART:tx_state_1\,
            cs_addr_1 => \LCD1:BUART:tx_state_0\,
            cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_0 => \LCD1:BUART:counter_load_not\,
            ce0_reg => \LCD1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \LCD1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD1:BUART:tx_fifo_notfull\,
            status_2 => \LCD1:BUART:tx_status_2\,
            status_1 => \LCD1:BUART:tx_fifo_empty\,
            status_0 => \LCD1:BUART:tx_status_0\);

    \LCD1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD1:BUART:rx_state_0\,
            cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\,
            route_si => \LCD1:BUART:rx_postpoll\,
            f0_load => \LCD1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD1:Net_9\,
            reset => open,
            load => \LCD1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \LCD1:BUART:rx_count_2\,
            count_1 => \LCD1:BUART:rx_count_1\,
            count_0 => \LCD1:BUART:rx_count_0\,
            tc => \LCD1:BUART:rx_count7_tc\);

    \LCD1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            status_6 => open,
            status_5 => \LCD1:BUART:rx_status_5\,
            status_4 => \LCD1:BUART:rx_status_4\,
            status_3 => \LCD1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_20);

    \LCD2:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_44,
            clock => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_2 => \LCD2:BUART:tx_state_1\,
            cs_addr_1 => \LCD2:BUART:tx_state_0\,
            cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_0 => \LCD2:BUART:counter_load_not\,
            ce0_reg => \LCD2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \LCD2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD2:BUART:tx_fifo_notfull\,
            status_2 => \LCD2:BUART:tx_status_2\,
            status_1 => \LCD2:BUART:tx_fifo_empty\,
            status_0 => \LCD2:BUART:tx_status_0\);

    \LCD2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD2:BUART:rx_state_0\,
            cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\,
            route_si => \LCD2:BUART:rx_postpoll\,
            f0_load => \LCD2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD2:Net_9\,
            reset => open,
            load => \LCD2:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \LCD2:BUART:rx_count_2\,
            count_1 => \LCD2:BUART:rx_count_1\,
            count_0 => \LCD2:BUART:rx_count_0\,
            tc => \LCD2:BUART:rx_count7_tc\);

    \LCD2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            status_6 => open,
            status_5 => \LCD2:BUART:rx_status_5\,
            status_4 => \LCD2:BUART:rx_status_4\,
            status_3 => \LCD2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_44);

    \XBee:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_79,
            clock => ClockBlock_BUS_CLK);

    \XBee:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee:Net_9\,
            cs_addr_2 => \XBee:BUART:tx_state_1\,
            cs_addr_1 => \XBee:BUART:tx_state_0\,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\,
            so_comb => \XBee:BUART:tx_shift_out\,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \XBee:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee:Net_9\,
            cs_addr_0 => \XBee:BUART:counter_load_not\,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \XBee:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \XBee:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \XBee:BUART:tx_fifo_notfull\,
            status_2 => \XBee:BUART:tx_status_2\,
            status_1 => \XBee:BUART:tx_fifo_empty\,
            status_0 => \XBee:BUART:tx_status_0\);

    \XBee:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee:Net_9\,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \XBee:BUART:rx_state_0\,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\,
            route_si => \XBee:BUART:rx_postpoll\,
            f0_load => \XBee:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \XBee:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \XBee:Net_9\,
            reset => open,
            load => \XBee:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \XBee:BUART:rx_count_2\,
            count_1 => \XBee:BUART:rx_count_1\,
            count_0 => \XBee:BUART:rx_count_0\,
            tc => \XBee:BUART:rx_count7_tc\);

    \XBee:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee:Net_9\,
            status_6 => open,
            status_5 => \XBee:BUART:rx_status_5\,
            status_4 => \XBee:BUART:rx_status_4\,
            status_3 => \XBee:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_79);

    \GSM:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GSM:Net_9\,
            cs_addr_2 => \GSM:BUART:tx_state_1\,
            cs_addr_1 => \GSM:BUART:tx_state_0\,
            cs_addr_0 => \GSM:BUART:tx_bitclk_enable_pre\,
            so_comb => \GSM:BUART:tx_shift_out\,
            f0_bus_stat_comb => \GSM:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \GSM:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \GSM:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GSM:Net_9\,
            cs_addr_0 => \GSM:BUART:counter_load_not\,
            ce0_reg => \GSM:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \GSM:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \GSM:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GSM:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \GSM:BUART:tx_fifo_notfull\,
            status_2 => \GSM:BUART:tx_status_2\,
            status_1 => \GSM:BUART:tx_fifo_empty\,
            status_0 => \GSM:BUART:tx_status_0\);

    \GSM:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GSM:Net_9\,
            cs_addr_2 => \GSM:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \GSM:BUART:rx_state_0\,
            cs_addr_0 => \GSM:BUART:rx_bitclk_enable\,
            route_si => \GSM:BUART:rx_postpoll\,
            f0_load => \GSM:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \GSM:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \GSM:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \GSM:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \GSM:Net_9\,
            reset => open,
            load => \GSM:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \GSM:BUART:rx_count_2\,
            count_1 => \GSM:BUART:rx_count_1\,
            count_0 => \GSM:BUART:rx_count_0\,
            tc => \GSM:BUART:rx_count7_tc\);

    \GSM:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GSM:Net_9\,
            status_6 => open,
            status_5 => \GSM:BUART:rx_status_5\,
            status_4 => \GSM:BUART:rx_status_4\,
            status_3 => \GSM:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \WIFI:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \WIFI:Net_9\,
            cs_addr_2 => \WIFI:BUART:tx_state_1\,
            cs_addr_1 => \WIFI:BUART:tx_state_0\,
            cs_addr_0 => \WIFI:BUART:tx_bitclk_enable_pre\,
            so_comb => \WIFI:BUART:tx_shift_out\,
            f0_bus_stat_comb => \WIFI:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \WIFI:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \WIFI:Net_9\,
            cs_addr_0 => \WIFI:BUART:counter_load_not\,
            ce0_reg => \WIFI:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \WIFI:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \WIFI:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \WIFI:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \WIFI:BUART:tx_fifo_notfull\,
            status_2 => \WIFI:BUART:tx_status_2\,
            status_1 => \WIFI:BUART:tx_fifo_empty\,
            status_0 => \WIFI:BUART:tx_status_0\);

    \WIFI:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \WIFI:Net_9\,
            cs_addr_2 => \WIFI:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \WIFI:BUART:rx_state_0\,
            cs_addr_0 => \WIFI:BUART:rx_bitclk_enable\,
            route_si => \WIFI:BUART:rx_postpoll\,
            f0_load => \WIFI:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \WIFI:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \WIFI:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \WIFI:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \WIFI:Net_9\,
            reset => open,
            load => \WIFI:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN20_6,
            count_5 => MODIN20_5,
            count_4 => MODIN20_4,
            count_3 => MODIN20_3,
            count_2 => \WIFI:BUART:rx_count_2\,
            count_1 => \WIFI:BUART:rx_count_1\,
            count_0 => \WIFI:BUART:rx_count_0\,
            tc => \WIFI:BUART:rx_count7_tc\);

    \WIFI:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \WIFI:Net_9\,
            status_6 => open,
            status_5 => \WIFI:BUART:rx_status_5\,
            status_4 => \WIFI:BUART:rx_status_4\,
            status_3 => \WIFI:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \PSOC:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_151,
            clock => ClockBlock_BUS_CLK);

    \PSOC:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PSOC:Net_9\,
            cs_addr_2 => \PSOC:BUART:tx_state_1\,
            cs_addr_1 => \PSOC:BUART:tx_state_0\,
            cs_addr_0 => \PSOC:BUART:tx_bitclk_enable_pre\,
            so_comb => \PSOC:BUART:tx_shift_out\,
            f0_bus_stat_comb => \PSOC:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \PSOC:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PSOC:Net_9\,
            cs_addr_0 => \PSOC:BUART:counter_load_not\,
            ce0_reg => \PSOC:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \PSOC:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \PSOC:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PSOC:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PSOC:BUART:tx_fifo_notfull\,
            status_2 => \PSOC:BUART:tx_status_2\,
            status_1 => \PSOC:BUART:tx_fifo_empty\,
            status_0 => \PSOC:BUART:tx_status_0\);

    \PSOC:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PSOC:Net_9\,
            cs_addr_2 => \PSOC:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \PSOC:BUART:rx_state_0\,
            cs_addr_0 => \PSOC:BUART:rx_bitclk_enable\,
            route_si => \PSOC:BUART:rx_postpoll\,
            f0_load => \PSOC:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \PSOC:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \PSOC:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \PSOC:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \PSOC:Net_9\,
            reset => open,
            load => \PSOC:BUART:rx_counter_load\,
            enable => open,
            count_6 => \PSOC:BUART:rx_count_6\,
            count_5 => \PSOC:BUART:rx_count_5\,
            count_4 => \PSOC:BUART:rx_count_4\,
            count_3 => \PSOC:BUART:rx_count_3\,
            count_2 => \PSOC:BUART:rx_count_2\,
            count_1 => \PSOC:BUART:rx_count_1\,
            count_0 => \PSOC:BUART:rx_count_0\,
            tc => \PSOC:BUART:rx_count7_tc\);

    \PSOC:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PSOC:Net_9\,
            status_6 => open,
            status_5 => \PSOC:BUART:rx_status_5\,
            status_4 => \PSOC:BUART:rx_status_4\,
            status_3 => \PSOC:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_151);

    \SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM:Net_276\,
            load => open,
            enable => \SPIM:BSPIM:cnt_enable\,
            count_6 => \SPIM:BSPIM:count_6\,
            count_5 => \SPIM:BSPIM:count_5\,
            count_4 => \SPIM:BSPIM:count_4\,
            count_3 => \SPIM:BSPIM:count_3\,
            count_2 => \SPIM:BSPIM:count_2\,
            count_1 => \SPIM:BSPIM:count_1\,
            count_0 => \SPIM:BSPIM:count_0\,
            tc => \SPIM:BSPIM:cnt_tc\);

    \SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM:BSPIM:tx_status_4\,
            status_3 => \SPIM:BSPIM:load_rx_data\,
            status_2 => \SPIM:BSPIM:tx_status_2\,
            status_1 => \SPIM:BSPIM:tx_status_1\,
            status_0 => \SPIM:BSPIM:tx_status_0\);

    \SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM:Net_276\,
            status_6 => \SPIM:BSPIM:rx_status_6\,
            status_5 => \SPIM:BSPIM:rx_status_5\,
            status_4 => \SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM:Net_276\,
            cs_addr_2 => \SPIM:BSPIM:state_2\,
            cs_addr_1 => \SPIM:BSPIM:state_1\,
            cs_addr_0 => \SPIM:BSPIM:state_0\,
            route_si => Net_168_SYNCOUT,
            f1_load => \SPIM:BSPIM:load_rx_data\,
            so_comb => \SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SelectSS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \SelectSS:control_7\,
            control_6 => \SelectSS:control_6\,
            control_5 => \SelectSS:control_5\,
            control_4 => \SelectSS:control_4\,
            control_3 => \SelectSS:control_3\,
            control_2 => \SelectSS:control_2\,
            control_1 => \SelectSS:control_1\,
            control_0 => Net_273,
            busclk => ClockBlock_BUS_CLK);

    \Timer_psoc:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_psoc:Net_51\,
            cmp => \Timer_psoc:Net_261\,
            irq => Net_440);

    isr_psoc:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_440,
            clock => ClockBlock_BUS_CLK);

    \Timer_LCD:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_LCD:Net_51\,
            cmp => \Timer_LCD:Net_261\,
            irq => Net_504);

    isr_LCD:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_504,
            clock => ClockBlock_BUS_CLK);

    \LCD1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:txn\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:txn\,
            main_1 => \LCD1:BUART:tx_state_1\,
            main_2 => \LCD1:BUART:tx_state_0\,
            main_3 => \LCD1:BUART:tx_shift_out\,
            main_4 => \LCD1:BUART:tx_state_2\,
            main_5 => \LCD1:BUART:tx_counter_dp\,
            main_6 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_1\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_state_2\,
            main_4 => \LCD1:BUART:tx_counter_dp\,
            main_5 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_0\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_fifo_empty\,
            main_4 => \LCD1:BUART:tx_state_2\,
            main_5 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_2\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_state_2\,
            main_4 => \LCD1:BUART:tx_counter_dp\,
            main_5 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_bitclk\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD1:BUART:tx_state_2\);

    \LCD1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD1:Net_9\);

    \LCD1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_0\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4,
            main_10 => Net_7_SYNCOUT);

    \LCD1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_load_fifo\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \LCD1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_3\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \LCD1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_2\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => \LCD1:BUART:rx_last\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4,
            main_9 => Net_7_SYNCOUT);

    \LCD1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_bitclk_enable\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => \LCD1:BUART:rx_count_0\);

    \LCD1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_state_3\,
            main_3 => \LCD1:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_7_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_7_SYNCOUT);

    \LCD1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_3\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => Net_7_SYNCOUT);

    \LCD1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_last\,
            clock_0 => \LCD1:Net_9\,
            main_0 => Net_7_SYNCOUT);

    \LCD2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:txn\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:txn\,
            main_1 => \LCD2:BUART:tx_state_1\,
            main_2 => \LCD2:BUART:tx_state_0\,
            main_3 => \LCD2:BUART:tx_shift_out\,
            main_4 => \LCD2:BUART:tx_state_2\,
            main_5 => \LCD2:BUART:tx_counter_dp\,
            main_6 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_1\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_state_2\,
            main_4 => \LCD2:BUART:tx_counter_dp\,
            main_5 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_0\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_fifo_empty\,
            main_4 => \LCD2:BUART:tx_state_2\,
            main_5 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_2\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_state_2\,
            main_4 => \LCD2:BUART:tx_counter_dp\,
            main_5 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_bitclk\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_3 => \LCD2:BUART:tx_state_2\);

    \LCD2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD2:Net_9\);

    \LCD2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_0\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4,
            main_10 => Net_31_SYNCOUT);

    \LCD2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_load_fifo\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \LCD2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_3\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \LCD2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_2\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => \LCD2:BUART:rx_last\,
            main_6 => MODIN8_6,
            main_7 => MODIN8_5,
            main_8 => MODIN8_4,
            main_9 => Net_31_SYNCOUT);

    \LCD2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_bitclk_enable\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => \LCD2:BUART:rx_count_0\);

    \LCD2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_state_3\,
            main_3 => \LCD2:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => MODIN5_1,
            main_3 => MODIN5_0,
            main_4 => Net_31_SYNCOUT);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => MODIN5_0,
            main_3 => Net_31_SYNCOUT);

    \LCD2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_3\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => Net_31_SYNCOUT);

    \LCD2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_last\,
            clock_0 => \LCD2:Net_9\,
            main_0 => Net_31_SYNCOUT);

    \XBee:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:txn\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:txn\,
            main_1 => \XBee:BUART:tx_state_1\,
            main_2 => \XBee:BUART:tx_state_0\,
            main_3 => \XBee:BUART:tx_shift_out\,
            main_4 => \XBee:BUART:tx_state_2\,
            main_5 => \XBee:BUART:tx_counter_dp\,
            main_6 => \XBee:BUART:tx_bitclk\);

    \XBee:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_state_1\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_state_2\,
            main_4 => \XBee:BUART:tx_counter_dp\,
            main_5 => \XBee:BUART:tx_bitclk\);

    \XBee:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_state_0\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_fifo_empty\,
            main_4 => \XBee:BUART:tx_state_2\,
            main_5 => \XBee:BUART:tx_bitclk\);

    \XBee:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_state_2\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_state_2\,
            main_4 => \XBee:BUART:tx_counter_dp\,
            main_5 => \XBee:BUART:tx_bitclk\);

    \XBee:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_bitclk\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_state_1\,
            main_1 => \XBee:BUART:tx_state_0\,
            main_2 => \XBee:BUART:tx_bitclk_enable_pre\,
            main_3 => \XBee:BUART:tx_state_2\);

    \XBee:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:tx_ctrl_mark_last\,
            clock_0 => \XBee:Net_9\);

    \XBee:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_state_0\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_bitclk_enable\,
            main_3 => \XBee:BUART:rx_state_3\,
            main_4 => \XBee:BUART:rx_state_2\,
            main_5 => MODIN9_1,
            main_6 => MODIN9_0,
            main_7 => MODIN12_6,
            main_8 => MODIN12_5,
            main_9 => MODIN12_4,
            main_10 => Net_55_SYNCOUT);

    \XBee:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_load_fifo\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_bitclk_enable\,
            main_3 => \XBee:BUART:rx_state_3\,
            main_4 => \XBee:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \XBee:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_state_3\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_bitclk_enable\,
            main_3 => \XBee:BUART:rx_state_3\,
            main_4 => \XBee:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \XBee:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_state_2\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_bitclk_enable\,
            main_3 => \XBee:BUART:rx_state_3\,
            main_4 => \XBee:BUART:rx_state_2\,
            main_5 => \XBee:BUART:rx_last\,
            main_6 => MODIN12_6,
            main_7 => MODIN12_5,
            main_8 => MODIN12_4,
            main_9 => Net_55_SYNCOUT);

    \XBee:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_bitclk_enable\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:rx_count_2\,
            main_1 => \XBee:BUART:rx_count_1\,
            main_2 => \XBee:BUART:rx_count_0\);

    \XBee:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_state_stop1_reg\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_state_3\,
            main_3 => \XBee:BUART:rx_state_2\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:rx_count_2\,
            main_1 => \XBee:BUART:rx_count_1\,
            main_2 => MODIN9_1,
            main_3 => MODIN9_0,
            main_4 => Net_55_SYNCOUT);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:rx_count_2\,
            main_1 => \XBee:BUART:rx_count_1\,
            main_2 => MODIN9_0,
            main_3 => Net_55_SYNCOUT);

    \XBee:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_status_3\,
            clock_0 => \XBee:Net_9\,
            main_0 => \XBee:BUART:tx_ctrl_mark_last\,
            main_1 => \XBee:BUART:rx_state_0\,
            main_2 => \XBee:BUART:rx_bitclk_enable\,
            main_3 => \XBee:BUART:rx_state_3\,
            main_4 => \XBee:BUART:rx_state_2\,
            main_5 => MODIN9_1,
            main_6 => MODIN9_0,
            main_7 => Net_55_SYNCOUT);

    \XBee:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee:BUART:rx_last\,
            clock_0 => \XBee:Net_9\,
            main_0 => Net_55_SYNCOUT);

    \GSM:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:txn\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:txn\,
            main_1 => \GSM:BUART:tx_state_1\,
            main_2 => \GSM:BUART:tx_state_0\,
            main_3 => \GSM:BUART:tx_shift_out\,
            main_4 => \GSM:BUART:tx_state_2\,
            main_5 => \GSM:BUART:tx_counter_dp\,
            main_6 => \GSM:BUART:tx_bitclk\);

    \GSM:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_state_1\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_state_2\,
            main_4 => \GSM:BUART:tx_counter_dp\,
            main_5 => \GSM:BUART:tx_bitclk\);

    \GSM:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_state_0\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_fifo_empty\,
            main_4 => \GSM:BUART:tx_state_2\,
            main_5 => \GSM:BUART:tx_bitclk\);

    \GSM:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_state_2\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_state_2\,
            main_4 => \GSM:BUART:tx_counter_dp\,
            main_5 => \GSM:BUART:tx_bitclk\);

    \GSM:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_bitclk\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_state_1\,
            main_1 => \GSM:BUART:tx_state_0\,
            main_2 => \GSM:BUART:tx_bitclk_enable_pre\,
            main_3 => \GSM:BUART:tx_state_2\);

    \GSM:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:tx_ctrl_mark_last\,
            clock_0 => \GSM:Net_9\);

    \GSM:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_state_0\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_bitclk_enable\,
            main_3 => \GSM:BUART:rx_state_3\,
            main_4 => \GSM:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4,
            main_10 => Net_90_SYNCOUT);

    \GSM:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_load_fifo\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_bitclk_enable\,
            main_3 => \GSM:BUART:rx_state_3\,
            main_4 => \GSM:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \GSM:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_state_3\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_bitclk_enable\,
            main_3 => \GSM:BUART:rx_state_3\,
            main_4 => \GSM:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \GSM:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_state_2\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_bitclk_enable\,
            main_3 => \GSM:BUART:rx_state_3\,
            main_4 => \GSM:BUART:rx_state_2\,
            main_5 => \GSM:BUART:rx_last\,
            main_6 => MODIN16_6,
            main_7 => MODIN16_5,
            main_8 => MODIN16_4,
            main_9 => Net_90_SYNCOUT);

    \GSM:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_bitclk_enable\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:rx_count_2\,
            main_1 => \GSM:BUART:rx_count_1\,
            main_2 => \GSM:BUART:rx_count_0\);

    \GSM:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_state_stop1_reg\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_state_3\,
            main_3 => \GSM:BUART:rx_state_2\);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_1,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:rx_count_2\,
            main_1 => \GSM:BUART:rx_count_1\,
            main_2 => MODIN13_1,
            main_3 => MODIN13_0,
            main_4 => Net_90_SYNCOUT);

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_0,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:rx_count_2\,
            main_1 => \GSM:BUART:rx_count_1\,
            main_2 => MODIN13_0,
            main_3 => Net_90_SYNCOUT);

    \GSM:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_status_3\,
            clock_0 => \GSM:Net_9\,
            main_0 => \GSM:BUART:tx_ctrl_mark_last\,
            main_1 => \GSM:BUART:rx_state_0\,
            main_2 => \GSM:BUART:rx_bitclk_enable\,
            main_3 => \GSM:BUART:rx_state_3\,
            main_4 => \GSM:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => Net_90_SYNCOUT);

    \GSM:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GSM:BUART:rx_last\,
            clock_0 => \GSM:Net_9\,
            main_0 => Net_90_SYNCOUT);

    \WIFI:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:txn\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:txn\,
            main_1 => \WIFI:BUART:tx_state_1\,
            main_2 => \WIFI:BUART:tx_state_0\,
            main_3 => \WIFI:BUART:tx_shift_out\,
            main_4 => \WIFI:BUART:tx_state_2\,
            main_5 => \WIFI:BUART:tx_counter_dp\,
            main_6 => \WIFI:BUART:tx_bitclk\);

    \WIFI:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_state_1\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_state_2\,
            main_4 => \WIFI:BUART:tx_counter_dp\,
            main_5 => \WIFI:BUART:tx_bitclk\);

    \WIFI:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_state_0\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_fifo_empty\,
            main_4 => \WIFI:BUART:tx_state_2\,
            main_5 => \WIFI:BUART:tx_bitclk\);

    \WIFI:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_state_2\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_state_2\,
            main_4 => \WIFI:BUART:tx_counter_dp\,
            main_5 => \WIFI:BUART:tx_bitclk\);

    \WIFI:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_bitclk\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_state_1\,
            main_1 => \WIFI:BUART:tx_state_0\,
            main_2 => \WIFI:BUART:tx_bitclk_enable_pre\,
            main_3 => \WIFI:BUART:tx_state_2\);

    \WIFI:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:tx_ctrl_mark_last\,
            clock_0 => \WIFI:Net_9\);

    \WIFI:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_state_0\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_bitclk_enable\,
            main_3 => \WIFI:BUART:rx_state_3\,
            main_4 => \WIFI:BUART:rx_state_2\,
            main_5 => MODIN17_1,
            main_6 => MODIN17_0,
            main_7 => MODIN20_6,
            main_8 => MODIN20_5,
            main_9 => MODIN20_4,
            main_10 => Net_114_SYNCOUT);

    \WIFI:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_load_fifo\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_bitclk_enable\,
            main_3 => \WIFI:BUART:rx_state_3\,
            main_4 => \WIFI:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \WIFI:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_state_3\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_bitclk_enable\,
            main_3 => \WIFI:BUART:rx_state_3\,
            main_4 => \WIFI:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \WIFI:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_state_2\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_bitclk_enable\,
            main_3 => \WIFI:BUART:rx_state_3\,
            main_4 => \WIFI:BUART:rx_state_2\,
            main_5 => \WIFI:BUART:rx_last\,
            main_6 => MODIN20_6,
            main_7 => MODIN20_5,
            main_8 => MODIN20_4,
            main_9 => Net_114_SYNCOUT);

    \WIFI:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_bitclk_enable\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:rx_count_2\,
            main_1 => \WIFI:BUART:rx_count_1\,
            main_2 => \WIFI:BUART:rx_count_0\);

    \WIFI:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_state_stop1_reg\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_state_3\,
            main_3 => \WIFI:BUART:rx_state_2\);

    MODIN17_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN17_1,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:rx_count_2\,
            main_1 => \WIFI:BUART:rx_count_1\,
            main_2 => MODIN17_1,
            main_3 => MODIN17_0,
            main_4 => Net_114_SYNCOUT);

    MODIN17_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN17_0,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:rx_count_2\,
            main_1 => \WIFI:BUART:rx_count_1\,
            main_2 => MODIN17_0,
            main_3 => Net_114_SYNCOUT);

    \WIFI:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_status_3\,
            clock_0 => \WIFI:Net_9\,
            main_0 => \WIFI:BUART:tx_ctrl_mark_last\,
            main_1 => \WIFI:BUART:rx_state_0\,
            main_2 => \WIFI:BUART:rx_bitclk_enable\,
            main_3 => \WIFI:BUART:rx_state_3\,
            main_4 => \WIFI:BUART:rx_state_2\,
            main_5 => MODIN17_1,
            main_6 => MODIN17_0,
            main_7 => Net_114_SYNCOUT);

    \WIFI:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \WIFI:BUART:rx_last\,
            clock_0 => \WIFI:Net_9\,
            main_0 => Net_114_SYNCOUT);

    \PSOC:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:txn\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:txn\,
            main_1 => \PSOC:BUART:tx_state_1\,
            main_2 => \PSOC:BUART:tx_state_0\,
            main_3 => \PSOC:BUART:tx_shift_out\,
            main_4 => \PSOC:BUART:tx_state_2\,
            main_5 => \PSOC:BUART:tx_counter_dp\,
            main_6 => \PSOC:BUART:tx_bitclk\);

    \PSOC:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_state_1\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_state_2\,
            main_4 => \PSOC:BUART:tx_counter_dp\,
            main_5 => \PSOC:BUART:tx_bitclk\);

    \PSOC:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_state_0\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_fifo_empty\,
            main_4 => \PSOC:BUART:tx_state_2\,
            main_5 => \PSOC:BUART:tx_bitclk\);

    \PSOC:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_state_2\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_state_2\,
            main_4 => \PSOC:BUART:tx_counter_dp\,
            main_5 => \PSOC:BUART:tx_bitclk\);

    \PSOC:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_bitclk\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_state_1\,
            main_1 => \PSOC:BUART:tx_state_0\,
            main_2 => \PSOC:BUART:tx_bitclk_enable_pre\,
            main_3 => \PSOC:BUART:tx_state_2\);

    \PSOC:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:tx_ctrl_mark_last\,
            clock_0 => \PSOC:Net_9\);

    \PSOC:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_state_0\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_bitclk_enable\,
            main_3 => \PSOC:BUART:rx_state_3\,
            main_4 => \PSOC:BUART:rx_state_2\,
            main_5 => \PSOC:BUART:rx_count_6\,
            main_6 => \PSOC:BUART:rx_count_5\,
            main_7 => \PSOC:BUART:rx_count_4\,
            main_8 => \PSOC:BUART:pollcount_1\,
            main_9 => \PSOC:BUART:pollcount_0\,
            main_10 => Net_138_SYNCOUT);

    \PSOC:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_load_fifo\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_bitclk_enable\,
            main_3 => \PSOC:BUART:rx_state_3\,
            main_4 => \PSOC:BUART:rx_state_2\,
            main_5 => \PSOC:BUART:rx_count_6\,
            main_6 => \PSOC:BUART:rx_count_5\,
            main_7 => \PSOC:BUART:rx_count_4\);

    \PSOC:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_state_3\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_bitclk_enable\,
            main_3 => \PSOC:BUART:rx_state_3\,
            main_4 => \PSOC:BUART:rx_state_2\,
            main_5 => \PSOC:BUART:rx_count_6\,
            main_6 => \PSOC:BUART:rx_count_5\,
            main_7 => \PSOC:BUART:rx_count_4\);

    \PSOC:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_state_2\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_bitclk_enable\,
            main_3 => \PSOC:BUART:rx_state_3\,
            main_4 => \PSOC:BUART:rx_state_2\,
            main_5 => \PSOC:BUART:rx_count_6\,
            main_6 => \PSOC:BUART:rx_count_5\,
            main_7 => \PSOC:BUART:rx_count_4\,
            main_8 => \PSOC:BUART:rx_last\,
            main_9 => Net_138_SYNCOUT);

    \PSOC:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_bitclk_enable\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:rx_count_2\,
            main_1 => \PSOC:BUART:rx_count_1\,
            main_2 => \PSOC:BUART:rx_count_0\);

    \PSOC:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_state_stop1_reg\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_state_3\,
            main_3 => \PSOC:BUART:rx_state_2\);

    \PSOC:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:pollcount_1\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:rx_count_2\,
            main_1 => \PSOC:BUART:rx_count_1\,
            main_2 => \PSOC:BUART:pollcount_1\,
            main_3 => \PSOC:BUART:pollcount_0\,
            main_4 => Net_138_SYNCOUT);

    \PSOC:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:pollcount_0\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:rx_count_2\,
            main_1 => \PSOC:BUART:rx_count_1\,
            main_2 => \PSOC:BUART:pollcount_0\,
            main_3 => Net_138_SYNCOUT);

    \PSOC:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_status_3\,
            clock_0 => \PSOC:Net_9\,
            main_0 => \PSOC:BUART:tx_ctrl_mark_last\,
            main_1 => \PSOC:BUART:rx_state_0\,
            main_2 => \PSOC:BUART:rx_bitclk_enable\,
            main_3 => \PSOC:BUART:rx_state_3\,
            main_4 => \PSOC:BUART:rx_state_2\,
            main_5 => \PSOC:BUART:pollcount_1\,
            main_6 => \PSOC:BUART:pollcount_0\,
            main_7 => Net_138_SYNCOUT);

    \PSOC:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PSOC:BUART:rx_last\,
            clock_0 => \PSOC:Net_9\,
            main_0 => Net_138_SYNCOUT);

    Net_165:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_165,
            clock_0 => \SPIM:Net_276\,
            main_0 => Net_165,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\,
            main_4 => \SPIM:BSPIM:mosi_from_dp\,
            main_5 => \SPIM:BSPIM:count_4\,
            main_6 => \SPIM:BSPIM:count_3\,
            main_7 => \SPIM:BSPIM:count_2\,
            main_8 => \SPIM:BSPIM:count_1\,
            main_9 => \SPIM:BSPIM:count_0\,
            main_10 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_2\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_1\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_0\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:tx_status_1\);

    Net_392:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_392,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_392);

    \SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_cond\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:load_cond\);

    miso(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_168,
            out => Net_168_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:ld_ident\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:cnt_enable\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:cnt_enable\);

    Net_166:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_166,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_166);

END __DEFAULT__;
