<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › dev-sysmmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dev-sysmmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-exynos/dev-sysmmu.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS - System MMU support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/sysmmu.h&gt;</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">exynos_sysmmu_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

<span class="cp">#define SYSMMU_PLATFORM_DEVICE(ipname, devid)				\</span>
<span class="cp">static struct sysmmu_platform_data platdata_##ipname = {		\</span>
<span class="cp">	.dbgname = #ipname,						\</span>
<span class="cp">};									\</span>
<span class="cp">struct platform_device SYSMMU_PLATDEV(ipname) =				\</span>
<span class="cp">{									\</span>
<span class="cp">	.name		= SYSMMU_DEVNAME_BASE,				\</span>
<span class="cp">	.id		= devid,					\</span>
<span class="cp">	.dev		= {						\</span>
<span class="cp">		.dma_mask		= &amp;exynos_sysmmu_dma_mask,	\</span>
<span class="cp">		.coherent_dma_mask	= DMA_BIT_MASK(32),		\</span>
<span class="cp">		.platform_data		= &amp;platdata_##ipname,		\</span>
<span class="cp">	},								\</span>
<span class="cp">}</span>

<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">mfc_l</span><span class="p">,</span>	<span class="mi">0</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">mfc_r</span><span class="p">,</span>	<span class="mi">1</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">tv</span><span class="p">,</span>	<span class="mi">2</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">jpeg</span><span class="p">,</span>	<span class="mi">3</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">rot</span><span class="p">,</span>	<span class="mi">4</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimc0</span><span class="p">,</span>	<span class="mi">5</span><span class="p">);</span> <span class="cm">/* fimc* and gsc* exist exclusively */</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimc1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimc2</span><span class="p">,</span>	<span class="mi">7</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimc3</span><span class="p">,</span>	<span class="mi">8</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">gsc0</span><span class="p">,</span>	<span class="mi">5</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">gsc1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">gsc2</span><span class="p">,</span>	<span class="mi">7</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">gsc3</span><span class="p">,</span>	<span class="mi">8</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">isp</span><span class="p">,</span>	<span class="mi">9</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimd0</span><span class="p">,</span>	<span class="mi">10</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">fimd1</span><span class="p">,</span>	<span class="mi">11</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">camif0</span><span class="p">,</span>	<span class="mi">12</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="n">camif1</span><span class="p">,</span>	<span class="mi">13</span><span class="p">);</span>
<span class="n">SYSMMU_PLATFORM_DEVICE</span><span class="p">(</span><span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="mi">14</span><span class="p">);</span>

<span class="cp">#define SYSMMU_RESOURCE_NAME(core, ipname) sysmmures_##core##_##ipname</span>

<span class="cp">#define SYSMMU_RESOURCE(core, ipname)					\</span>
<span class="cp">	static struct resource SYSMMU_RESOURCE_NAME(core, ipname)[] __initdata =</span>

<span class="cp">#define DEFINE_SYSMMU_RESOURCE(core, mem, irq)				\</span>
<span class="cp">	DEFINE_RES_MEM_NAMED(core##_PA_SYSMMU_##mem, SZ_4K, #mem),	\</span>
<span class="cp">	DEFINE_RES_IRQ_NAMED(core##_IRQ_SYSMMU_##irq##_0, #mem)</span>

<span class="cp">#define SYSMMU_RESOURCE_DEFINE(core, ipname, mem, irq)			\</span>
<span class="cp">	SYSMMU_RESOURCE(core, ipname) {					\</span>
<span class="cp">		DEFINE_SYSMMU_RESOURCE(core, mem, irq)			\</span>
<span class="cp">	}</span>

<span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rnum</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">pdd</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">clocknames</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define SYSMMU_RESOURCE_MAPPING(core, ipname, resname) {		\</span>
<span class="cp">	.pdev = &amp;SYSMMU_PLATDEV(ipname),				\</span>
<span class="cp">	.res = SYSMMU_RESOURCE_NAME(EXYNOS##core, resname),		\</span>
<span class="cp">	.rnum = ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, resname)),\</span>
<span class="cp">	.clocknames = SYSMMU_CLOCK_NAME,				\</span>
<span class="cp">}</span>

<span class="cp">#define SYSMMU_RESOURCE_MAPPING_MC(core, ipname, resname, pdata) {	\</span>
<span class="cp">	.pdev = &amp;SYSMMU_PLATDEV(ipname),				\</span>
<span class="cp">	.res = SYSMMU_RESOURCE_NAME(EXYNOS##core, resname),		\</span>
<span class="cp">	.rnum = ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, resname)),\</span>
<span class="cp">	.clocknames = SYSMMU_CLOCK_NAME &quot;,&quot; SYSMMU_CLOCK_NAME2,		\</span>
<span class="cp">}</span>

<span class="cp">#ifdef CONFIG_EXYNOS_DEV_PD</span>
<span class="cp">#define SYSMMU_RESOURCE_MAPPING_PD(core, ipname, resname, pd) {		\</span>
<span class="cp">	.pdev = &amp;SYSMMU_PLATDEV(ipname),				\</span>
<span class="cp">	.res = &amp;SYSMMU_RESOURCE_NAME(EXYNOS##core, resname),		\</span>
<span class="cp">	.rnum = ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, resname)),\</span>
<span class="cp">	.clocknames = SYSMMU_CLOCK_NAME,				\</span>
<span class="cp">	.pdd = &amp;exynos##core##_device_pd[pd].dev,			\</span>
<span class="cp">}</span>

<span class="cp">#define SYSMMU_RESOURCE_MAPPING_MCPD(core, ipname, resname, pd, pdata) {\</span>
<span class="cp">	.pdev = &amp;SYSMMU_PLATDEV(ipname),				\</span>
<span class="cp">	.res = &amp;SYSMMU_RESOURCE_NAME(EXYNOS##core, resname),		\</span>
<span class="cp">	.rnum = ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, resname)),\</span>
<span class="cp">	.clocknames = SYSMMU_CLOCK_NAME &quot;,&quot; SYSMMU_CLOCK_NAME2,		\</span>
<span class="cp">	.pdd = &amp;exynos##core##_device_pd[pd].dev,			\</span>
<span class="cp">}</span>
<span class="cp">#else</span>
<span class="cp">#define SYSMMU_RESOURCE_MAPPING_PD(core, ipname, resname, pd)		\</span>
<span class="cp">		SYSMMU_RESOURCE_MAPPING(core, ipname, resname)</span>
<span class="cp">#define SYSMMU_RESOURCE_MAPPING_MCPD(core, ipname, resname, pd, pdata)	\</span>
<span class="cp">		SYSMMU_RESOURCE_MAPPING_MC(core, ipname, resname, pdata)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_EXYNOS_DEV_PD */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_ARCH_EXYNOS4</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimc0</span><span class="p">,</span>	<span class="n">FIMC0</span><span class="p">,</span>	<span class="n">FIMC0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimc1</span><span class="p">,</span>	<span class="n">FIMC1</span><span class="p">,</span>	<span class="n">FIMC1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimc2</span><span class="p">,</span>	<span class="n">FIMC2</span><span class="p">,</span>	<span class="n">FIMC2</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimc3</span><span class="p">,</span>	<span class="n">FIMC3</span><span class="p">,</span>	<span class="n">FIMC3</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">jpeg</span><span class="p">,</span>	<span class="n">JPEG</span><span class="p">,</span>	<span class="n">JPEG</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="n">G2D</span><span class="p">,</span>	<span class="mi">2</span><span class="n">D</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">tv</span><span class="p">,</span>	<span class="n">TV</span><span class="p">,</span>	<span class="n">TV_M0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="mi">2</span><span class="n">d_acp</span><span class="p">,</span>	<span class="mi">2</span><span class="n">D_ACP</span><span class="p">,</span>	<span class="mi">2</span><span class="n">D</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">rot</span><span class="p">,</span>	<span class="n">ROTATOR</span><span class="p">,</span> <span class="n">ROTATOR</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimd0</span><span class="p">,</span>	<span class="n">FIMD0</span><span class="p">,</span>	<span class="n">LCD0_M0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">fimd1</span><span class="p">,</span>	<span class="n">FIMD1</span><span class="p">,</span>	<span class="n">LCD1_M1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">flite0</span><span class="p">,</span>	<span class="n">FIMC_LITE0</span><span class="p">,</span> <span class="n">FIMC_LITE0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">flite1</span><span class="p">,</span>	<span class="n">FIMC_LITE1</span><span class="p">,</span> <span class="n">FIMC_LITE1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">mfc_r</span><span class="p">,</span>	<span class="n">MFC_R</span><span class="p">,</span>	<span class="n">MFC_M0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">mfc_l</span><span class="p">,</span>	<span class="n">MFC_L</span><span class="p">,</span>	<span class="n">MFC_M1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">isp</span><span class="p">)</span> <span class="p">{</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">FIMC_ISP</span><span class="p">,</span> <span class="n">FIMC_ISP</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">FIMC_DRC</span><span class="p">,</span> <span class="n">FIMC_DRC</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">FIMC_FD</span><span class="p">,</span> <span class="n">FIMC_FD</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS4</span><span class="p">,</span> <span class="n">ISPCPU</span><span class="p">,</span> <span class="n">FIMC_CX</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="n">sysmmu_resmap4</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimc0</span><span class="p">,</span>	<span class="n">fimc0</span><span class="p">,</span>	<span class="n">PD_CAM</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimc1</span><span class="p">,</span>	<span class="n">fimc1</span><span class="p">,</span>	<span class="n">PD_CAM</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimc2</span><span class="p">,</span>	<span class="n">fimc2</span><span class="p">,</span>	<span class="n">PD_CAM</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimc3</span><span class="p">,</span>	<span class="n">fimc3</span><span class="p">,</span>	<span class="n">PD_CAM</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">tv</span><span class="p">,</span>	<span class="n">tv</span><span class="p">,</span>	<span class="n">PD_TV</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">mfc_r</span><span class="p">,</span>	<span class="n">mfc_r</span><span class="p">,</span>	<span class="n">PD_MFC</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">mfc_l</span><span class="p">,</span>	<span class="n">mfc_l</span><span class="p">,</span>	<span class="n">PD_MFC</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">rot</span><span class="p">,</span>	<span class="n">rot</span><span class="p">,</span>	<span class="n">PD_LCD0</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">jpeg</span><span class="p">,</span>	<span class="n">jpeg</span><span class="p">,</span>	<span class="n">PD_CAM</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimd0</span><span class="p">,</span>	<span class="n">fimd0</span><span class="p">,</span>	<span class="n">PD_LCD0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="n">sysmmu_resmap4210</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="n">PD_LCD0</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">fimd1</span><span class="p">,</span>	<span class="n">fimd1</span><span class="p">,</span>	<span class="n">PD_LCD1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="n">sysmmu_resmap4212</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="mi">2</span><span class="n">d_acp</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="n">camif0</span><span class="p">,</span> <span class="n">flite0</span><span class="p">,</span>	<span class="n">PD_ISP</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="n">camif1</span><span class="p">,</span> <span class="n">flite1</span><span class="p">,</span>	<span class="n">PD_ISP</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="n">isp</span><span class="p">,</span>	<span class="n">isp</span><span class="p">,</span>	<span class="n">PD_ISP</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_EXYNOS4 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_ARCH_EXYNOS5</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">jpeg</span><span class="p">,</span>	<span class="n">JPEG</span><span class="p">,</span>	<span class="n">JPEG</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">fimd1</span><span class="p">,</span>	<span class="n">FIMD1</span><span class="p">,</span>	<span class="n">FIMD1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="mi">2</span><span class="n">D</span><span class="p">,</span>	<span class="mi">2</span><span class="n">D</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">rot</span><span class="p">,</span>	<span class="n">ROTATOR</span><span class="p">,</span> <span class="n">ROTATOR</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">tv</span><span class="p">,</span>	<span class="n">TV</span><span class="p">,</span>	<span class="n">TV</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">flite0</span><span class="p">,</span>	<span class="n">LITE0</span><span class="p">,</span>	<span class="n">LITE0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">flite1</span><span class="p">,</span>	<span class="n">LITE1</span><span class="p">,</span>	<span class="n">LITE1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">gsc0</span><span class="p">,</span>	<span class="n">GSC0</span><span class="p">,</span>	<span class="n">GSC0</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">gsc1</span><span class="p">,</span>	<span class="n">GSC1</span><span class="p">,</span>	<span class="n">GSC1</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">gsc2</span><span class="p">,</span>	<span class="n">GSC2</span><span class="p">,</span>	<span class="n">GSC2</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">gsc3</span><span class="p">,</span>	<span class="n">GSC3</span><span class="p">,</span>	<span class="n">GSC3</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">mfc_r</span><span class="p">,</span>	<span class="n">MFC_R</span><span class="p">,</span>	<span class="n">MFC_R</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE_DEFINE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">mfc_l</span><span class="p">,</span>	<span class="n">MFC_L</span><span class="p">,</span>	<span class="n">MFC_L</span><span class="p">);</span>
<span class="n">SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">isp</span><span class="p">)</span> <span class="p">{</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">ISP</span><span class="p">,</span> <span class="n">ISP</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">DRC</span><span class="p">,</span> <span class="n">DRC</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">FD</span><span class="p">,</span> <span class="n">FD</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">ISPCPU</span><span class="p">,</span> <span class="n">MCUISP</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">SCALERC</span><span class="p">,</span> <span class="n">SCALERCISP</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">SCALERP</span><span class="p">,</span> <span class="n">SCALERPISP</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span>	<span class="n">ODC</span><span class="p">,</span> <span class="n">ODC</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">DIS0</span><span class="p">,</span> <span class="n">DIS0</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="n">DIS1</span><span class="p">,</span> <span class="n">DIS1</span><span class="p">),</span>
	<span class="n">DEFINE_SYSMMU_RESOURCE</span><span class="p">(</span><span class="n">EXYNOS5</span><span class="p">,</span> <span class="mi">3</span><span class="n">DNR</span><span class="p">,</span> <span class="mi">3</span><span class="n">DNR</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="n">sysmmu_resmap5</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">jpeg</span><span class="p">,</span>	<span class="n">jpeg</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">fimd1</span><span class="p">,</span>	<span class="n">fimd1</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="mi">2</span><span class="n">d</span><span class="p">,</span>	<span class="mi">2</span><span class="n">d</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">rot</span><span class="p">,</span>	<span class="n">rot</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">tv</span><span class="p">,</span>	<span class="n">tv</span><span class="p">,</span>	<span class="n">PD_DISP1</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">camif0</span><span class="p">,</span>	<span class="n">flite0</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">camif1</span><span class="p">,</span>	<span class="n">flite1</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">gsc0</span><span class="p">,</span>	<span class="n">gsc0</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">gsc1</span><span class="p">,</span>	<span class="n">gsc1</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">gsc2</span><span class="p">,</span>	<span class="n">gsc2</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">gsc3</span><span class="p">,</span>	<span class="n">gsc3</span><span class="p">,</span>	<span class="n">PD_GSCL</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">mfc_r</span><span class="p">,</span>	<span class="n">mfc_r</span><span class="p">,</span>	<span class="n">PD_MFC</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">mfc_l</span><span class="p">,</span>	<span class="n">mfc_l</span><span class="p">,</span>	<span class="n">PD_MFC</span><span class="p">),</span>
	<span class="n">SYSMMU_RESOURCE_MAPPING_MCPD</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="n">isp</span><span class="p">,</span>	<span class="n">isp</span><span class="p">,</span>	<span class="n">PD_ISP</span><span class="p">,</span> <span class="n">mc_platdata</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_EXYNOS5 */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_sysmmu_platform_device</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="o">*</span><span class="n">resmap</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">};</span>
	<span class="kt">int</span> <span class="n">nmap</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>

<span class="cp">#ifdef CONFIG_ARCH_EXYNOS5</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">resmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sysmmu_resmap5</span><span class="p">;</span>
		<span class="n">nmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysmmu_resmap5</span><span class="p">);</span>
		<span class="n">nmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ARCH_EXYNOS4</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">resmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">resmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sysmmu_resmap4</span><span class="p">;</span>
		<span class="n">nmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysmmu_resmap4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">resmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">sysmmu_resmap4210</span><span class="p">;</span>
		<span class="n">nmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysmmu_resmap4210</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4412</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_exynos4212</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">resmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">sysmmu_resmap4212</span><span class="p">;</span>
		<span class="n">nmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysmmu_resmap4212</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nmap</span><span class="p">[</span><span class="n">j</span><span class="p">];</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">sysmmu_resource_map</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">sysmmu_platform_data</span> <span class="o">*</span><span class="n">platdata</span><span class="p">;</span>

			<span class="n">map</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">resmap</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>

			<span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">pdd</span><span class="p">;</span>

			<span class="n">platdata</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
			<span class="n">platdata</span><span class="o">-&gt;</span><span class="n">clockname</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">clocknames</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">platform_device_add_resources</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">,</span>
								<span class="n">map</span><span class="o">-&gt;</span><span class="n">rnum</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Failed to add device resources for &quot;</span>
						<span class="s">&quot;%s.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
						<span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">platform_device_register</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Failed to register %s.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">__func__</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
						<span class="n">map</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">init_sysmmu_platform_device</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
