INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/32regnegative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32negative
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/ALUpipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alupipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module alu_cell
INFO: [VRFC 10-311] analyzing module lac
INFO: [VRFC 10-311] analyzing module lac2
INFO: [VRFC 10-311] analyzing module lac3
INFO: [VRFC 10-311] analyzing module lac4
INFO: [VRFC 10-311] analyzing module lac5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regalu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regfile32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/regalu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regalu_testbench
