#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec  7 08:31:52 2023
# Process ID: 16604
# Current directory: C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1\vivado.jou
# Running On: Tolgahan, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1258.844 ; gain = 409.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:15' bound to instance 'design_1_i' of component 'design_1' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-3491] module 'design_1_xup_and2_0_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_and2_0_0_stub.vhdl:6' bound to instance 'xup_and2_0' of component 'design_1_xup_and2_0_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and2_0_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_and2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_and2_0_1' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_and2_0_1_stub.vhdl:6' bound to instance 'xup_and2_1' of component 'design_1_xup_and2_0_1' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and2_0_1' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_and2_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_inv_0_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_0_0_stub.vhdl:6' bound to instance 'xup_inv_0' of component 'design_1_xup_inv_0_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:120]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_inv_0_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_inv_0_1' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_0_1_stub.vhdl:6' bound to instance 'xup_inv_1' of component 'design_1_xup_inv_0_1' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:125]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_inv_0_1' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_inv_2_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_2_0_stub.vhdl:6' bound to instance 'xup_inv_2' of component 'design_1_xup_inv_2_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_inv_2_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_inv_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_or2_0_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or2_0_0_stub.vhdl:6' bound to instance 'xup_or2_0' of component 'design_1_xup_or2_0_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or2_0_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_or3_0_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or3_0_0_stub.vhdl:6' bound to instance 'xup_or3_0' of component 'design_1_xup_or3_0_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:141]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or3_0_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or3_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xup_or4_0_0' declared at 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or4_0_0_stub.vhdl:6' bound to instance 'xup_or4_0' of component 'design_1_xup_or4_0_0' [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or4_0_0' [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/.Xil/Vivado-16604-Tolgahan/realtime/design_1_xup_or4_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.023 ; gain = 499.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.023 ; gain = 499.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.023 ; gain = 499.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0/design_1_xup_and2_0_1_in_context.xdc] for cell 'design_1_i/xup_and2_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0/design_1_xup_and2_0_1_in_context.xdc] for cell 'design_1_i/xup_and2_0'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_0'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_1/design_1_xup_inv_0_1/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_1'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_1/design_1_xup_inv_0_1/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_1'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or3_0_0/design_1_xup_or3_0_0/design_1_xup_or3_0_0_in_context.xdc] for cell 'design_1_i/xup_or3_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or3_0_0/design_1_xup_or3_0_0/design_1_xup_or3_0_0_in_context.xdc] for cell 'design_1_i/xup_or3_0'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_2_0/design_1_xup_inv_2_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_2'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_inv_2_0/design_1_xup_inv_2_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_2'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/design_1_xup_and2_0_1/design_1_xup_and2_0_1_in_context.xdc] for cell 'design_1_i/xup_and2_1'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/design_1_xup_and2_0_1/design_1_xup_and2_0_1_in_context.xdc] for cell 'design_1_i/xup_and2_1'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0/design_1_xup_or2_0_0_in_context.xdc] for cell 'design_1_i/xup_or2_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0/design_1_xup_or2_0_0_in_context.xdc] for cell 'design_1_i/xup_or2_0'
Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or4_0_0/design_1_xup_or4_0_0/design_1_xup_or4_0_0_in_context.xdc] for cell 'design_1_i/xup_or4_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.gen/sources_1/bd/design_1/ip/design_1_xup_or4_0_0/design_1_xup_or4_0_0/design_1_xup_or4_0_0_in_context.xdc] for cell 'design_1_i/xup_or4_0'
Parsing XDC File [C:/Users/tolga/Desktop/Projects/vivado/lab_7/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/tolga/Desktop/Projects/vivado/lab_7/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tolga/Desktop/Projects/vivado/lab_7/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1365.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_and2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_inv_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_or3_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_inv_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_and2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_or2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_or4_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_xup_and2_0_0 |         1|
|2     |design_1_xup_and2_0_1 |         1|
|3     |design_1_xup_inv_0_0  |         1|
|4     |design_1_xup_inv_0_1  |         1|
|5     |design_1_xup_inv_2_0  |         1|
|6     |design_1_xup_or2_0_0  |         1|
|7     |design_1_xup_or3_0_0  |         1|
|8     |design_1_xup_or4_0_0  |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_xup_and2_0_0_bbox |     1|
|2     |design_1_xup_and2_0_1_bbox |     1|
|3     |design_1_xup_inv_0_0_bbox  |     1|
|4     |design_1_xup_inv_0_1_bbox  |     1|
|5     |design_1_xup_inv_2_0_bbox  |     1|
|6     |design_1_xup_or2_0_0_bbox  |     1|
|7     |design_1_xup_or3_0_0_bbox  |     1|
|8     |design_1_xup_or4_0_0_bbox  |     1|
|9     |IBUF                       |     4|
|10    |OBUF                       |     3|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1365.984 ; gain = 499.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.984 ; gain = 516.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1372.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 869326a9
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.535 ; gain = 910.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/tolga/Desktop/Projects/vivado/lab_7/lab_7/lab_7.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 08:32:24 2023...
