# vsim -vopt -voptargs="+acc" -c -do " log -r /* ;run -all; exit" -l test1.log -sv_seed random work.top 
# Start time: 01:50:10 on Jun 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 1807711405
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ram_wr_test...
# UVM_INFO ../test/ram_wr_test.sv(73) @ 0: uvm_test_top [RAM_WR_TEST] This is build phase in ram_wr_test
# UVM_INFO ../tb/ram_env.sv(75) @ 0: uvm_test_top.envh [RAM_ram_env] This is build phase in ram_env
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(73) @ 0: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is build phase in agent
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(68) @ 0: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is Build Phase
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is Connection Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(80) @ 0: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is connect phase in agent
# UVM_INFO ../tb/ram_env.sv(82) @ 0: uvm_test_top.envh [RAM_ram_env] This is connect phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(80) @ 0: uvm_test_top [RAM_WR_TEST] This is connect phase in ram_wr_test
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(83) @ 0: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is end_of_elaboration Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(87) @ 0: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is end_of_elaboration phase in agent
# UVM_INFO ../tb/ram_env.sv(89) @ 0: uvm_test_top.envh [RAM_ram_env] This is end_of_elaboration phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(87) @ 0: uvm_test_top [RAM_WR_TEST] This is end_of_elaboration phase in ram_wr_test
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(90) @ 0: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is start_of_simulation Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(94) @ 0: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is start_of_simulation phase in agent
# UVM_INFO ../tb/ram_env.sv(96) @ 0: uvm_test_top.envh [RAM_ram_env] This is start_of_simulation phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(94) @ 0: uvm_test_top [RAM_WR_TEST] This is start_of_simulation phase in ram_wr_test
# UVM_INFO ../tb/ram_env.sv(107) @ 10: uvm_test_top.envh [RAM_ram_env] This is run_phase in ram_env
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(105) @ 10: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is run_phase in agent
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(101) @ 10: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is run_phase
# UVM_INFO ../test/ram_wr_test.sv(105) @ 100: uvm_test_top [RAM_WR_TEST] This is run_phase in ram_wr_test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(110) @ 100: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is extract Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(114) @ 100: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is extract phase in agent
# UVM_INFO ../tb/ram_env.sv(116) @ 100: uvm_test_top.envh [RAM_ram_env] This is extract phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(114) @ 100: uvm_test_top [RAM_WR_TEST] This is extract phase in ram_wr_test
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(117) @ 100: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is check Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(122) @ 100: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is check phase in agent
# UVM_INFO ../tb/ram_env.sv(123) @ 100: uvm_test_top.envh [RAM_ram_env] This is check phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(121) @ 100: uvm_test_top [RAM_WR_TEST] This is check phase in ram_wr_test
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(125) @ 100: uvm_test_top.envh.wr_agnth.ram_drh [RAM_DRIVER] This is report Phase
# UVM_INFO ../wr_agt_top/ram_wr_agent.sv(130) @ 100: uvm_test_top.envh.wr_agnth [RAM_WR_AGENT] This is report phase in agent
# UVM_INFO ../tb/ram_env.sv(132) @ 100: uvm_test_top.envh [RAM_ram_env] This is report phase in ram_env
# UVM_INFO ../test/ram_wr_test.sv(128) @ 100: uvm_test_top [RAM_WR_TEST] This is report phase in ram_wr_test
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   36
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RAM_DRIVER]     8
# [RAM_WR_AGENT]     8
# [RAM_WR_TEST]     8
# [RAM_ram_env]     8
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 100 ns  Iteration: 54  Instance: /top
# End time: 01:50:13 on Jun 25,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
