20:24:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
20:24:54 INFO  : XSCT server has started successfully.
20:24:55 INFO  : plnx-install-location is set to ''
20:24:55 INFO  : Successfully done setting XSCT server connection channel  
20:24:55 INFO  : Successfully done query RDI_DATADIR 
20:24:55 INFO  : Successfully done setting workspace for the tool. 
20:24:56 INFO  : Registering command handlers for Vitis TCF services
20:29:13 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:29:13 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:30:43 INFO  : (SwPlatform)  Successfully done add_library 
20:30:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:30:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:29 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:33 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:51 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:31:55 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:08 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:22 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:25 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:32 INFO  : (SwPlatform) Successfully done update_mss 
20:32:32 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:33:46 INFO  : 'jtag frequency' command is executed.
20:33:46 INFO  : Context for 'APU' is selected.
20:33:46 INFO  : System reset is completed.
20:33:49 INFO  : 'after 3000' command is executed.
20:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:33:52 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:33:52 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:52 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:33:53 INFO  : 'ps7_init' command is executed.
20:33:53 INFO  : 'ps7_post_config' command is executed.
20:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:33:53 INFO  : Memory regions updated for context APU
20:33:53 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:33:59 INFO  : Disconnected from the channel tcfchan#2.
20:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:52 INFO  : 'jtag frequency' command is executed.
20:34:52 INFO  : Context for 'APU' is selected.
20:34:52 INFO  : System reset is completed.
20:34:55 INFO  : 'after 3000' command is executed.
20:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:34:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:34:58 INFO  : Context for 'APU' is selected.
20:34:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:58 INFO  : Context for 'APU' is selected.
20:34:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:34:59 INFO  : 'ps7_init' command is executed.
20:34:59 INFO  : 'ps7_post_config' command is executed.
20:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:34:59 INFO  : Memory regions updated for context APU
20:34:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:35:20 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:35:20 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:35:29 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:35:29 INFO  : No changes in MSS file content so sources will not be generated.
20:35:35 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:35:35 INFO  : No changes in MSS file content so sources will not be generated.
20:36:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:36:54 INFO  : Updating application flags with new BSP settings...
20:36:55 INFO  : Successfully updated application flags for project dma.
20:37:01 INFO  : Disconnected from the channel tcfchan#3.
20:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:37:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:37:39 INFO  : 'jtag frequency' command is executed.
20:37:39 INFO  : Context for 'APU' is selected.
20:37:39 INFO  : System reset is completed.
20:37:42 INFO  : 'after 3000' command is executed.
20:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:37:45 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:37:46 INFO  : 'ps7_init' command is executed.
20:37:46 INFO  : 'ps7_post_config' command is executed.
20:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:46 INFO  : Memory regions updated for context APU
20:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:46 INFO  : 'con' command is executed.
20:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:40:00 INFO  : Disconnected from the channel tcfchan#5.
20:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:40:01 INFO  : 'jtag frequency' command is executed.
20:40:01 INFO  : Context for 'APU' is selected.
20:40:01 INFO  : System reset is completed.
20:40:04 INFO  : 'after 3000' command is executed.
20:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:40:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:40:08 INFO  : 'ps7_init' command is executed.
20:40:08 INFO  : 'ps7_post_config' command is executed.
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:08 INFO  : Memory regions updated for context APU
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : 'con' command is executed.
20:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:42:48 INFO  : Disconnected from the channel tcfchan#6.
20:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:42:49 INFO  : 'jtag frequency' command is executed.
20:42:49 INFO  : Context for 'APU' is selected.
20:42:49 INFO  : System reset is completed.
20:42:52 INFO  : 'after 3000' command is executed.
20:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:42:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:42:56 INFO  : Context for 'APU' is selected.
20:42:56 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:56 INFO  : Context for 'APU' is selected.
20:42:56 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:42:56 INFO  : 'ps7_init' command is executed.
20:42:56 INFO  : 'ps7_post_config' command is executed.
20:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:57 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:57 INFO  : Memory regions updated for context APU
20:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:57 INFO  : 'con' command is executed.
20:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:57 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:48:05 INFO  : Disconnected from the channel tcfchan#7.
20:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:48:06 INFO  : 'jtag frequency' command is executed.
20:48:06 INFO  : Context for 'APU' is selected.
20:48:06 INFO  : System reset is completed.
20:48:09 INFO  : 'after 3000' command is executed.
20:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:48:13 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:48:13 INFO  : Context for 'APU' is selected.
20:48:13 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:13 INFO  : Context for 'APU' is selected.
20:48:13 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:48:13 INFO  : 'ps7_init' command is executed.
20:48:13 INFO  : 'ps7_post_config' command is executed.
20:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:14 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:14 INFO  : Memory regions updated for context APU
20:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:14 INFO  : 'con' command is executed.
20:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:14 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:48:33 INFO  : Disconnected from the channel tcfchan#8.
20:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:48:34 INFO  : 'jtag frequency' command is executed.
20:48:34 INFO  : Context for 'APU' is selected.
20:48:34 INFO  : System reset is completed.
20:48:37 INFO  : 'after 3000' command is executed.
20:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:48:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:48:41 INFO  : 'ps7_init' command is executed.
20:48:41 INFO  : 'ps7_post_config' command is executed.
20:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:41 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:41 INFO  : Memory regions updated for context APU
20:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:41 INFO  : 'con' command is executed.
20:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:41 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:48:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:49:02 INFO  : Disconnected from the channel tcfchan#9.
20:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:49:03 INFO  : 'jtag frequency' command is executed.
20:49:03 INFO  : Context for 'APU' is selected.
20:49:03 INFO  : System reset is completed.
20:49:07 INFO  : 'after 3000' command is executed.
20:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:49:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:49:10 INFO  : Context for 'APU' is selected.
20:49:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:10 INFO  : Context for 'APU' is selected.
20:49:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:49:10 INFO  : 'ps7_init' command is executed.
20:49:10 INFO  : 'ps7_post_config' command is executed.
20:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:11 INFO  : Memory regions updated for context APU
20:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:11 INFO  : 'con' command is executed.
20:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:53:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:53:54 INFO  : Disconnected from the channel tcfchan#10.
20:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:53:55 INFO  : 'jtag frequency' command is executed.
20:53:55 INFO  : Context for 'APU' is selected.
20:53:55 INFO  : System reset is completed.
20:53:58 INFO  : 'after 3000' command is executed.
20:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:54:02 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:54:02 INFO  : 'ps7_init' command is executed.
20:54:02 INFO  : 'ps7_post_config' command is executed.
20:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:03 INFO  : Memory regions updated for context APU
20:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:03 INFO  : 'con' command is executed.
20:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:55:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:55:14 INFO  : Disconnected from the channel tcfchan#11.
20:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:55:15 INFO  : 'jtag frequency' command is executed.
20:55:15 INFO  : Context for 'APU' is selected.
20:55:15 INFO  : System reset is completed.
20:55:18 INFO  : 'after 3000' command is executed.
20:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:55:22 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:55:22 INFO  : Context for 'APU' is selected.
20:55:22 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:22 INFO  : Context for 'APU' is selected.
20:55:22 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:55:22 INFO  : 'ps7_init' command is executed.
20:55:22 INFO  : 'ps7_post_config' command is executed.
20:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:23 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:23 INFO  : Memory regions updated for context APU
20:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:23 INFO  : 'con' command is executed.
20:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:23 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:01:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:01:33 INFO  : Disconnected from the channel tcfchan#12.
21:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:01:34 INFO  : 'jtag frequency' command is executed.
21:01:34 INFO  : Context for 'APU' is selected.
21:01:34 INFO  : System reset is completed.
21:01:37 INFO  : 'after 3000' command is executed.
21:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:01:41 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:01:41 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:41 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:01:41 INFO  : 'ps7_init' command is executed.
21:01:41 INFO  : 'ps7_post_config' command is executed.
21:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:42 INFO  : Memory regions updated for context APU
21:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : 'con' command is executed.
21:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:42 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:03:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:04:03 INFO  : Disconnected from the channel tcfchan#13.
21:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:04 INFO  : 'jtag frequency' command is executed.
21:04:04 INFO  : Context for 'APU' is selected.
21:04:04 INFO  : System reset is completed.
21:04:07 INFO  : 'after 3000' command is executed.
21:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:04:11 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:04:11 INFO  : Context for 'APU' is selected.
21:04:11 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:11 INFO  : Context for 'APU' is selected.
21:04:11 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:04:11 INFO  : 'ps7_init' command is executed.
21:04:11 INFO  : 'ps7_post_config' command is executed.
21:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:12 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:12 INFO  : Memory regions updated for context APU
21:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:12 INFO  : 'con' command is executed.
21:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:12 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:04:14 INFO  : Disconnected from the channel tcfchan#14.
21:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:16 INFO  : 'jtag frequency' command is executed.
21:04:16 INFO  : Context for 'APU' is selected.
21:04:16 INFO  : System reset is completed.
21:04:19 INFO  : 'after 3000' command is executed.
21:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:04:22 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:04:22 INFO  : Context for 'APU' is selected.
21:04:22 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:22 INFO  : Context for 'APU' is selected.
21:04:22 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:04:22 INFO  : 'ps7_init' command is executed.
21:04:22 INFO  : 'ps7_post_config' command is executed.
21:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:23 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:23 INFO  : Memory regions updated for context APU
21:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:23 INFO  : 'con' command is executed.
21:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:23 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:09:17 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:09:23 INFO  : Disconnected from the channel tcfchan#15.
21:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:09:24 INFO  : 'jtag frequency' command is executed.
21:09:24 INFO  : Context for 'APU' is selected.
21:09:24 INFO  : System reset is completed.
21:09:27 INFO  : 'after 3000' command is executed.
21:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:09:30 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:09:30 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:30 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:09:31 INFO  : 'ps7_init' command is executed.
21:09:31 INFO  : 'ps7_post_config' command is executed.
21:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:31 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:31 INFO  : Memory regions updated for context APU
21:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:31 INFO  : 'con' command is executed.
21:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:31 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:23:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:24:35 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:29:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:29:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:29:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:40:35 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:40:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:41:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:41:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:43:19 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:44:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:44:26 INFO  : Disconnected from the channel tcfchan#16.
21:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:44:27 INFO  : 'jtag frequency' command is executed.
21:44:27 INFO  : Context for 'APU' is selected.
21:44:27 INFO  : System reset is completed.
21:44:30 INFO  : 'after 3000' command is executed.
21:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:44:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:44:34 INFO  : Context for 'APU' is selected.
21:44:34 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:34 INFO  : Context for 'APU' is selected.
21:44:34 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:44:34 INFO  : 'ps7_init' command is executed.
21:44:34 INFO  : 'ps7_post_config' command is executed.
21:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:34 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:34 INFO  : Memory regions updated for context APU
21:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:35 INFO  : 'con' command is executed.
21:44:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:35 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:45:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:45:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:46:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:46:14 INFO  : Disconnected from the channel tcfchan#17.
21:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:46:15 INFO  : 'jtag frequency' command is executed.
21:46:15 INFO  : Context for 'APU' is selected.
21:46:15 INFO  : System reset is completed.
21:46:18 INFO  : 'after 3000' command is executed.
21:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:46:21 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:46:21 INFO  : Context for 'APU' is selected.
21:46:21 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:21 INFO  : Context for 'APU' is selected.
21:46:21 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:46:22 INFO  : 'ps7_init' command is executed.
21:46:22 INFO  : 'ps7_post_config' command is executed.
21:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:22 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:22 INFO  : Memory regions updated for context APU
21:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:22 INFO  : 'con' command is executed.
21:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:22 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:48:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:48:51 INFO  : Disconnected from the channel tcfchan#18.
21:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:48:52 INFO  : 'jtag frequency' command is executed.
21:48:52 INFO  : Context for 'APU' is selected.
21:48:52 INFO  : System reset is completed.
21:48:55 INFO  : 'after 3000' command is executed.
21:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:48:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:48:58 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:48:59 INFO  : 'ps7_init' command is executed.
21:48:59 INFO  : 'ps7_post_config' command is executed.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:59 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:59 INFO  : Memory regions updated for context APU
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : 'con' command is executed.
21:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:00 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:50:43 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:50:50 INFO  : Disconnected from the channel tcfchan#19.
21:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:50:51 INFO  : 'jtag frequency' command is executed.
21:50:51 INFO  : Context for 'APU' is selected.
21:50:51 INFO  : System reset is completed.
21:50:54 INFO  : 'after 3000' command is executed.
21:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:50:57 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:50:57 INFO  : Context for 'APU' is selected.
21:50:57 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:57 INFO  : Context for 'APU' is selected.
21:50:57 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:50:58 INFO  : 'ps7_init' command is executed.
21:50:58 INFO  : 'ps7_post_config' command is executed.
21:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:58 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:58 INFO  : Memory regions updated for context APU
21:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:58 INFO  : 'con' command is executed.
21:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:58 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:53:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:53:32 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:54:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:54:19 INFO  : Disconnected from the channel tcfchan#20.
21:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:54:20 INFO  : 'jtag frequency' command is executed.
21:54:20 INFO  : Context for 'APU' is selected.
21:54:20 INFO  : System reset is completed.
21:54:23 INFO  : 'after 3000' command is executed.
21:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:54:27 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:54:27 INFO  : 'ps7_init' command is executed.
21:54:27 INFO  : 'ps7_post_config' command is executed.
21:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:28 INFO  : Memory regions updated for context APU
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : 'con' command is executed.
21:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:59:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:59:28 INFO  : Disconnected from the channel tcfchan#21.
21:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:59:29 INFO  : 'jtag frequency' command is executed.
21:59:29 INFO  : Context for 'APU' is selected.
21:59:29 INFO  : System reset is completed.
21:59:32 INFO  : 'after 3000' command is executed.
21:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:59:36 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:59:36 INFO  : Context for 'APU' is selected.
21:59:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:36 INFO  : Context for 'APU' is selected.
21:59:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:59:36 INFO  : 'ps7_init' command is executed.
21:59:36 INFO  : 'ps7_post_config' command is executed.
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:37 INFO  : Memory regions updated for context APU
21:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:37 INFO  : 'con' command is executed.
21:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:59:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:01:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:01:50 INFO  : Disconnected from the channel tcfchan#22.
22:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:01:51 INFO  : 'jtag frequency' command is executed.
22:01:51 INFO  : Context for 'APU' is selected.
22:01:51 INFO  : System reset is completed.
22:01:54 INFO  : 'after 3000' command is executed.
22:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:01:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:01:58 INFO  : Context for 'APU' is selected.
22:01:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:58 INFO  : Context for 'APU' is selected.
22:01:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:01:58 INFO  : 'ps7_init' command is executed.
22:01:58 INFO  : 'ps7_post_config' command is executed.
22:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:58 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:58 INFO  : Memory regions updated for context APU
22:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:59 INFO  : 'con' command is executed.
22:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:05:07 INFO  : Disconnected from the channel tcfchan#23.
22:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:05:08 INFO  : 'jtag frequency' command is executed.
22:05:08 INFO  : Context for 'APU' is selected.
22:05:08 INFO  : System reset is completed.
22:05:11 INFO  : 'after 3000' command is executed.
22:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:05:14 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:05:14 INFO  : Context for 'APU' is selected.
22:05:14 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:14 INFO  : Context for 'APU' is selected.
22:05:14 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:05:15 INFO  : 'ps7_init' command is executed.
22:05:15 INFO  : 'ps7_post_config' command is executed.
22:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:15 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:15 INFO  : Memory regions updated for context APU
22:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:15 INFO  : 'con' command is executed.
22:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:15 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:08:16 INFO  : Disconnected from the channel tcfchan#24.
22:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:08:17 INFO  : 'jtag frequency' command is executed.
22:08:17 INFO  : Context for 'APU' is selected.
22:08:17 INFO  : System reset is completed.
22:08:20 INFO  : 'after 3000' command is executed.
22:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:08:24 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:08:24 INFO  : Context for 'APU' is selected.
22:08:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:24 INFO  : Context for 'APU' is selected.
22:08:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:08:24 INFO  : 'ps7_init' command is executed.
22:08:24 INFO  : 'ps7_post_config' command is executed.
22:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:24 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:24 INFO  : Memory regions updated for context APU
22:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:25 INFO  : 'con' command is executed.
22:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:25 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:08:36 INFO  : Disconnected from the channel tcfchan#25.
22:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:08:37 INFO  : 'jtag frequency' command is executed.
22:08:37 INFO  : Context for 'APU' is selected.
22:08:37 INFO  : System reset is completed.
22:08:40 INFO  : 'after 3000' command is executed.
22:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:08:43 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:08:43 INFO  : Context for 'APU' is selected.
22:08:43 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:43 INFO  : Context for 'APU' is selected.
22:08:43 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:08:44 INFO  : 'ps7_init' command is executed.
22:08:44 INFO  : 'ps7_post_config' command is executed.
22:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:44 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:44 INFO  : Memory regions updated for context APU
22:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:44 INFO  : 'con' command is executed.
22:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:44 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:11:00 INFO  : Disconnected from the channel tcfchan#26.
22:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:11:02 INFO  : 'jtag frequency' command is executed.
22:11:02 INFO  : Context for 'APU' is selected.
22:11:02 INFO  : System reset is completed.
22:11:05 INFO  : 'after 3000' command is executed.
22:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:11:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:11:08 INFO  : Context for 'APU' is selected.
22:11:08 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:08 INFO  : Context for 'APU' is selected.
22:11:08 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:11:08 INFO  : 'ps7_init' command is executed.
22:11:08 INFO  : 'ps7_post_config' command is executed.
22:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:09 INFO  : Memory regions updated for context APU
22:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:09 INFO  : 'con' command is executed.
22:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:12:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:12:55 INFO  : Disconnected from the channel tcfchan#27.
22:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:12:57 INFO  : 'jtag frequency' command is executed.
22:12:57 INFO  : Context for 'APU' is selected.
22:12:57 INFO  : System reset is completed.
22:13:00 INFO  : 'after 3000' command is executed.
22:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:13:03 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:13:03 INFO  : Context for 'APU' is selected.
22:13:03 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:03 INFO  : Context for 'APU' is selected.
22:13:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:13:04 INFO  : 'ps7_init' command is executed.
22:13:04 INFO  : 'ps7_post_config' command is executed.
22:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:04 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:04 INFO  : Memory regions updated for context APU
22:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:04 INFO  : 'con' command is executed.
22:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:04 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:14:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:15:00 INFO  : Disconnected from the channel tcfchan#28.
22:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:15:01 INFO  : 'jtag frequency' command is executed.
22:15:01 INFO  : Context for 'APU' is selected.
22:15:01 INFO  : System reset is completed.
22:15:05 INFO  : 'after 3000' command is executed.
22:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:15:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:15:08 INFO  : Context for 'APU' is selected.
22:15:08 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:08 INFO  : Context for 'APU' is selected.
22:15:08 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:15:08 INFO  : 'ps7_init' command is executed.
22:15:08 INFO  : 'ps7_post_config' command is executed.
22:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:09 INFO  : Memory regions updated for context APU
22:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:09 INFO  : 'con' command is executed.
22:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:17:15 INFO  : Disconnected from the channel tcfchan#29.
22:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:17:16 INFO  : 'jtag frequency' command is executed.
22:17:16 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : System reset is completed.
22:17:19 INFO  : 'after 3000' command is executed.
22:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:17:23 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:17:23 INFO  : Context for 'APU' is selected.
22:17:23 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:23 INFO  : Context for 'APU' is selected.
22:17:23 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:17:23 INFO  : 'ps7_init' command is executed.
22:17:23 INFO  : 'ps7_post_config' command is executed.
22:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:24 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:24 INFO  : Memory regions updated for context APU
22:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:24 INFO  : 'con' command is executed.
22:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:24 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:20:34 INFO  : Disconnected from the channel tcfchan#30.
22:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:20:42 INFO  : 'jtag frequency' command is executed.
22:20:42 INFO  : Context for 'APU' is selected.
22:20:42 INFO  : System reset is completed.
22:20:45 INFO  : 'after 3000' command is executed.
22:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:20:49 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:20:49 INFO  : Context for 'APU' is selected.
22:20:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:49 INFO  : Context for 'APU' is selected.
22:20:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:20:49 INFO  : 'ps7_init' command is executed.
22:20:49 INFO  : 'ps7_post_config' command is executed.
22:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:50 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:50 INFO  : Memory regions updated for context APU
22:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:50 INFO  : 'con' command is executed.
22:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:50 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:22:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:22:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:23:01 INFO  : Disconnected from the channel tcfchan#31.
22:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:23:02 INFO  : 'jtag frequency' command is executed.
22:23:02 INFO  : Context for 'APU' is selected.
22:23:02 INFO  : System reset is completed.
22:23:05 INFO  : 'after 3000' command is executed.
22:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:23:09 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:23:09 INFO  : Context for 'APU' is selected.
22:23:09 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:09 INFO  : Context for 'APU' is selected.
22:23:09 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:23:09 INFO  : 'ps7_init' command is executed.
22:23:09 INFO  : 'ps7_post_config' command is executed.
22:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:10 INFO  : Memory regions updated for context APU
22:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:10 INFO  : 'con' command is executed.
22:23:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:10 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:25:50 INFO  : Disconnected from the channel tcfchan#32.
22:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:25:51 INFO  : 'jtag frequency' command is executed.
22:25:51 INFO  : Context for 'APU' is selected.
22:25:51 INFO  : System reset is completed.
22:25:54 INFO  : 'after 3000' command is executed.
22:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:25:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:25:58 INFO  : Context for 'APU' is selected.
22:25:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:58 INFO  : Context for 'APU' is selected.
22:25:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:25:58 INFO  : 'ps7_init' command is executed.
22:25:58 INFO  : 'ps7_post_config' command is executed.
22:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:58 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:58 INFO  : Memory regions updated for context APU
22:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:59 INFO  : 'con' command is executed.
22:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:31:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:31:19 INFO  : Disconnected from the channel tcfchan#33.
22:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:31:21 INFO  : 'jtag frequency' command is executed.
22:31:21 INFO  : Context for 'APU' is selected.
22:31:21 INFO  : System reset is completed.
22:31:24 INFO  : 'after 3000' command is executed.
22:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:31:27 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:31:27 INFO  : Context for 'APU' is selected.
22:31:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:27 INFO  : Context for 'APU' is selected.
22:31:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:31:28 INFO  : 'ps7_init' command is executed.
22:31:28 INFO  : 'ps7_post_config' command is executed.
22:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:28 INFO  : Memory regions updated for context APU
22:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : 'con' command is executed.
22:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:38:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:38:29 INFO  : Disconnected from the channel tcfchan#34.
22:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:38:30 INFO  : 'jtag frequency' command is executed.
22:38:30 INFO  : Context for 'APU' is selected.
22:38:30 INFO  : System reset is completed.
22:38:33 INFO  : 'after 3000' command is executed.
22:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:38:36 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:38:36 INFO  : Context for 'APU' is selected.
22:38:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:36 INFO  : Context for 'APU' is selected.
22:38:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:38:37 INFO  : 'ps7_init' command is executed.
22:38:37 INFO  : 'ps7_post_config' command is executed.
22:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:37 INFO  : Memory regions updated for context APU
22:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:37 INFO  : 'con' command is executed.
22:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:38:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:39:35 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:39:46 INFO  : Disconnected from the channel tcfchan#35.
22:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:39:48 INFO  : 'jtag frequency' command is executed.
22:39:48 INFO  : Context for 'APU' is selected.
22:39:48 INFO  : System reset is completed.
22:39:51 INFO  : 'after 3000' command is executed.
22:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:39:54 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
22:39:54 INFO  : Context for 'APU' is selected.
22:39:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
22:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:54 INFO  : Context for 'APU' is selected.
22:39:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
22:39:55 INFO  : 'ps7_init' command is executed.
22:39:55 INFO  : 'ps7_post_config' command is executed.
22:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:55 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:55 INFO  : Memory regions updated for context APU
22:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:55 INFO  : 'con' command is executed.
22:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
23:04:53 INFO  : Disconnected from the channel tcfchan#36.
10:37:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
10:37:09 INFO  : XSCT server has started successfully.
10:37:09 INFO  : plnx-install-location is set to ''
10:37:09 INFO  : Successfully done setting XSCT server connection channel  
10:37:09 INFO  : Successfully done setting workspace for the tool. 
10:37:10 INFO  : Successfully done query RDI_DATADIR 
10:37:11 INFO  : Registering command handlers for Vitis TCF services
11:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:20:17 INFO  : 'jtag frequency' command is executed.
11:20:17 INFO  : Context for 'APU' is selected.
11:20:17 INFO  : System reset is completed.
11:20:20 INFO  : 'after 3000' command is executed.
11:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:20:24 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:20:24 INFO  : Context for 'APU' is selected.
11:20:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:24 INFO  : Context for 'APU' is selected.
11:20:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:20:24 INFO  : 'ps7_init' command is executed.
11:20:24 INFO  : 'ps7_post_config' command is executed.
11:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:25 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:25 INFO  : Memory regions updated for context APU
11:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:25 INFO  : 'con' command is executed.
11:20:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:25 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:21:43 INFO  : Disconnected from the channel tcfchan#1.
11:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:21:44 INFO  : 'jtag frequency' command is executed.
11:21:44 INFO  : Context for 'APU' is selected.
11:21:44 INFO  : System reset is completed.
11:21:47 INFO  : 'after 3000' command is executed.
11:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:21:51 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:21:51 INFO  : Context for 'APU' is selected.
11:21:53 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:53 INFO  : Context for 'APU' is selected.
11:21:53 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:21:53 INFO  : 'ps7_init' command is executed.
11:21:53 INFO  : 'ps7_post_config' command is executed.
11:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:53 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:53 INFO  : Memory regions updated for context APU
11:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:53 INFO  : 'con' command is executed.
11:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:53 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:28:23 INFO  : Disconnected from the channel tcfchan#2.
12:30:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
12:30:12 INFO  : XSCT server has started successfully.
12:30:12 INFO  : plnx-install-location is set to ''
12:30:12 INFO  : Successfully done setting XSCT server connection channel  
12:30:12 INFO  : Successfully done setting workspace for the tool. 
12:30:15 INFO  : Successfully done query RDI_DATADIR 
12:30:16 INFO  : Registering command handlers for Vitis TCF services
12:36:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:36:10 INFO  : 'jtag frequency' command is executed.
12:36:10 INFO  : Context for 'APU' is selected.
12:36:10 INFO  : System reset is completed.
12:36:13 INFO  : 'after 3000' command is executed.
12:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:36:17 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:36:17 INFO  : Context for 'APU' is selected.
12:36:17 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:17 INFO  : Context for 'APU' is selected.
12:36:17 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:36:17 INFO  : 'ps7_init' command is executed.
12:36:17 INFO  : 'ps7_post_config' command is executed.
12:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:18 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:18 INFO  : Memory regions updated for context APU
12:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:18 INFO  : 'con' command is executed.
12:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:36:18 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:40:13 INFO  : Disconnected from the channel tcfchan#2.
12:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:40:15 INFO  : 'jtag frequency' command is executed.
12:40:15 INFO  : Context for 'APU' is selected.
12:40:15 INFO  : System reset is completed.
12:40:18 INFO  : 'after 3000' command is executed.
12:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:40:21 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:40:21 INFO  : Context for 'APU' is selected.
12:40:21 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:40:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:21 INFO  : Context for 'APU' is selected.
12:40:21 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:40:22 INFO  : 'ps7_init' command is executed.
12:40:22 INFO  : 'ps7_post_config' command is executed.
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:22 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:22 INFO  : Memory regions updated for context APU
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:22 INFO  : 'con' command is executed.
12:40:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:22 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:00:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:00:18 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:29:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:30:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:30:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:30:33 INFO  : Disconnected from the channel tcfchan#3.
13:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:30:34 INFO  : 'jtag frequency' command is executed.
13:30:34 INFO  : Context for 'APU' is selected.
13:30:34 INFO  : System reset is completed.
13:30:37 INFO  : 'after 3000' command is executed.
13:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:30:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:30:40 INFO  : Context for 'APU' is selected.
13:30:40 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:40 INFO  : Context for 'APU' is selected.
13:30:40 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:30:41 INFO  : 'ps7_init' command is executed.
13:30:41 INFO  : 'ps7_post_config' command is executed.
13:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:41 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:41 INFO  : Memory regions updated for context APU
13:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:41 INFO  : 'con' command is executed.
13:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:41 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:32:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:32:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:33:02 INFO  : Disconnected from the channel tcfchan#5.
13:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:33:03 INFO  : 'jtag frequency' command is executed.
13:33:03 INFO  : Context for 'APU' is selected.
13:33:03 INFO  : System reset is completed.
13:33:06 INFO  : 'after 3000' command is executed.
13:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:33:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:33:10 INFO  : Context for 'APU' is selected.
13:33:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:10 INFO  : Context for 'APU' is selected.
13:33:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:33:10 INFO  : 'ps7_init' command is executed.
13:33:10 INFO  : 'ps7_post_config' command is executed.
13:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:11 INFO  : Memory regions updated for context APU
13:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:11 INFO  : 'con' command is executed.
13:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:42:54 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:47:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:48:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:48:54 INFO  : Disconnected from the channel tcfchan#6.
13:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:48:55 INFO  : 'jtag frequency' command is executed.
13:48:55 INFO  : Context for 'APU' is selected.
13:48:55 INFO  : System reset is completed.
13:48:58 INFO  : 'after 3000' command is executed.
13:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:49:02 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:49:02 INFO  : Context for 'APU' is selected.
13:49:02 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:02 INFO  : Context for 'APU' is selected.
13:49:02 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:49:02 INFO  : 'ps7_init' command is executed.
13:49:02 INFO  : 'ps7_post_config' command is executed.
13:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:03 INFO  : Memory regions updated for context APU
13:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:03 INFO  : 'con' command is executed.
13:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:52:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:52:09 INFO  : Disconnected from the channel tcfchan#7.
13:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:52:10 INFO  : 'jtag frequency' command is executed.
13:52:10 INFO  : Context for 'APU' is selected.
13:52:10 INFO  : System reset is completed.
13:52:13 INFO  : 'after 3000' command is executed.
13:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:52:17 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:52:17 INFO  : Context for 'APU' is selected.
13:52:17 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:17 INFO  : Context for 'APU' is selected.
13:52:17 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:52:17 INFO  : 'ps7_init' command is executed.
13:52:17 INFO  : 'ps7_post_config' command is executed.
13:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:18 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:18 INFO  : Memory regions updated for context APU
13:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:18 INFO  : 'con' command is executed.
13:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:18 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:56:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:56:35 INFO  : Disconnected from the channel tcfchan#8.
13:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:56:36 INFO  : 'jtag frequency' command is executed.
13:56:36 INFO  : Context for 'APU' is selected.
13:56:36 INFO  : System reset is completed.
13:56:39 INFO  : 'after 3000' command is executed.
13:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:43 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:56:43 INFO  : Context for 'APU' is selected.
13:56:43 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:43 INFO  : Context for 'APU' is selected.
13:56:43 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:56:43 INFO  : 'ps7_init' command is executed.
13:56:43 INFO  : 'ps7_post_config' command is executed.
13:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:44 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:44 INFO  : Memory regions updated for context APU
13:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:44 INFO  : 'con' command is executed.
13:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:44 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:03:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:04:57 INFO  : Disconnected from the channel tcfchan#9.
14:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:04:58 INFO  : 'jtag frequency' command is executed.
14:04:58 INFO  : Context for 'APU' is selected.
14:04:58 INFO  : System reset is completed.
14:05:01 INFO  : 'after 3000' command is executed.
14:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:05:05 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:05:05 INFO  : Context for 'APU' is selected.
14:05:05 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:05 INFO  : Context for 'APU' is selected.
14:05:05 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:05:05 INFO  : 'ps7_init' command is executed.
14:05:05 INFO  : 'ps7_post_config' command is executed.
14:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:06 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:06 INFO  : Memory regions updated for context APU
14:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:06 INFO  : 'con' command is executed.
14:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:06 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:08:48 INFO  : Disconnected from the channel tcfchan#10.
14:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:08:49 INFO  : 'jtag frequency' command is executed.
14:08:49 INFO  : Context for 'APU' is selected.
14:08:49 INFO  : System reset is completed.
14:08:52 INFO  : 'after 3000' command is executed.
14:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:08:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:08:56 INFO  : Context for 'APU' is selected.
14:08:56 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:56 INFO  : Context for 'APU' is selected.
14:08:56 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:08:56 INFO  : 'ps7_init' command is executed.
14:08:56 INFO  : 'ps7_post_config' command is executed.
14:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:57 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:57 INFO  : Memory regions updated for context APU
14:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:57 INFO  : 'con' command is executed.
14:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:57 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:12:29 INFO  : Disconnected from the channel tcfchan#11.
14:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:12:30 INFO  : 'jtag frequency' command is executed.
14:12:30 INFO  : Context for 'APU' is selected.
14:12:30 INFO  : System reset is completed.
14:12:33 INFO  : 'after 3000' command is executed.
14:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:12:37 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:12:37 INFO  : Context for 'APU' is selected.
14:12:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:37 INFO  : Context for 'APU' is selected.
14:12:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:12:37 INFO  : 'ps7_init' command is executed.
14:12:37 INFO  : 'ps7_post_config' command is executed.
14:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:37 INFO  : Memory regions updated for context APU
14:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:38 INFO  : 'con' command is executed.
14:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:38 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:38:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:38:18 INFO  : Disconnected from the channel tcfchan#12.
15:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:38:20 INFO  : 'jtag frequency' command is executed.
15:38:20 INFO  : Context for 'APU' is selected.
15:38:20 INFO  : System reset is completed.
15:38:23 INFO  : 'after 3000' command is executed.
15:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:38:26 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:38:27 INFO  : 'ps7_init' command is executed.
15:38:27 INFO  : 'ps7_post_config' command is executed.
15:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:27 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:27 INFO  : Memory regions updated for context APU
15:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:27 INFO  : 'con' command is executed.
15:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:27 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:30:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
16:31:33 INFO  : Disconnected from the channel tcfchan#13.
16:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:31:34 INFO  : 'jtag frequency' command is executed.
16:31:34 INFO  : Context for 'APU' is selected.
16:31:34 INFO  : System reset is completed.
16:31:37 INFO  : 'after 3000' command is executed.
16:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:31:41 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:31:41 INFO  : Context for 'APU' is selected.
16:31:41 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:41 INFO  : Context for 'APU' is selected.
16:31:41 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:31:41 INFO  : 'ps7_init' command is executed.
16:31:41 INFO  : 'ps7_post_config' command is executed.
16:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:41 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:41 INFO  : Memory regions updated for context APU
16:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:42 INFO  : 'con' command is executed.
16:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:42 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:33:02 INFO  : Disconnected from the channel tcfchan#14.
16:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:33:04 INFO  : 'jtag frequency' command is executed.
16:33:04 INFO  : Context for 'APU' is selected.
16:33:04 INFO  : System reset is completed.
16:33:07 INFO  : 'after 3000' command is executed.
16:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:33:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:33:10 INFO  : Context for 'APU' is selected.
16:33:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:10 INFO  : Context for 'APU' is selected.
16:33:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:33:11 INFO  : 'ps7_init' command is executed.
16:33:11 INFO  : 'ps7_post_config' command is executed.
16:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:11 INFO  : Memory regions updated for context APU
16:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:11 INFO  : 'con' command is executed.
16:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:35:07 INFO  : Disconnected from the channel tcfchan#15.
16:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:35:08 INFO  : 'jtag frequency' command is executed.
16:35:08 INFO  : Context for 'APU' is selected.
16:35:08 INFO  : System reset is completed.
16:35:11 INFO  : 'after 3000' command is executed.
16:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:35:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:35:15 INFO  : Context for 'APU' is selected.
16:35:15 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:15 INFO  : Context for 'APU' is selected.
16:35:15 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:35:15 INFO  : 'ps7_init' command is executed.
16:35:15 INFO  : 'ps7_post_config' command is executed.
16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:15 INFO  : Memory regions updated for context APU
16:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:16 INFO  : 'con' command is executed.
16:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:16 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:37:59 INFO  : Disconnected from the channel tcfchan#16.
16:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:38:00 INFO  : 'jtag frequency' command is executed.
16:38:00 INFO  : Context for 'APU' is selected.
16:38:00 INFO  : System reset is completed.
16:38:03 INFO  : 'after 3000' command is executed.
16:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:38:06 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:38:06 INFO  : Context for 'APU' is selected.
16:38:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:07 INFO  : Context for 'APU' is selected.
16:38:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:38:07 INFO  : 'ps7_init' command is executed.
16:38:07 INFO  : 'ps7_post_config' command is executed.
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:07 INFO  : Memory regions updated for context APU
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:07 INFO  : 'con' command is executed.
16:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:40:16 INFO  : Disconnected from the channel tcfchan#17.
16:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:40:17 INFO  : 'jtag frequency' command is executed.
16:40:17 INFO  : Context for 'APU' is selected.
16:40:17 INFO  : System reset is completed.
16:40:20 INFO  : 'after 3000' command is executed.
16:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:40:23 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:40:24 INFO  : Context for 'APU' is selected.
16:40:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:24 INFO  : Context for 'APU' is selected.
16:40:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:40:24 INFO  : 'ps7_init' command is executed.
16:40:24 INFO  : 'ps7_post_config' command is executed.
16:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:24 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:24 INFO  : Memory regions updated for context APU
16:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:24 INFO  : 'con' command is executed.
16:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:24 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:02:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:02:29 INFO  : Disconnected from the channel tcfchan#18.
17:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:02:30 INFO  : 'jtag frequency' command is executed.
17:02:30 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : System reset is completed.
17:02:33 INFO  : 'after 3000' command is executed.
17:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:02:36 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:02:36 INFO  : Context for 'APU' is selected.
17:02:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:36 INFO  : Context for 'APU' is selected.
17:02:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:02:37 INFO  : 'ps7_init' command is executed.
17:02:37 INFO  : 'ps7_post_config' command is executed.
17:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:37 INFO  : Memory regions updated for context APU
17:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:37 INFO  : 'con' command is executed.
17:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:13:24 INFO  : Disconnected from the channel tcfchan#19.
17:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:13:25 INFO  : 'jtag frequency' command is executed.
17:13:25 INFO  : Context for 'APU' is selected.
17:13:25 INFO  : System reset is completed.
17:13:28 INFO  : 'after 3000' command is executed.
17:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:13:32 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:13:32 INFO  : Context for 'APU' is selected.
17:13:32 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:32 INFO  : Context for 'APU' is selected.
17:13:32 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:13:32 INFO  : 'ps7_init' command is executed.
17:13:32 INFO  : 'ps7_post_config' command is executed.
17:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:32 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:33 INFO  : Memory regions updated for context APU
17:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:33 INFO  : 'con' command is executed.
17:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:33 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:17:25 INFO  : Disconnected from the channel tcfchan#20.
17:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:17:26 INFO  : 'jtag frequency' command is executed.
17:17:26 INFO  : Context for 'APU' is selected.
17:17:26 INFO  : System reset is completed.
17:17:29 INFO  : 'after 3000' command is executed.
17:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:17:33 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:17:33 INFO  : Context for 'APU' is selected.
17:17:33 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:33 INFO  : Context for 'APU' is selected.
17:17:33 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:17:33 INFO  : 'ps7_init' command is executed.
17:17:33 INFO  : 'ps7_post_config' command is executed.
17:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:34 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:34 INFO  : Memory regions updated for context APU
17:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:34 INFO  : 'con' command is executed.
17:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:34 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:19:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:19:41 INFO  : Disconnected from the channel tcfchan#21.
17:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:19:42 INFO  : 'jtag frequency' command is executed.
17:19:42 INFO  : Context for 'APU' is selected.
17:19:42 INFO  : System reset is completed.
17:19:45 INFO  : 'after 3000' command is executed.
17:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:19:49 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:19:49 INFO  : Context for 'APU' is selected.
17:19:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:49 INFO  : Context for 'APU' is selected.
17:19:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:19:49 INFO  : 'ps7_init' command is executed.
17:19:49 INFO  : 'ps7_post_config' command is executed.
17:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:50 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:50 INFO  : Memory regions updated for context APU
17:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:50 INFO  : 'con' command is executed.
17:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:50 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:36:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:38:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:39:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:39:51 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:39:56 INFO  : Disconnected from the channel tcfchan#22.
17:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:39:57 INFO  : 'jtag frequency' command is executed.
17:39:57 INFO  : Context for 'APU' is selected.
17:39:57 INFO  : System reset is completed.
17:40:00 INFO  : 'after 3000' command is executed.
17:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:40:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:40:04 INFO  : Context for 'APU' is selected.
17:40:04 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:04 INFO  : Context for 'APU' is selected.
17:40:04 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:40:04 INFO  : 'ps7_init' command is executed.
17:40:04 INFO  : 'ps7_post_config' command is executed.
17:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:05 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:05 INFO  : Memory regions updated for context APU
17:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:05 INFO  : 'con' command is executed.
17:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:05 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:42:37 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:42:37 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:45:49 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:45:49 INFO  : No changes in MSS file content so sources will not be generated.
17:47:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:49:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:49:08 INFO  : Disconnected from the channel tcfchan#24.
17:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:49:09 INFO  : 'jtag frequency' command is executed.
17:49:09 INFO  : Context for 'APU' is selected.
17:49:09 INFO  : System reset is completed.
17:49:12 INFO  : 'after 3000' command is executed.
17:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:49:16 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:49:16 INFO  : Context for 'APU' is selected.
17:49:16 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:16 INFO  : Context for 'APU' is selected.
17:49:16 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:49:16 INFO  : 'ps7_init' command is executed.
17:49:16 INFO  : 'ps7_post_config' command is executed.
17:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:16 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:16 INFO  : Memory regions updated for context APU
17:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:17 INFO  : 'con' command is executed.
17:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:17 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:08:19 INFO  : Disconnected from the channel tcfchan#26.
18:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:08:20 INFO  : 'jtag frequency' command is executed.
18:08:20 INFO  : Context for 'APU' is selected.
18:08:20 INFO  : System reset is completed.
18:08:23 INFO  : 'after 3000' command is executed.
18:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:08:26 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:08:27 INFO  : Context for 'APU' is selected.
18:08:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:27 INFO  : Context for 'APU' is selected.
18:08:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:08:27 INFO  : 'ps7_init' command is executed.
18:08:27 INFO  : 'ps7_post_config' command is executed.
18:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:27 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:27 INFO  : Memory regions updated for context APU
18:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:27 INFO  : 'con' command is executed.
18:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:27 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:25:26 INFO  : Disconnected from the channel tcfchan#27.
13:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:25:28 INFO  : 'jtag frequency' command is executed.
13:25:28 INFO  : Context for 'APU' is selected.
13:25:28 INFO  : System reset is completed.
13:25:31 INFO  : 'after 3000' command is executed.
13:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:25:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:25:34 INFO  : Context for 'APU' is selected.
13:25:34 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:34 INFO  : Context for 'APU' is selected.
13:25:34 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:25:35 INFO  : 'ps7_init' command is executed.
13:25:35 INFO  : 'ps7_post_config' command is executed.
13:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:35 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:35 INFO  : Memory regions updated for context APU
13:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:35 INFO  : 'con' command is executed.
13:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:35 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:30:59 INFO  : Disconnected from the channel tcfchan#28.
13:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:31:01 INFO  : 'jtag frequency' command is executed.
13:31:01 INFO  : Context for 'APU' is selected.
13:31:01 INFO  : System reset is completed.
13:31:04 INFO  : 'after 3000' command is executed.
13:31:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:31:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:31:07 INFO  : Context for 'APU' is selected.
13:31:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:07 INFO  : Context for 'APU' is selected.
13:31:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:31:08 INFO  : 'ps7_init' command is executed.
13:31:08 INFO  : 'ps7_post_config' command is executed.
13:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:08 INFO  : Memory regions updated for context APU
13:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:08 INFO  : 'con' command is executed.
13:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:32:18 INFO  : Disconnected from the channel tcfchan#29.
13:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:32:20 INFO  : 'jtag frequency' command is executed.
13:32:20 INFO  : Context for 'APU' is selected.
13:32:20 INFO  : System reset is completed.
13:32:23 INFO  : 'after 3000' command is executed.
13:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:32:26 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:32:26 INFO  : Context for 'APU' is selected.
13:32:26 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:26 INFO  : Context for 'APU' is selected.
13:32:26 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:32:26 INFO  : 'ps7_init' command is executed.
13:32:26 INFO  : 'ps7_post_config' command is executed.
13:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:27 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:27 INFO  : Memory regions updated for context APU
13:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:27 INFO  : 'con' command is executed.
13:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:27 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:32:39 INFO  : Disconnected from the channel tcfchan#30.
13:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:32:40 INFO  : 'jtag frequency' command is executed.
13:32:40 INFO  : Context for 'APU' is selected.
13:32:40 INFO  : System reset is completed.
13:32:43 INFO  : 'after 3000' command is executed.
13:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:32:47 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:32:47 INFO  : Context for 'APU' is selected.
13:32:47 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:47 INFO  : Context for 'APU' is selected.
13:32:47 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:32:47 INFO  : 'ps7_init' command is executed.
13:32:47 INFO  : 'ps7_post_config' command is executed.
13:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:47 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:47 INFO  : Memory regions updated for context APU
13:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:48 INFO  : 'con' command is executed.
13:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:48 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:34:58 INFO  : Disconnected from the channel tcfchan#31.
13:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:34:59 INFO  : 'jtag frequency' command is executed.
13:34:59 INFO  : Context for 'APU' is selected.
13:35:00 INFO  : System reset is completed.
13:35:03 INFO  : 'after 3000' command is executed.
13:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:35:06 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:35:06 INFO  : Context for 'APU' is selected.
13:35:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:06 INFO  : Context for 'APU' is selected.
13:35:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:35:06 INFO  : 'ps7_init' command is executed.
13:35:06 INFO  : 'ps7_post_config' command is executed.
13:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:07 INFO  : Memory regions updated for context APU
13:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:07 INFO  : 'con' command is executed.
13:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:47:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:47:42 INFO  : Disconnected from the channel tcfchan#32.
13:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:47:44 INFO  : 'jtag frequency' command is executed.
13:47:44 INFO  : Context for 'APU' is selected.
13:47:44 INFO  : System reset is completed.
13:47:47 INFO  : 'after 3000' command is executed.
13:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:47:50 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:47:50 INFO  : Context for 'APU' is selected.
13:47:50 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:50 INFO  : Context for 'APU' is selected.
13:47:50 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:47:51 INFO  : 'ps7_init' command is executed.
13:47:51 INFO  : 'ps7_post_config' command is executed.
13:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:51 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:51 INFO  : Memory regions updated for context APU
13:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:51 INFO  : 'con' command is executed.
13:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:51 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:16:56 INFO  : Disconnected from the channel tcfchan#33.
14:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:16:57 INFO  : 'jtag frequency' command is executed.
14:16:57 INFO  : Context for 'APU' is selected.
14:16:57 INFO  : System reset is completed.
14:17:00 INFO  : 'after 3000' command is executed.
14:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:17:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:17:04 INFO  : Context for 'APU' is selected.
14:17:04 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:04 INFO  : Context for 'APU' is selected.
14:17:04 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:17:04 INFO  : 'ps7_init' command is executed.
14:17:04 INFO  : 'ps7_post_config' command is executed.
14:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:05 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:05 INFO  : Memory regions updated for context APU
14:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:05 INFO  : 'con' command is executed.
14:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:05 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:26:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:27:02 INFO  : Disconnected from the channel tcfchan#34.
14:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:27:03 INFO  : 'jtag frequency' command is executed.
14:27:03 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : System reset is completed.
14:27:06 INFO  : 'after 3000' command is executed.
14:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:27:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:27:10 INFO  : Context for 'APU' is selected.
14:27:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:10 INFO  : Context for 'APU' is selected.
14:27:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:27:10 INFO  : 'ps7_init' command is executed.
14:27:10 INFO  : 'ps7_post_config' command is executed.
14:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:11 INFO  : Memory regions updated for context APU
14:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:11 INFO  : 'con' command is executed.
14:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:28:02 INFO  : Disconnected from the channel tcfchan#35.
14:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:28:03 INFO  : 'jtag frequency' command is executed.
14:28:03 INFO  : Context for 'APU' is selected.
14:28:04 INFO  : System reset is completed.
14:28:07 INFO  : 'after 3000' command is executed.
14:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:28:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:28:10 INFO  : Context for 'APU' is selected.
14:28:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:10 INFO  : Context for 'APU' is selected.
14:28:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:28:10 INFO  : 'ps7_init' command is executed.
14:28:10 INFO  : 'ps7_post_config' command is executed.
14:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:11 INFO  : Memory regions updated for context APU
14:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:11 INFO  : 'con' command is executed.
14:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:35:41 INFO  : Disconnected from the channel tcfchan#36.
14:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:35:43 INFO  : 'jtag frequency' command is executed.
14:35:43 INFO  : Context for 'APU' is selected.
14:35:43 INFO  : System reset is completed.
14:35:46 INFO  : 'after 3000' command is executed.
14:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:35:49 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:35:49 INFO  : Context for 'APU' is selected.
14:35:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:49 INFO  : Context for 'APU' is selected.
14:35:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:35:50 INFO  : 'ps7_init' command is executed.
14:35:50 INFO  : 'ps7_post_config' command is executed.
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:50 INFO  : Memory regions updated for context APU
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : 'con' command is executed.
14:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:50 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:36:45 INFO  : Disconnected from the channel tcfchan#37.
14:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:36:46 INFO  : 'jtag frequency' command is executed.
14:36:46 INFO  : Context for 'APU' is selected.
14:36:46 INFO  : System reset is completed.
14:36:49 INFO  : 'after 3000' command is executed.
14:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:36:52 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:36:52 INFO  : Context for 'APU' is selected.
14:36:52 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:52 INFO  : Context for 'APU' is selected.
14:36:52 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:36:53 INFO  : 'ps7_init' command is executed.
14:36:53 INFO  : 'ps7_post_config' command is executed.
14:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:53 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:53 INFO  : Memory regions updated for context APU
14:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:53 INFO  : 'con' command is executed.
14:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:53 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:37:21 INFO  : Disconnected from the channel tcfchan#38.
14:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:37:22 INFO  : 'jtag frequency' command is executed.
14:37:22 INFO  : Context for 'APU' is selected.
14:37:22 INFO  : System reset is completed.
14:37:25 INFO  : 'after 3000' command is executed.
14:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:37:29 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:37:29 INFO  : Context for 'APU' is selected.
14:37:29 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:29 INFO  : Context for 'APU' is selected.
14:37:29 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:37:29 INFO  : 'ps7_init' command is executed.
14:37:29 INFO  : 'ps7_post_config' command is executed.
14:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:30 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:30 INFO  : Memory regions updated for context APU
14:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:30 INFO  : 'con' command is executed.
14:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:30 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:47:15 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:47:15 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:47:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:47:54 INFO  : (SwPlatform) Successfully done update_mss 
14:47:54 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:48:29 INFO  : Disconnected from the channel tcfchan#39.
14:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:48:30 INFO  : 'jtag frequency' command is executed.
14:48:30 INFO  : Context for 'APU' is selected.
14:48:30 INFO  : System reset is completed.
14:48:33 INFO  : 'after 3000' command is executed.
14:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:48:37 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:48:37 INFO  : Context for 'APU' is selected.
14:48:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:37 INFO  : Context for 'APU' is selected.
14:48:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:48:37 INFO  : 'ps7_init' command is executed.
14:48:37 INFO  : 'ps7_post_config' command is executed.
14:48:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:37 INFO  : 'jtag frequency' command is executed.
14:48:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:38 INFO  : Context for 'APU' is selected.
14:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:38 INFO  : Memory regions updated for context APU
14:48:38 INFO  : System reset is completed.
14:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:41 INFO  : 'after 3000' command is executed.
14:48:41 ERROR : Already running
14:48:41 INFO  : Disconnected from the channel tcfchan#41.
14:48:41 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:48:41 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:48:51 INFO  : 'jtag frequency' command is executed.
14:48:51 INFO  : Context for 'APU' is selected.
14:48:51 INFO  : System reset is completed.
14:48:54 INFO  : 'after 3000' command is executed.
14:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:48:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:48:58 INFO  : Context for 'APU' is selected.
14:48:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:58 INFO  : Context for 'APU' is selected.
14:48:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:48:58 INFO  : 'ps7_init' command is executed.
14:48:58 INFO  : 'ps7_post_config' command is executed.
14:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:59 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:59 INFO  : Memory regions updated for context APU
14:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:59 INFO  : 'con' command is executed.
14:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:48:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:49:46 INFO  : Disconnected from the channel tcfchan#42.
14:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:49:47 INFO  : 'jtag frequency' command is executed.
14:49:47 INFO  : Context for 'APU' is selected.
14:49:47 INFO  : System reset is completed.
14:49:50 INFO  : 'after 3000' command is executed.
14:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:49:53 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:49:54 INFO  : Context for 'APU' is selected.
14:49:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:54 INFO  : Context for 'APU' is selected.
14:49:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:49:54 INFO  : 'ps7_init' command is executed.
14:49:54 INFO  : 'ps7_post_config' command is executed.
14:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:54 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:54 INFO  : Memory regions updated for context APU
14:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:54 INFO  : 'con' command is executed.
14:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:54 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:54:33 INFO  : Disconnected from the channel tcfchan#43.
14:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:54:34 INFO  : 'jtag frequency' command is executed.
14:54:34 INFO  : Context for 'APU' is selected.
14:54:35 INFO  : System reset is completed.
14:54:38 INFO  : 'after 3000' command is executed.
14:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:54:41 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:54:41 INFO  : 'ps7_init' command is executed.
14:54:41 INFO  : 'ps7_post_config' command is executed.
14:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:42 INFO  : Memory regions updated for context APU
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : 'con' command is executed.
14:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:42 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:59:10 INFO  : Disconnected from the channel tcfchan#44.
14:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:59:11 INFO  : 'jtag frequency' command is executed.
14:59:12 INFO  : Context for 'APU' is selected.
14:59:12 INFO  : System reset is completed.
14:59:15 INFO  : 'after 3000' command is executed.
14:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:59:18 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:59:18 INFO  : Context for 'APU' is selected.
14:59:18 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:18 INFO  : Context for 'APU' is selected.
14:59:18 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:59:18 INFO  : 'ps7_init' command is executed.
14:59:18 INFO  : 'ps7_post_config' command is executed.
14:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:19 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:19 INFO  : Memory regions updated for context APU
14:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:19 INFO  : 'con' command is executed.
14:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:19 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:21:18 INFO  : Disconnected from the channel tcfchan#45.
15:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:21:19 INFO  : 'jtag frequency' command is executed.
15:21:19 INFO  : Context for 'APU' is selected.
15:21:19 INFO  : System reset is completed.
15:21:22 INFO  : 'after 3000' command is executed.
15:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:21:25 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:21:26 INFO  : Context for 'APU' is selected.
15:21:26 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:26 INFO  : Context for 'APU' is selected.
15:21:26 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:21:26 INFO  : 'ps7_init' command is executed.
15:21:26 INFO  : 'ps7_post_config' command is executed.
15:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:26 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:26 INFO  : Memory regions updated for context APU
15:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:26 INFO  : 'con' command is executed.
15:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:26 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:30:33 INFO  : Disconnected from the channel tcfchan#46.
15:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:30:34 INFO  : 'jtag frequency' command is executed.
15:30:34 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : System reset is completed.
15:30:37 INFO  : 'after 3000' command is executed.
15:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:30:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:30:41 INFO  : 'ps7_init' command is executed.
15:30:41 INFO  : 'ps7_post_config' command is executed.
15:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:41 INFO  : Memory regions updated for context APU
15:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : 'con' command is executed.
15:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:41 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:16:40 INFO  : Disconnected from the channel tcfchan#47.
16:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:16:41 INFO  : 'jtag frequency' command is executed.
16:16:41 INFO  : Context for 'APU' is selected.
16:16:42 INFO  : System reset is completed.
16:16:45 INFO  : 'after 3000' command is executed.
16:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:16:48 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:16:48 INFO  : Context for 'APU' is selected.
16:16:48 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:16:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:48 INFO  : Context for 'APU' is selected.
16:16:48 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:16:48 INFO  : 'ps7_init' command is executed.
16:16:48 INFO  : 'ps7_post_config' command is executed.
16:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:49 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:49 INFO  : Memory regions updated for context APU
16:16:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:49 INFO  : 'con' command is executed.
16:16:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:49 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:46:01 INFO  : Disconnected from the channel tcfchan#48.
16:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:46:02 INFO  : 'jtag frequency' command is executed.
16:46:02 INFO  : Context for 'APU' is selected.
16:46:02 INFO  : System reset is completed.
16:46:05 INFO  : 'after 3000' command is executed.
16:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:46:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
16:46:08 INFO  : Context for 'APU' is selected.
16:46:09 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:09 INFO  : Context for 'APU' is selected.
16:46:09 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:46:09 INFO  : 'ps7_init' command is executed.
16:46:09 INFO  : 'ps7_post_config' command is executed.
16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:09 INFO  : Memory regions updated for context APU
16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : 'con' command is executed.
16:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:17:44 INFO  : Disconnected from the channel tcfchan#49.
17:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:17:45 INFO  : 'jtag frequency' command is executed.
17:17:45 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : System reset is completed.
17:17:48 INFO  : 'after 3000' command is executed.
17:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:17:51 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:17:51 INFO  : Context for 'APU' is selected.
17:17:51 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:51 INFO  : Context for 'APU' is selected.
17:17:51 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:17:52 INFO  : 'ps7_init' command is executed.
17:17:52 INFO  : 'ps7_post_config' command is executed.
17:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:52 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:52 INFO  : Memory regions updated for context APU
17:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:52 INFO  : 'con' command is executed.
17:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:52 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:19:29 INFO  : Disconnected from the channel tcfchan#50.
17:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:19:30 INFO  : 'jtag frequency' command is executed.
17:19:30 INFO  : Context for 'APU' is selected.
17:19:30 INFO  : System reset is completed.
17:19:33 INFO  : 'after 3000' command is executed.
17:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:19:36 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:19:36 INFO  : Context for 'APU' is selected.
17:19:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:36 INFO  : Context for 'APU' is selected.
17:19:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:19:37 INFO  : 'ps7_init' command is executed.
17:19:37 INFO  : 'ps7_post_config' command is executed.
17:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:37 INFO  : Memory regions updated for context APU
17:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:37 INFO  : 'con' command is executed.
17:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:21:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:21:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:21:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:21:27 INFO  : (SwPlatform) Successfully done update_mss 
17:21:27 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:26:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:26:25 INFO  : Updating application flags with new BSP settings...
17:26:26 INFO  : Successfully updated application flags for project dma.
17:26:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:27:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:27:11 INFO  : Disconnected from the channel tcfchan#51.
17:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:27:12 INFO  : 'jtag frequency' command is executed.
17:27:12 INFO  : Context for 'APU' is selected.
17:27:12 INFO  : System reset is completed.
17:27:15 INFO  : 'after 3000' command is executed.
17:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:27:19 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:27:19 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:19 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:27:19 INFO  : 'ps7_init' command is executed.
17:27:19 INFO  : 'ps7_post_config' command is executed.
17:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:20 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:20 INFO  : Memory regions updated for context APU
17:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:20 INFO  : 'con' command is executed.
17:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:20 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:43:04 INFO  : Disconnected from the channel tcfchan#53.
17:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:43:05 INFO  : 'jtag frequency' command is executed.
17:43:05 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : System reset is completed.
17:43:09 INFO  : 'after 3000' command is executed.
17:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:43:12 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:43:12 INFO  : Context for 'APU' is selected.
17:43:12 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:12 INFO  : Context for 'APU' is selected.
17:43:12 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:43:12 INFO  : 'ps7_init' command is executed.
17:43:12 INFO  : 'ps7_post_config' command is executed.
17:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:13 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:13 INFO  : Memory regions updated for context APU
17:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:13 INFO  : 'con' command is executed.
17:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:13 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:45:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:45:31 INFO  : Disconnected from the channel tcfchan#54.
17:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:45:32 INFO  : 'jtag frequency' command is executed.
17:45:32 INFO  : Context for 'APU' is selected.
17:45:32 INFO  : System reset is completed.
17:45:35 INFO  : 'after 3000' command is executed.
17:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:45:39 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:45:39 INFO  : Context for 'APU' is selected.
17:45:39 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:39 INFO  : Context for 'APU' is selected.
17:45:39 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:45:39 INFO  : 'ps7_init' command is executed.
17:45:39 INFO  : 'ps7_post_config' command is executed.
17:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:40 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:40 INFO  : Memory regions updated for context APU
17:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:40 INFO  : 'con' command is executed.
17:45:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:40 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
17:49:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:49:41 INFO  : Disconnected from the channel tcfchan#55.
17:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:49:42 INFO  : 'jtag frequency' command is executed.
17:49:42 INFO  : Context for 'APU' is selected.
17:49:42 INFO  : System reset is completed.
17:49:45 INFO  : 'after 3000' command is executed.
17:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:49:48 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
17:49:49 INFO  : Context for 'APU' is selected.
17:49:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
17:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:49 INFO  : Context for 'APU' is selected.
17:49:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
17:49:49 INFO  : 'ps7_init' command is executed.
17:49:49 INFO  : 'ps7_post_config' command is executed.
17:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:49 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:49 INFO  : Memory regions updated for context APU
17:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:49 INFO  : 'con' command is executed.
17:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:49 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:00:54 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:00:56 INFO  : (SwPlatform) Successfully done update_mss 
18:00:56 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:01:26 INFO  : Disconnected from the channel tcfchan#56.
18:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:01:27 INFO  : 'jtag frequency' command is executed.
18:01:27 INFO  : Context for 'APU' is selected.
18:01:27 INFO  : System reset is completed.
18:01:30 INFO  : 'after 3000' command is executed.
18:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:01:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:01:34 INFO  : Context for 'APU' is selected.
18:01:34 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:34 INFO  : Context for 'APU' is selected.
18:01:34 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:01:34 INFO  : 'ps7_init' command is executed.
18:01:34 INFO  : 'ps7_post_config' command is executed.
18:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:35 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:35 INFO  : Memory regions updated for context APU
18:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:35 INFO  : 'con' command is executed.
18:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:35 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:04:31 INFO  : Disconnected from the channel tcfchan#58.
18:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:04:32 INFO  : 'jtag frequency' command is executed.
18:04:32 INFO  : Context for 'APU' is selected.
18:04:32 INFO  : System reset is completed.
18:04:35 INFO  : 'after 3000' command is executed.
18:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:04:39 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:04:39 INFO  : Context for 'APU' is selected.
18:04:39 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:39 INFO  : Context for 'APU' is selected.
18:04:39 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:04:39 INFO  : 'ps7_init' command is executed.
18:04:39 INFO  : 'ps7_post_config' command is executed.
18:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:40 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:40 INFO  : Memory regions updated for context APU
18:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:40 INFO  : 'con' command is executed.
18:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:40 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:41:13 INFO  : Disconnected from the channel tcfchan#59.
18:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:41:14 INFO  : 'jtag frequency' command is executed.
18:41:14 INFO  : Context for 'APU' is selected.
18:41:14 INFO  : System reset is completed.
18:41:17 INFO  : 'after 3000' command is executed.
18:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:41:21 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:41:21 INFO  : Context for 'APU' is selected.
18:41:21 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:21 INFO  : Context for 'APU' is selected.
18:41:21 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:41:21 INFO  : 'ps7_init' command is executed.
18:41:21 INFO  : 'ps7_post_config' command is executed.
18:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:21 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:22 INFO  : Memory regions updated for context APU
18:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:22 INFO  : 'con' command is executed.
18:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:22 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:47:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:47:38 INFO  : Updating application flags with new BSP settings...
18:47:39 INFO  : Successfully updated application flags for project dma.
18:47:43 INFO  : Disconnected from the channel tcfchan#60.
18:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:47:44 INFO  : 'jtag frequency' command is executed.
18:47:44 INFO  : Context for 'APU' is selected.
18:47:44 INFO  : System reset is completed.
18:47:47 INFO  : 'after 3000' command is executed.
18:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:47:51 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:47:51 INFO  : Context for 'APU' is selected.
18:47:51 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:51 INFO  : Context for 'APU' is selected.
18:47:51 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:47:51 INFO  : 'ps7_init' command is executed.
18:47:51 INFO  : 'ps7_post_config' command is executed.
18:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:51 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:52 INFO  : Memory regions updated for context APU
18:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:52 INFO  : 'con' command is executed.
18:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:52 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:48:10 INFO  : Disconnected from the channel tcfchan#61.
18:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:48:11 INFO  : 'jtag frequency' command is executed.
18:48:11 INFO  : Context for 'APU' is selected.
18:48:11 INFO  : System reset is completed.
18:48:14 INFO  : 'after 3000' command is executed.
18:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:48:17 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:48:17 INFO  : Context for 'APU' is selected.
18:48:17 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:17 INFO  : Context for 'APU' is selected.
18:48:17 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:48:18 INFO  : 'ps7_init' command is executed.
18:48:18 INFO  : 'ps7_post_config' command is executed.
18:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:18 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:18 INFO  : Memory regions updated for context APU
18:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:18 INFO  : 'con' command is executed.
18:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:18 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:52:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:54:36 INFO  : Disconnected from the channel tcfchan#62.
18:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:54:37 INFO  : 'jtag frequency' command is executed.
18:54:37 INFO  : Context for 'APU' is selected.
18:54:37 INFO  : System reset is completed.
18:54:40 INFO  : 'after 3000' command is executed.
18:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:54:44 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:54:44 INFO  : Context for 'APU' is selected.
18:54:44 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:44 INFO  : Context for 'APU' is selected.
18:54:44 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:54:44 INFO  : 'ps7_init' command is executed.
18:54:44 INFO  : 'ps7_post_config' command is executed.
18:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:45 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:45 INFO  : Memory regions updated for context APU
18:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:45 INFO  : 'con' command is executed.
18:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:45 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:01:56 INFO  : Disconnected from the channel tcfchan#63.
19:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:01:57 INFO  : 'jtag frequency' command is executed.
19:01:57 INFO  : Context for 'APU' is selected.
19:01:57 INFO  : System reset is completed.
19:02:00 INFO  : 'after 3000' command is executed.
19:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:02:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:02:04 INFO  : Context for 'APU' is selected.
19:02:04 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:04 INFO  : Context for 'APU' is selected.
19:02:04 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:02:04 INFO  : 'ps7_init' command is executed.
19:02:04 INFO  : 'ps7_post_config' command is executed.
19:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:05 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:05 INFO  : Memory regions updated for context APU
19:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:05 INFO  : 'con' command is executed.
19:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:05 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:12:35 INFO  : Disconnected from the channel tcfchan#64.
19:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:12:36 INFO  : 'jtag frequency' command is executed.
19:12:36 INFO  : Context for 'APU' is selected.
19:12:36 INFO  : System reset is completed.
19:12:39 INFO  : 'after 3000' command is executed.
19:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:12:42 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:12:43 INFO  : 'ps7_init' command is executed.
19:12:43 INFO  : 'ps7_post_config' command is executed.
19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:43 INFO  : Memory regions updated for context APU
19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : 'con' command is executed.
19:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:43 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:13:17 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:13:21 INFO  : Disconnected from the channel tcfchan#65.
19:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:13:22 INFO  : 'jtag frequency' command is executed.
19:13:22 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : System reset is completed.
19:13:25 INFO  : 'after 3000' command is executed.
19:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:13:28 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:13:28 INFO  : Context for 'APU' is selected.
19:13:28 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:28 INFO  : Context for 'APU' is selected.
19:13:28 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:13:29 INFO  : 'ps7_init' command is executed.
19:13:29 INFO  : 'ps7_post_config' command is executed.
19:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:29 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:29 INFO  : Memory regions updated for context APU
19:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:29 INFO  : 'con' command is executed.
19:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:29 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:14:12 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:12 INFO  : No changes in MSS file content so sources will not be generated.
19:14:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:14:55 INFO  : Disconnected from the channel tcfchan#66.
19:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:14:56 INFO  : 'jtag frequency' command is executed.
19:14:56 INFO  : Context for 'APU' is selected.
19:14:56 INFO  : System reset is completed.
19:14:59 INFO  : 'after 3000' command is executed.
19:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:15:03 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:15:03 INFO  : Context for 'APU' is selected.
19:15:03 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:03 INFO  : Context for 'APU' is selected.
19:15:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:15:03 INFO  : 'ps7_init' command is executed.
19:15:03 INFO  : 'ps7_post_config' command is executed.
19:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:04 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:04 INFO  : Memory regions updated for context APU
19:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:04 INFO  : 'con' command is executed.
19:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:04 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:16:21 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:23:29 INFO  : Disconnected from the channel tcfchan#67.
19:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:23:30 INFO  : 'jtag frequency' command is executed.
19:23:30 INFO  : Context for 'APU' is selected.
19:23:30 INFO  : System reset is completed.
19:23:33 INFO  : 'after 3000' command is executed.
19:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:23:37 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:23:37 INFO  : 'ps7_init' command is executed.
19:23:37 INFO  : 'ps7_post_config' command is executed.
19:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:38 INFO  : Memory regions updated for context APU
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : 'con' command is executed.
19:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:38 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:28:51 INFO  : Disconnected from the channel tcfchan#68.
19:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:28:52 INFO  : 'jtag frequency' command is executed.
19:28:52 INFO  : Context for 'APU' is selected.
19:28:52 INFO  : System reset is completed.
19:28:55 INFO  : 'after 3000' command is executed.
19:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:28:59 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:28:59 INFO  : Context for 'APU' is selected.
19:28:59 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:59 INFO  : Context for 'APU' is selected.
19:28:59 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:28:59 INFO  : 'ps7_init' command is executed.
19:28:59 INFO  : 'ps7_post_config' command is executed.
19:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:00 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:00 INFO  : Memory regions updated for context APU
19:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:00 INFO  : 'con' command is executed.
19:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:00 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:40:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:40:49 INFO  : Disconnected from the channel tcfchan#69.
19:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:40:50 INFO  : 'jtag frequency' command is executed.
19:40:50 INFO  : Context for 'APU' is selected.
19:40:50 INFO  : System reset is completed.
19:40:53 INFO  : 'after 3000' command is executed.
19:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:40:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:40:57 INFO  : Context for 'APU' is selected.
19:40:57 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:57 INFO  : Context for 'APU' is selected.
19:40:57 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:40:57 INFO  : 'ps7_init' command is executed.
19:40:57 INFO  : 'ps7_post_config' command is executed.
19:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:57 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:57 INFO  : Memory regions updated for context APU
19:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:57 INFO  : 'con' command is executed.
19:40:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:57 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:41:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:41:55 INFO  : Disconnected from the channel tcfchan#70.
19:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:41:56 INFO  : 'jtag frequency' command is executed.
19:41:56 INFO  : Context for 'APU' is selected.
19:41:56 INFO  : System reset is completed.
19:41:59 INFO  : 'after 3000' command is executed.
19:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:42:03 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:42:03 INFO  : 'ps7_init' command is executed.
19:42:03 INFO  : 'ps7_post_config' command is executed.
19:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:04 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:04 INFO  : Memory regions updated for context APU
19:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:04 INFO  : 'con' command is executed.
19:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:04 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:45:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:45:59 INFO  : Disconnected from the channel tcfchan#71.
19:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:46:00 INFO  : 'jtag frequency' command is executed.
19:46:00 INFO  : Context for 'APU' is selected.
19:46:00 INFO  : System reset is completed.
19:46:03 INFO  : 'after 3000' command is executed.
19:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:46:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:46:07 INFO  : Context for 'APU' is selected.
19:46:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:07 INFO  : Context for 'APU' is selected.
19:46:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:46:07 INFO  : 'ps7_init' command is executed.
19:46:07 INFO  : 'ps7_post_config' command is executed.
19:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:08 INFO  : Memory regions updated for context APU
19:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:08 INFO  : 'con' command is executed.
19:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:48:27 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:48:29 INFO  : (SwPlatform) Successfully done update_mss 
19:48:29 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:48:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:48:58 INFO  : Updating application flags with new BSP settings...
19:48:59 INFO  : Successfully updated application flags for project dma.
19:49:04 INFO  : Disconnected from the channel tcfchan#72.
19:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:49:05 INFO  : 'jtag frequency' command is executed.
19:49:05 INFO  : Context for 'APU' is selected.
19:49:05 INFO  : System reset is completed.
19:49:08 INFO  : 'after 3000' command is executed.
19:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:49:12 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:49:12 INFO  : 'ps7_init' command is executed.
19:49:12 INFO  : 'ps7_post_config' command is executed.
19:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:13 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:13 INFO  : Memory regions updated for context APU
19:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:13 INFO  : 'con' command is executed.
19:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:13 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:52:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:52:59 INFO  : Disconnected from the channel tcfchan#74.
19:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:53:00 INFO  : 'jtag frequency' command is executed.
19:53:00 INFO  : Context for 'APU' is selected.
19:53:00 INFO  : System reset is completed.
19:53:03 INFO  : 'after 3000' command is executed.
19:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:53:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:53:07 INFO  : Context for 'APU' is selected.
19:53:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:07 INFO  : Context for 'APU' is selected.
19:53:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:53:07 INFO  : 'ps7_init' command is executed.
19:53:07 INFO  : 'ps7_post_config' command is executed.
19:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:08 INFO  : Memory regions updated for context APU
19:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:08 INFO  : 'con' command is executed.
19:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:55:30 INFO  : Disconnected from the channel tcfchan#75.
19:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:55:31 INFO  : 'jtag frequency' command is executed.
19:55:31 INFO  : Context for 'APU' is selected.
19:55:31 INFO  : System reset is completed.
19:55:34 INFO  : 'after 3000' command is executed.
19:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:55:38 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:55:38 INFO  : Context for 'APU' is selected.
19:55:38 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:38 INFO  : Context for 'APU' is selected.
19:55:38 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:55:38 INFO  : 'ps7_init' command is executed.
19:55:38 INFO  : 'ps7_post_config' command is executed.
19:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:39 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:39 INFO  : Memory regions updated for context APU
19:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:39 INFO  : 'con' command is executed.
19:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:39 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:56:38 INFO  : Disconnected from the channel tcfchan#76.
19:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:56:39 INFO  : 'jtag frequency' command is executed.
19:56:39 INFO  : Context for 'APU' is selected.
19:56:39 INFO  : System reset is completed.
19:56:42 INFO  : 'after 3000' command is executed.
19:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:56:46 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:56:46 INFO  : Context for 'APU' is selected.
19:56:46 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:46 INFO  : Context for 'APU' is selected.
19:56:46 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:56:46 INFO  : 'ps7_init' command is executed.
19:56:46 INFO  : 'ps7_post_config' command is executed.
19:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:46 INFO  : Memory regions updated for context APU
19:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:46 INFO  : 'con' command is executed.
19:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:57:25 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:57:27 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:57:29 INFO  : (SwPlatform) Successfully done update_mss 
19:57:29 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:57:59 INFO  : Disconnected from the channel tcfchan#77.
19:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:58:00 INFO  : 'jtag frequency' command is executed.
19:58:00 INFO  : Context for 'APU' is selected.
19:58:01 INFO  : System reset is completed.
19:58:04 INFO  : 'after 3000' command is executed.
19:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:58:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:58:08 INFO  : 'ps7_init' command is executed.
19:58:08 INFO  : 'ps7_post_config' command is executed.
19:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:08 INFO  : Memory regions updated for context APU
19:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:08 INFO  : 'con' command is executed.
19:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:58:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:58:33 INFO  : Updating application flags with new BSP settings...
19:58:34 INFO  : Successfully updated application flags for project dma.
19:58:46 INFO  : Disconnected from the channel tcfchan#79.
19:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:58:47 INFO  : 'jtag frequency' command is executed.
19:58:47 INFO  : Context for 'APU' is selected.
19:58:48 INFO  : System reset is completed.
19:58:51 INFO  : 'after 3000' command is executed.
19:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:58:54 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
19:58:54 INFO  : Context for 'APU' is selected.
19:58:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:58:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:54 INFO  : Context for 'APU' is selected.
19:58:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:58:54 INFO  : 'ps7_init' command is executed.
19:58:54 INFO  : 'ps7_post_config' command is executed.
19:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:55 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:55 INFO  : Memory regions updated for context APU
19:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:55 INFO  : 'con' command is executed.
19:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
19:59:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:59:26 INFO  : (SwPlatform) Successfully done update_mss 
19:59:26 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:00:13 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:00:15 INFO  : Updating application flags with new BSP settings...
20:00:15 INFO  : Successfully updated application flags for project dma.
20:00:26 INFO  : Disconnected from the channel tcfchan#81.
20:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:00:27 INFO  : 'jtag frequency' command is executed.
20:00:27 INFO  : Context for 'APU' is selected.
20:00:27 INFO  : System reset is completed.
20:00:30 INFO  : 'after 3000' command is executed.
20:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:00:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:00:34 INFO  : Context for 'APU' is selected.
20:00:34 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:00:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:34 INFO  : Context for 'APU' is selected.
20:00:34 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:00:34 INFO  : 'ps7_init' command is executed.
20:00:34 INFO  : 'ps7_post_config' command is executed.
20:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:35 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:35 INFO  : Memory regions updated for context APU
20:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:35 INFO  : 'con' command is executed.
20:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:35 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:00:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:01:00 INFO  : Disconnected from the channel tcfchan#84.
20:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:01:01 INFO  : 'jtag frequency' command is executed.
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : System reset is completed.
20:01:04 INFO  : 'after 3000' command is executed.
20:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:01:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:01:08 INFO  : Context for 'APU' is selected.
20:01:08 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:08 INFO  : Context for 'APU' is selected.
20:01:08 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:01:08 INFO  : 'ps7_init' command is executed.
20:01:08 INFO  : 'ps7_post_config' command is executed.
20:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:09 INFO  : Memory regions updated for context APU
20:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:09 INFO  : 'con' command is executed.
20:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:04:24 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:04:24 INFO  : No changes in MSS file content so sources will not be generated.
20:04:34 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:04:34 INFO  : No changes in MSS file content so sources will not be generated.
20:04:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:04:49 INFO  : Disconnected from the channel tcfchan#85.
20:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:04:50 INFO  : 'jtag frequency' command is executed.
20:04:50 INFO  : Context for 'APU' is selected.
20:04:50 INFO  : System reset is completed.
20:04:53 INFO  : 'after 3000' command is executed.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:04:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:04:56 INFO  : Context for 'APU' is selected.
20:04:56 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:56 INFO  : Context for 'APU' is selected.
20:04:56 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:04:57 INFO  : 'ps7_init' command is executed.
20:04:57 INFO  : 'ps7_post_config' command is executed.
20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:57 INFO  : Memory regions updated for context APU
20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : 'con' command is executed.
20:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:57 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:10:15 INFO  : Disconnected from the channel tcfchan#86.
20:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:10:16 INFO  : 'jtag frequency' command is executed.
20:10:16 INFO  : Context for 'APU' is selected.
20:10:16 INFO  : System reset is completed.
20:10:19 INFO  : 'after 3000' command is executed.
20:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:10:23 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:10:23 INFO  : Context for 'APU' is selected.
20:10:23 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:23 INFO  : Context for 'APU' is selected.
20:10:23 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:10:23 INFO  : 'ps7_init' command is executed.
20:10:23 INFO  : 'ps7_post_config' command is executed.
20:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:23 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:24 INFO  : Memory regions updated for context APU
20:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:24 INFO  : 'con' command is executed.
20:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:24 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:12:05 INFO  : Disconnected from the channel tcfchan#87.
20:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:12:06 INFO  : 'jtag frequency' command is executed.
20:12:06 INFO  : Context for 'APU' is selected.
20:12:06 INFO  : System reset is completed.
20:12:09 INFO  : 'after 3000' command is executed.
20:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:12:12 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:12:13 INFO  : 'ps7_init' command is executed.
20:12:13 INFO  : 'ps7_post_config' command is executed.
20:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:13 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:13 INFO  : Memory regions updated for context APU
20:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:13 INFO  : 'con' command is executed.
20:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:13 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:18:49 INFO  : Disconnected from the channel tcfchan#88.
20:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:18:51 INFO  : 'jtag frequency' command is executed.
20:18:51 INFO  : Context for 'APU' is selected.
20:18:51 INFO  : System reset is completed.
20:18:54 INFO  : 'after 3000' command is executed.
20:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:18:57 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:18:57 INFO  : Context for 'APU' is selected.
20:18:57 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:18:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:57 INFO  : Context for 'APU' is selected.
20:18:57 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:18:57 INFO  : 'ps7_init' command is executed.
20:18:57 INFO  : 'ps7_post_config' command is executed.
20:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:58 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:58 INFO  : Memory regions updated for context APU
20:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:58 INFO  : 'con' command is executed.
20:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:58 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:21:21 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:21:26 INFO  : Disconnected from the channel tcfchan#89.
20:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:21:27 INFO  : 'jtag frequency' command is executed.
20:21:27 INFO  : Context for 'APU' is selected.
20:21:27 INFO  : System reset is completed.
20:21:30 INFO  : 'after 3000' command is executed.
20:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:21:33 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:21:33 INFO  : Context for 'APU' is selected.
20:21:33 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:33 INFO  : Context for 'APU' is selected.
20:21:33 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:21:34 INFO  : 'ps7_init' command is executed.
20:21:34 INFO  : 'ps7_post_config' command is executed.
20:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:34 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:34 INFO  : Memory regions updated for context APU
20:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:34 INFO  : 'con' command is executed.
20:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:34 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:22:28 INFO  : Disconnected from the channel tcfchan#90.
20:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:22:30 INFO  : 'jtag frequency' command is executed.
20:22:30 INFO  : Context for 'APU' is selected.
20:22:30 INFO  : System reset is completed.
20:22:33 INFO  : 'after 3000' command is executed.
20:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:22:36 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:22:36 INFO  : Context for 'APU' is selected.
20:22:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:36 INFO  : Context for 'APU' is selected.
20:22:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:22:36 INFO  : 'ps7_init' command is executed.
20:22:36 INFO  : 'ps7_post_config' command is executed.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:37 INFO  : Memory regions updated for context APU
20:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:37 INFO  : 'con' command is executed.
20:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:24:15 INFO  : Disconnected from the channel tcfchan#91.
20:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:24:16 INFO  : 'jtag frequency' command is executed.
20:24:16 INFO  : Context for 'APU' is selected.
20:24:16 INFO  : System reset is completed.
20:24:19 INFO  : 'after 3000' command is executed.
20:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:24:23 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:24:23 INFO  : Context for 'APU' is selected.
20:24:23 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:23 INFO  : Context for 'APU' is selected.
20:24:23 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:24:23 INFO  : 'ps7_init' command is executed.
20:24:23 INFO  : 'ps7_post_config' command is executed.
20:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:24 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:24 INFO  : Memory regions updated for context APU
20:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:24 INFO  : 'con' command is executed.
20:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:24 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:27:46 INFO  : Disconnected from the channel tcfchan#92.
20:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:27:47 INFO  : 'jtag frequency' command is executed.
20:27:47 INFO  : Context for 'APU' is selected.
20:27:47 INFO  : System reset is completed.
20:27:50 INFO  : 'after 3000' command is executed.
20:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:27:54 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:27:54 INFO  : Context for 'APU' is selected.
20:27:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:27:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:54 INFO  : Context for 'APU' is selected.
20:27:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:27:54 INFO  : 'ps7_init' command is executed.
20:27:54 INFO  : 'ps7_post_config' command is executed.
20:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:54 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:54 INFO  : Memory regions updated for context APU
20:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:55 INFO  : 'con' command is executed.
20:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:34:21 INFO  : Disconnected from the channel tcfchan#93.
20:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:22 INFO  : 'jtag frequency' command is executed.
20:34:22 INFO  : Context for 'APU' is selected.
20:34:22 INFO  : System reset is completed.
20:34:25 INFO  : 'after 3000' command is executed.
20:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:34:29 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:34:29 INFO  : Context for 'APU' is selected.
20:34:29 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:29 INFO  : Context for 'APU' is selected.
20:34:29 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:34:29 INFO  : 'ps7_init' command is executed.
20:34:29 INFO  : 'ps7_post_config' command is executed.
20:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:30 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:30 INFO  : Memory regions updated for context APU
20:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:30 INFO  : 'con' command is executed.
20:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:30 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:42:30 INFO  : Disconnected from the channel tcfchan#94.
20:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:42:31 INFO  : 'jtag frequency' command is executed.
20:42:31 INFO  : Context for 'APU' is selected.
20:42:31 INFO  : System reset is completed.
20:42:34 INFO  : 'after 3000' command is executed.
20:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:42:38 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:42:38 INFO  : Context for 'APU' is selected.
20:42:38 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:38 INFO  : Context for 'APU' is selected.
20:42:38 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:42:38 INFO  : 'ps7_init' command is executed.
20:42:38 INFO  : 'ps7_post_config' command is executed.
20:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:39 INFO  : Memory regions updated for context APU
20:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:39 INFO  : 'con' command is executed.
20:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:39 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:04:31 INFO  : Disconnected from the channel tcfchan#95.
21:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:32 INFO  : 'jtag frequency' command is executed.
21:04:32 INFO  : Context for 'APU' is selected.
21:04:33 INFO  : System reset is completed.
21:04:36 INFO  : 'after 3000' command is executed.
21:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:04:39 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
21:04:39 INFO  : Context for 'APU' is selected.
21:04:39 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:39 INFO  : Context for 'APU' is selected.
21:04:39 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:04:39 INFO  : 'ps7_init' command is executed.
21:04:39 INFO  : 'ps7_post_config' command is executed.
21:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:40 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:40 INFO  : Memory regions updated for context APU
21:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:40 INFO  : 'con' command is executed.
21:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:40 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
22:03:04 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/eth_test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:03:04 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/eth_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:03:17 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/eth_test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:03:17 INFO  : No changes in MSS file content so sources will not be generated.
22:03:40 INFO  : Removed '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/eth_test/export/eth_test' from custom platform repositories.
22:49:53 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:49:53 INFO  : No changes in MSS file content so sources will not be generated.
22:51:55 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:52:27 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:53:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:54:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:54:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:54:31 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:54:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:54:38 INFO  : (SwPlatform) Successfully done update_mss 
22:54:39 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:55:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
22:55:46 INFO  : Updating application flags with new BSP settings...
22:55:46 INFO  : Successfully updated application flags for project dma.
23:01:11 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:01:11 INFO  : No changes in MSS file content so sources will not be generated.
23:01:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
07:52:41 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:33:47 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:33:47 INFO  : No changes in MSS file content so sources will not be generated.
12:56:36 INFO  : Disconnected from the channel tcfchan#96.
08:26:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
08:26:06 INFO  : XSCT server has started successfully.
08:26:06 INFO  : plnx-install-location is set to ''
08:26:06 INFO  : Successfully done setting XSCT server connection channel  
08:26:07 INFO  : Registering command handlers for Vitis TCF services
08:26:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/hw/top_design.xsa is already opened

08:26:12 INFO  : Successfully done setting workspace for the tool. 
08:26:12 INFO  : Successfully done query RDI_DATADIR 
08:26:13 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:26:13 INFO  : Successfully done sdx_reload_mss "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:24:36 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:27:09 INFO  : 'jtag frequency' command is executed.
18:27:09 INFO  : Context for 'APU' is selected.
18:27:09 INFO  : System reset is completed.
18:27:12 INFO  : 'after 3000' command is executed.
18:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:27:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:27:16 INFO  : Context for 'APU' is selected.
18:27:16 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:16 INFO  : Context for 'APU' is selected.
18:27:16 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:27:16 INFO  : 'ps7_init' command is executed.
18:27:16 INFO  : 'ps7_post_config' command is executed.
18:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:16 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:17 INFO  : Memory regions updated for context APU
18:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:17 INFO  : 'con' command is executed.
18:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:17 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:27:51 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:28:00 INFO  : Disconnected from the channel tcfchan#2.
18:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:28:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:28:38 INFO  : 'jtag frequency' command is executed.
18:28:38 INFO  : Context for 'APU' is selected.
18:28:38 INFO  : System reset is completed.
18:28:41 INFO  : 'after 3000' command is executed.
18:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:28:45 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:28:45 INFO  : Context for 'APU' is selected.
18:28:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:45 INFO  : Context for 'APU' is selected.
18:28:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:28:45 INFO  : 'ps7_init' command is executed.
18:28:45 INFO  : 'ps7_post_config' command is executed.
18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:46 INFO  : Memory regions updated for context APU
18:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:46 INFO  : 'con' command is executed.
18:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:29:27 INFO  : Disconnected from the channel tcfchan#3.
18:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:29:29 INFO  : 'jtag frequency' command is executed.
18:29:29 INFO  : Context for 'APU' is selected.
18:29:29 INFO  : System reset is completed.
18:29:32 INFO  : 'after 3000' command is executed.
18:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:29:35 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:29:35 INFO  : Context for 'APU' is selected.
18:29:35 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:35 INFO  : Context for 'APU' is selected.
18:29:35 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:29:35 INFO  : 'ps7_init' command is executed.
18:29:35 INFO  : 'ps7_post_config' command is executed.
18:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:36 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:36 INFO  : Memory regions updated for context APU
18:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:36 INFO  : 'con' command is executed.
18:29:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:36 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:34:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:35:17 INFO  : Disconnected from the channel tcfchan#4.
18:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:35:18 INFO  : 'jtag frequency' command is executed.
18:35:18 INFO  : Context for 'APU' is selected.
18:35:18 INFO  : System reset is completed.
18:35:21 INFO  : 'after 3000' command is executed.
18:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:35:25 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:35:25 INFO  : Context for 'APU' is selected.
18:35:25 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:25 INFO  : Context for 'APU' is selected.
18:35:25 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:35:25 INFO  : 'ps7_init' command is executed.
18:35:25 INFO  : 'ps7_post_config' command is executed.
18:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:26 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:26 INFO  : Memory regions updated for context APU
18:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:26 INFO  : 'con' command is executed.
18:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:26 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:43:20 INFO  : Disconnected from the channel tcfchan#5.
18:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:43:21 INFO  : 'jtag frequency' command is executed.
18:43:21 INFO  : Context for 'APU' is selected.
18:43:21 INFO  : System reset is completed.
18:43:24 INFO  : 'after 3000' command is executed.
18:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:43:27 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:43:27 INFO  : Context for 'APU' is selected.
18:43:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:27 INFO  : Context for 'APU' is selected.
18:43:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:43:28 INFO  : 'ps7_init' command is executed.
18:43:28 INFO  : 'ps7_post_config' command is executed.
18:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:28 INFO  : Memory regions updated for context APU
18:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:28 INFO  : 'con' command is executed.
18:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
18:46:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:46:20 INFO  : Disconnected from the channel tcfchan#6.
18:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:46:21 INFO  : 'jtag frequency' command is executed.
18:46:21 INFO  : Context for 'APU' is selected.
18:46:21 INFO  : System reset is completed.
18:46:24 INFO  : 'after 3000' command is executed.
18:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:46:28 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
18:46:28 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:28 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:46:28 INFO  : 'ps7_init' command is executed.
18:46:28 INFO  : 'ps7_post_config' command is executed.
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:29 INFO  : Memory regions updated for context APU
18:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:29 INFO  : 'con' command is executed.
18:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:29 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
21:20:51 INFO  : Disconnected from the channel tcfchan#7.
09:52:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
09:52:15 INFO  : XSCT server has started successfully.
09:52:15 INFO  : plnx-install-location is set to ''
09:52:15 INFO  : Successfully done setting XSCT server connection channel  
09:52:15 INFO  : Successfully done setting workspace for the tool. 
09:52:17 INFO  : Registering command handlers for Vitis TCF services
09:52:17 INFO  : Successfully done query RDI_DATADIR 
09:58:41 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:59:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:59:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:00:21 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:00:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:00:58 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:03:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:04:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:04:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:04:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:04:21 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:06:13 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:06:26 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:06:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:07:00 INFO  : 'jtag frequency' command is executed.
10:07:00 INFO  : Context for 'APU' is selected.
10:07:01 INFO  : System reset is completed.
10:07:04 INFO  : 'after 3000' command is executed.
10:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:07:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:07:07 INFO  : Context for 'APU' is selected.
10:07:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:07 INFO  : Context for 'APU' is selected.
10:07:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:07:08 INFO  : 'ps7_init' command is executed.
10:07:08 INFO  : 'ps7_post_config' command is executed.
10:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:08 INFO  : Memory regions updated for context APU
10:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:08 INFO  : 'con' command is executed.
10:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:07:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:07:08 INFO  : 'jtag frequency' command is executed.
10:07:08 INFO  : Context for 'APU' is selected.
10:07:09 INFO  : System reset is completed.
10:07:12 INFO  : 'after 3000' command is executed.
10:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:07:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:07:15 INFO  : Context for 'APU' is selected.
10:07:15 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:15 INFO  : Context for 'APU' is selected.
10:07:15 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:07:15 INFO  : 'ps7_init' command is executed.
10:07:15 INFO  : 'ps7_post_config' command is executed.
10:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:16 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:16 INFO  : Memory regions updated for context APU
10:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:16 INFO  : 'con' command is executed.
10:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:16 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:14:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:14:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:14:36 INFO  : Disconnected from the channel tcfchan#3.
10:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:14:37 INFO  : 'jtag frequency' command is executed.
10:14:37 INFO  : Context for 'APU' is selected.
10:14:37 INFO  : System reset is completed.
10:14:40 INFO  : 'after 3000' command is executed.
10:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:14:44 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:14:44 INFO  : Context for 'APU' is selected.
10:14:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:45 INFO  : Context for 'APU' is selected.
10:14:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:14:46 INFO  : 'ps7_init' command is executed.
10:14:46 INFO  : 'ps7_post_config' command is executed.
10:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:46 INFO  : Memory regions updated for context APU
10:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:46 INFO  : 'con' command is executed.
10:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:15:15 INFO  : Disconnected from the channel tcfchan#5.
10:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:15:16 INFO  : 'jtag frequency' command is executed.
10:15:16 INFO  : Context for 'APU' is selected.
10:15:16 INFO  : System reset is completed.
10:15:19 INFO  : 'after 3000' command is executed.
10:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:15:22 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:15:22 INFO  : Context for 'APU' is selected.
10:15:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:24 INFO  : Context for 'APU' is selected.
10:15:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:15:24 INFO  : 'ps7_init' command is executed.
10:15:24 INFO  : 'ps7_post_config' command is executed.
10:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:25 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:25 INFO  : Memory regions updated for context APU
10:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:25 INFO  : 'con' command is executed.
10:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:25 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:20:05 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:20:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:20:53 INFO  : Disconnected from the channel tcfchan#6.
10:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:20:54 INFO  : 'jtag frequency' command is executed.
10:20:54 INFO  : Context for 'APU' is selected.
10:20:54 INFO  : System reset is completed.
10:20:57 INFO  : 'after 3000' command is executed.
10:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:21:01 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:21:01 INFO  : Context for 'APU' is selected.
10:21:02 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:03 INFO  : Context for 'APU' is selected.
10:21:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:21:03 INFO  : 'ps7_init' command is executed.
10:21:03 INFO  : 'ps7_post_config' command is executed.
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:03 INFO  : Memory regions updated for context APU
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:03 INFO  : 'con' command is executed.
10:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:22:56 INFO  : Disconnected from the channel tcfchan#7.
10:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:22:58 INFO  : 'jtag frequency' command is executed.
10:22:58 INFO  : Context for 'APU' is selected.
10:22:58 INFO  : System reset is completed.
10:23:01 INFO  : 'after 3000' command is executed.
10:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:23:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:23:04 INFO  : Context for 'APU' is selected.
10:23:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:23:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:06 INFO  : Context for 'APU' is selected.
10:23:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:23:06 INFO  : 'ps7_init' command is executed.
10:23:06 INFO  : 'ps7_post_config' command is executed.
10:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:07 INFO  : Memory regions updated for context APU
10:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:07 INFO  : 'con' command is executed.
10:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:23:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:24:08 INFO  : Disconnected from the channel tcfchan#8.
10:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:24:09 INFO  : 'jtag frequency' command is executed.
10:24:09 INFO  : Context for 'APU' is selected.
10:24:09 INFO  : System reset is completed.
10:24:12 INFO  : 'after 3000' command is executed.
10:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:24:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:24:15 INFO  : Context for 'APU' is selected.
10:24:17 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:17 INFO  : Context for 'APU' is selected.
10:24:17 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:24:17 INFO  : 'ps7_init' command is executed.
10:24:17 INFO  : 'ps7_post_config' command is executed.
10:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:18 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:18 INFO  : Memory regions updated for context APU
10:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:18 INFO  : 'con' command is executed.
10:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:24:18 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:25:49 INFO  : Disconnected from the channel tcfchan#9.
10:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:25:50 INFO  : 'jtag frequency' command is executed.
10:25:50 INFO  : Context for 'APU' is selected.
10:25:50 INFO  : System reset is completed.
10:25:53 INFO  : 'after 3000' command is executed.
10:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:25:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:25:56 INFO  : Context for 'APU' is selected.
10:25:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:58 INFO  : Context for 'APU' is selected.
10:25:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:25:58 INFO  : 'ps7_init' command is executed.
10:25:58 INFO  : 'ps7_post_config' command is executed.
10:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:59 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:59 INFO  : Memory regions updated for context APU
10:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:59 INFO  : 'con' command is executed.
10:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:25:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:26:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:26:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:26:27 INFO  : Disconnected from the channel tcfchan#10.
10:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:26:29 INFO  : 'jtag frequency' command is executed.
10:26:29 INFO  : Context for 'APU' is selected.
10:26:29 INFO  : System reset is completed.
10:26:32 INFO  : 'after 3000' command is executed.
10:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:26:35 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:26:35 INFO  : Context for 'APU' is selected.
10:26:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:37 INFO  : Context for 'APU' is selected.
10:26:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:26:38 INFO  : 'ps7_init' command is executed.
10:26:38 INFO  : 'ps7_post_config' command is executed.
10:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:38 INFO  : Memory regions updated for context APU
10:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:38 INFO  : 'con' command is executed.
10:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:38 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:28:18 INFO  : Disconnected from the channel tcfchan#12.
10:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:28:19 INFO  : 'jtag frequency' command is executed.
10:28:19 INFO  : Context for 'APU' is selected.
10:28:19 INFO  : System reset is completed.
10:28:22 INFO  : 'after 3000' command is executed.
10:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:28:26 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:28:26 INFO  : Context for 'APU' is selected.
10:28:28 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:28 INFO  : Context for 'APU' is selected.
10:28:28 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:28:28 INFO  : 'ps7_init' command is executed.
10:28:28 INFO  : 'ps7_post_config' command is executed.
10:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:28 INFO  : Memory regions updated for context APU
10:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:29 INFO  : 'con' command is executed.
10:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:29 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:32:17 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:32:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:32:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:32:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:33:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:33:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:33:43 INFO  : Disconnected from the channel tcfchan#13.
10:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:33:44 INFO  : 'jtag frequency' command is executed.
10:33:44 INFO  : Context for 'APU' is selected.
10:33:44 INFO  : System reset is completed.
10:33:47 INFO  : 'after 3000' command is executed.
10:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:33:50 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:33:50 INFO  : Context for 'APU' is selected.
10:33:52 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:52 INFO  : Context for 'APU' is selected.
10:33:52 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:33:53 INFO  : 'ps7_init' command is executed.
10:33:53 INFO  : 'ps7_post_config' command is executed.
10:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:53 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:53 INFO  : Memory regions updated for context APU
10:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:53 INFO  : 'con' command is executed.
10:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:53 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:35:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:35:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:36:22 INFO  : Disconnected from the channel tcfchan#17.
10:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:36:23 INFO  : 'jtag frequency' command is executed.
10:36:23 INFO  : Context for 'APU' is selected.
10:36:23 INFO  : System reset is completed.
10:36:26 INFO  : 'after 3000' command is executed.
10:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:36:30 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:36:30 INFO  : Context for 'APU' is selected.
10:36:32 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:32 INFO  : Context for 'APU' is selected.
10:36:32 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:36:32 INFO  : 'ps7_init' command is executed.
10:36:32 INFO  : 'ps7_post_config' command is executed.
10:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:32 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:33 INFO  : Memory regions updated for context APU
10:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:33 INFO  : 'con' command is executed.
10:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:33 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:40:26 INFO  : Disconnected from the channel tcfchan#19.
10:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:40:27 INFO  : 'jtag frequency' command is executed.
10:40:27 INFO  : Context for 'APU' is selected.
10:40:27 INFO  : System reset is completed.
10:40:30 INFO  : 'after 3000' command is executed.
10:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:40:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:40:34 INFO  : Context for 'APU' is selected.
10:40:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:36 INFO  : Context for 'APU' is selected.
10:40:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:40:36 INFO  : 'ps7_init' command is executed.
10:40:36 INFO  : 'ps7_post_config' command is executed.
10:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:36 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:36 INFO  : Memory regions updated for context APU
10:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:36 INFO  : 'con' command is executed.
10:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:40:36 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:40:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:40:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:41:01 INFO  : Disconnected from the channel tcfchan#20.
10:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:41:02 INFO  : 'jtag frequency' command is executed.
10:41:02 INFO  : Context for 'APU' is selected.
10:41:02 INFO  : System reset is completed.
10:41:05 INFO  : 'after 3000' command is executed.
10:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:41:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:41:08 INFO  : Context for 'APU' is selected.
10:41:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:10 INFO  : Context for 'APU' is selected.
10:41:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:41:10 INFO  : 'ps7_init' command is executed.
10:41:10 INFO  : 'ps7_post_config' command is executed.
10:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:11 INFO  : Memory regions updated for context APU
10:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:11 INFO  : 'con' command is executed.
10:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:43:49 INFO  : Disconnected from the channel tcfchan#22.
10:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:43:50 INFO  : 'jtag frequency' command is executed.
10:43:50 INFO  : Context for 'APU' is selected.
10:43:50 INFO  : System reset is completed.
10:43:53 INFO  : 'after 3000' command is executed.
10:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:43:57 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:43:57 INFO  : Context for 'APU' is selected.
10:43:59 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:59 INFO  : Context for 'APU' is selected.
10:43:59 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:43:59 INFO  : 'ps7_init' command is executed.
10:43:59 INFO  : 'ps7_post_config' command is executed.
10:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:00 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:00 INFO  : Memory regions updated for context APU
10:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:00 INFO  : 'con' command is executed.
10:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:00 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:44:30 INFO  : Disconnected from the channel tcfchan#23.
10:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:44:31 INFO  : 'jtag frequency' command is executed.
10:44:31 INFO  : Context for 'APU' is selected.
10:44:32 INFO  : System reset is completed.
10:44:35 INFO  : 'after 3000' command is executed.
10:44:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:44:38 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:44:38 INFO  : Context for 'APU' is selected.
10:44:40 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:40 INFO  : Context for 'APU' is selected.
10:44:40 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:44:40 INFO  : 'ps7_init' command is executed.
10:44:40 INFO  : 'ps7_post_config' command is executed.
10:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:41 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:41 INFO  : Memory regions updated for context APU
10:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:41 INFO  : 'con' command is executed.
10:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:41 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:49:58 INFO  : Disconnected from the channel tcfchan#24.
10:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:49:59 INFO  : 'jtag frequency' command is executed.
10:49:59 INFO  : Context for 'APU' is selected.
10:49:59 INFO  : System reset is completed.
10:50:02 INFO  : 'after 3000' command is executed.
10:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:50:06 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:50:06 INFO  : Context for 'APU' is selected.
10:50:08 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:08 INFO  : Context for 'APU' is selected.
10:50:08 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:50:08 INFO  : 'ps7_init' command is executed.
10:50:08 INFO  : 'ps7_post_config' command is executed.
10:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:09 INFO  : Memory regions updated for context APU
10:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:09 INFO  : 'con' command is executed.
10:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:50:39 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:50:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:50:51 INFO  : Disconnected from the channel tcfchan#25.
10:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:50:53 INFO  : 'jtag frequency' command is executed.
10:50:53 INFO  : Context for 'APU' is selected.
10:50:53 INFO  : System reset is completed.
10:50:56 INFO  : 'after 3000' command is executed.
10:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:50:59 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:50:59 INFO  : Context for 'APU' is selected.
10:51:01 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:01 INFO  : Context for 'APU' is selected.
10:51:01 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:51:01 INFO  : 'ps7_init' command is executed.
10:51:01 INFO  : 'ps7_post_config' command is executed.
10:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:02 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:02 INFO  : Memory regions updated for context APU
10:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:02 INFO  : 'con' command is executed.
10:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:02 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:54:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:54:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:54:14 INFO  : Disconnected from the channel tcfchan#27.
10:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:54:15 INFO  : 'jtag frequency' command is executed.
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : System reset is completed.
10:54:18 INFO  : 'after 3000' command is executed.
10:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:54:22 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:54:22 INFO  : Context for 'APU' is selected.
10:54:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:24 INFO  : Context for 'APU' is selected.
10:54:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:54:24 INFO  : 'ps7_init' command is executed.
10:54:24 INFO  : 'ps7_post_config' command is executed.
10:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:24 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:24 INFO  : Memory regions updated for context APU
10:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:24 INFO  : 'con' command is executed.
10:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:24 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:56:05 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:56:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:56:21 INFO  : Disconnected from the channel tcfchan#29.
10:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:56:22 INFO  : 'jtag frequency' command is executed.
10:56:22 INFO  : Context for 'APU' is selected.
10:56:22 INFO  : System reset is completed.
10:56:25 INFO  : 'after 3000' command is executed.
10:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:56:29 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:56:29 INFO  : Context for 'APU' is selected.
10:56:31 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:31 INFO  : Context for 'APU' is selected.
10:56:31 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:56:31 INFO  : 'ps7_init' command is executed.
10:56:31 INFO  : 'ps7_post_config' command is executed.
10:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:31 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:31 INFO  : Memory regions updated for context APU
10:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:32 INFO  : 'con' command is executed.
10:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:32 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:57:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:57:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

10:57:21 INFO  : Disconnected from the channel tcfchan#31.
10:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:57:22 INFO  : 'jtag frequency' command is executed.
10:57:22 INFO  : Context for 'APU' is selected.
10:57:22 INFO  : System reset is completed.
10:57:25 INFO  : 'after 3000' command is executed.
10:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:57:29 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:57:29 INFO  : Context for 'APU' is selected.
10:57:30 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:30 INFO  : Context for 'APU' is selected.
10:57:30 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:57:31 INFO  : 'ps7_init' command is executed.
10:57:31 INFO  : 'ps7_post_config' command is executed.
10:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:31 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:31 INFO  : Memory regions updated for context APU
10:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:31 INFO  : 'con' command is executed.
10:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:57:31 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:02:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:02:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:03:01 INFO  : Disconnected from the channel tcfchan#33.
11:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:03:02 INFO  : 'jtag frequency' command is executed.
11:03:02 INFO  : Context for 'APU' is selected.
11:03:02 INFO  : System reset is completed.
11:03:05 INFO  : 'after 3000' command is executed.
11:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:03:09 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:03:09 INFO  : Context for 'APU' is selected.
11:03:11 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:11 INFO  : Context for 'APU' is selected.
11:03:11 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:03:11 INFO  : 'ps7_init' command is executed.
11:03:11 INFO  : 'ps7_post_config' command is executed.
11:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:11 INFO  : Memory regions updated for context APU
11:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:11 INFO  : 'con' command is executed.
11:03:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:11:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:11:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:12:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:12:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:12:32 INFO  : Disconnected from the channel tcfchan#35.
11:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:12:33 INFO  : 'jtag frequency' command is executed.
11:12:33 INFO  : Context for 'APU' is selected.
11:12:33 INFO  : System reset is completed.
11:12:36 INFO  : 'after 3000' command is executed.
11:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:12:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:12:40 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:42 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:12:42 INFO  : 'ps7_init' command is executed.
11:12:42 INFO  : 'ps7_post_config' command is executed.
11:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:42 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:42 INFO  : Memory regions updated for context APU
11:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:43 INFO  : 'con' command is executed.
11:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:43 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:14:20 INFO  : Disconnected from the channel tcfchan#38.
11:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:14:21 INFO  : 'jtag frequency' command is executed.
11:14:21 INFO  : Context for 'APU' is selected.
11:14:21 INFO  : System reset is completed.
11:14:24 INFO  : 'after 3000' command is executed.
11:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:14:28 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:14:28 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:30 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:14:30 INFO  : 'ps7_init' command is executed.
11:14:30 INFO  : 'ps7_post_config' command is executed.
11:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:31 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:31 INFO  : Memory regions updated for context APU
11:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:31 INFO  : 'con' command is executed.
11:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:31 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:17:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:17:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:18:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:18:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:18:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:18:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:19:09 INFO  : Disconnected from the channel tcfchan#39.
11:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:19:10 INFO  : 'jtag frequency' command is executed.
11:19:10 INFO  : Context for 'APU' is selected.
11:19:10 INFO  : System reset is completed.
11:19:13 INFO  : 'after 3000' command is executed.
11:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:19:16 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:19:17 INFO  : Context for 'APU' is selected.
11:19:18 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:18 INFO  : Context for 'APU' is selected.
11:19:18 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:19:18 INFO  : 'ps7_init' command is executed.
11:19:18 INFO  : 'ps7_post_config' command is executed.
11:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:19 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:19 INFO  : Memory regions updated for context APU
11:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:19 INFO  : 'con' command is executed.
11:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:19:19 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:20:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:20:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:21:09 INFO  : Disconnected from the channel tcfchan#43.
11:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:21:10 INFO  : 'jtag frequency' command is executed.
11:21:10 INFO  : Context for 'APU' is selected.
11:21:10 INFO  : System reset is completed.
11:21:13 INFO  : 'after 3000' command is executed.
11:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:21:17 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:21:17 INFO  : Context for 'APU' is selected.
11:21:19 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:19 INFO  : Context for 'APU' is selected.
11:21:19 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:21:19 INFO  : 'ps7_init' command is executed.
11:21:19 INFO  : 'ps7_post_config' command is executed.
11:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:19 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:19 INFO  : Memory regions updated for context APU
11:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:19 INFO  : 'con' command is executed.
11:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:19 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:24:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:24:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:24:56 INFO  : Disconnected from the channel tcfchan#45.
11:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:24:57 INFO  : 'jtag frequency' command is executed.
11:24:57 INFO  : Context for 'APU' is selected.
11:24:57 INFO  : System reset is completed.
11:25:00 INFO  : 'after 3000' command is executed.
11:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:25:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:25:04 INFO  : Context for 'APU' is selected.
11:25:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:06 INFO  : Context for 'APU' is selected.
11:25:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:25:06 INFO  : 'ps7_init' command is executed.
11:25:06 INFO  : 'ps7_post_config' command is executed.
11:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:07 INFO  : Memory regions updated for context APU
11:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:07 INFO  : 'con' command is executed.
11:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:28:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:33:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:33:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:33:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:33:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

11:33:33 INFO  : Disconnected from the channel tcfchan#47.
11:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:33:35 INFO  : 'jtag frequency' command is executed.
11:33:35 INFO  : Context for 'APU' is selected.
11:33:35 INFO  : System reset is completed.
11:33:38 INFO  : 'after 3000' command is executed.
11:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:33:41 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:33:41 INFO  : Context for 'APU' is selected.
11:33:43 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:43 INFO  : Context for 'APU' is selected.
11:33:43 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:33:43 INFO  : 'ps7_init' command is executed.
11:33:43 INFO  : 'ps7_post_config' command is executed.
11:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:44 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:44 INFO  : Memory regions updated for context APU
11:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:44 INFO  : 'con' command is executed.
11:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:44 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:37:54 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:38:10 INFO  : Disconnected from the channel tcfchan#50.
11:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:38:11 INFO  : 'jtag frequency' command is executed.
11:38:11 INFO  : Context for 'APU' is selected.
11:38:11 INFO  : System reset is completed.
11:38:14 INFO  : 'after 3000' command is executed.
11:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:38:18 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:38:18 INFO  : Context for 'APU' is selected.
11:38:20 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:20 INFO  : Context for 'APU' is selected.
11:38:20 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:38:20 INFO  : 'ps7_init' command is executed.
11:38:20 INFO  : 'ps7_post_config' command is executed.
11:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:21 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:21 INFO  : Memory regions updated for context APU
11:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:21 INFO  : 'con' command is executed.
11:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:21 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
11:41:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:41:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:42:04 INFO  : Disconnected from the channel tcfchan#51.
11:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:42:05 INFO  : 'jtag frequency' command is executed.
11:42:05 INFO  : Context for 'APU' is selected.
11:42:05 INFO  : System reset is completed.
11:42:08 INFO  : 'after 3000' command is executed.
11:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:42:11 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
11:42:11 INFO  : Context for 'APU' is selected.
11:42:13 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:13 INFO  : Context for 'APU' is selected.
11:42:13 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:42:14 INFO  : 'ps7_init' command is executed.
11:42:14 INFO  : 'ps7_post_config' command is executed.
11:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:14 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:14 INFO  : Memory regions updated for context APU
11:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:14 INFO  : 'con' command is executed.
11:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:14 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:28:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:28:59 INFO  : Disconnected from the channel tcfchan#52.
12:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:29:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:29:22 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:29:27 INFO  : 'jtag frequency' command is executed.
12:29:27 INFO  : Context for 'APU' is selected.
12:29:27 INFO  : System reset is completed.
12:29:30 INFO  : 'after 3000' command is executed.
12:29:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:29:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:29:34 INFO  : Context for 'APU' is selected.
12:29:34 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:29:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:34 INFO  : Context for 'APU' is selected.
12:29:34 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:29:34 INFO  : 'ps7_init' command is executed.
12:29:34 INFO  : 'ps7_post_config' command is executed.
12:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:34 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:34 INFO  : Memory regions updated for context APU
12:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:35 INFO  : 'con' command is executed.
12:29:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:35 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:32:23 INFO  : Disconnected from the channel tcfchan#53.
12:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:32:24 INFO  : 'jtag frequency' command is executed.
12:32:24 INFO  : Context for 'APU' is selected.
12:32:24 INFO  : System reset is completed.
12:32:27 INFO  : 'after 3000' command is executed.
12:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:32:30 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:32:30 INFO  : Context for 'APU' is selected.
12:32:33 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:33 INFO  : Context for 'APU' is selected.
12:32:33 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:32:33 INFO  : 'ps7_init' command is executed.
12:32:33 INFO  : 'ps7_post_config' command is executed.
12:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:33 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:33 INFO  : Memory regions updated for context APU
12:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:33 INFO  : 'con' command is executed.
12:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:33 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:36:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:36:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:36:32 INFO  : Disconnected from the channel tcfchan#54.
12:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:36:33 INFO  : 'jtag frequency' command is executed.
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : System reset is completed.
12:36:36 INFO  : 'after 3000' command is executed.
12:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:36:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:36:40 INFO  : Context for 'APU' is selected.
12:36:42 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:42 INFO  : Context for 'APU' is selected.
12:36:42 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:36:42 INFO  : 'ps7_init' command is executed.
12:36:42 INFO  : 'ps7_post_config' command is executed.
12:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:43 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:43 INFO  : Memory regions updated for context APU
12:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:43 INFO  : 'con' command is executed.
12:36:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:36:43 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:38:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:38:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:38:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:38:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:42:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:42:34 INFO  : Disconnected from the channel tcfchan#56.
12:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:42:36 INFO  : 'jtag frequency' command is executed.
12:42:36 INFO  : Context for 'APU' is selected.
12:42:36 INFO  : System reset is completed.
12:42:39 INFO  : 'after 3000' command is executed.
12:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:42:42 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:42:42 INFO  : Context for 'APU' is selected.
12:42:44 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:44 INFO  : Context for 'APU' is selected.
12:42:44 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:42:44 INFO  : 'ps7_init' command is executed.
12:42:44 INFO  : 'ps7_post_config' command is executed.
12:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:45 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:45 INFO  : Memory regions updated for context APU
12:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:45 INFO  : 'con' command is executed.
12:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:45 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:49:41 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:51:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:51:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:53:16 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:53:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:53:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:53:45 INFO  : Disconnected from the channel tcfchan#59.
12:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:53:46 INFO  : 'jtag frequency' command is executed.
12:53:46 INFO  : Context for 'APU' is selected.
12:53:46 INFO  : System reset is completed.
12:53:49 INFO  : 'after 3000' command is executed.
12:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:53:53 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:53:53 INFO  : Context for 'APU' is selected.
12:53:55 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:55 INFO  : Context for 'APU' is selected.
12:53:55 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:53:55 INFO  : 'ps7_init' command is executed.
12:53:55 INFO  : 'ps7_post_config' command is executed.
12:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:56 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:56 INFO  : Memory regions updated for context APU
12:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:56 INFO  : 'con' command is executed.
12:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:56 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:56:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:56:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:56:19 INFO  : Disconnected from the channel tcfchan#63.
12:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:56:20 INFO  : 'jtag frequency' command is executed.
12:56:20 INFO  : Context for 'APU' is selected.
12:56:20 INFO  : System reset is completed.
12:56:23 INFO  : 'after 3000' command is executed.
12:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:56:27 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:56:27 INFO  : Context for 'APU' is selected.
12:56:29 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:29 INFO  : Context for 'APU' is selected.
12:56:29 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:56:29 INFO  : 'ps7_init' command is executed.
12:56:29 INFO  : 'ps7_post_config' command is executed.
12:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:30 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:30 INFO  : Memory regions updated for context APU
12:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:30 INFO  : 'con' command is executed.
12:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:30 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:56:48 INFO  : Disconnected from the channel tcfchan#65.
12:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:56:49 INFO  : 'jtag frequency' command is executed.
12:56:49 INFO  : Context for 'APU' is selected.
12:56:50 INFO  : System reset is completed.
12:56:53 INFO  : 'after 3000' command is executed.
12:56:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:56:56 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:56:56 INFO  : Context for 'APU' is selected.
12:56:58 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:58 INFO  : Context for 'APU' is selected.
12:56:58 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:56:58 INFO  : 'ps7_init' command is executed.
12:56:58 INFO  : 'ps7_post_config' command is executed.
12:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:58 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:59 INFO  : Memory regions updated for context APU
12:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:59 INFO  : 'con' command is executed.
12:56:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:59 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:57:36 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:57:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:57:50 INFO  : Disconnected from the channel tcfchan#66.
12:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:57:51 INFO  : 'jtag frequency' command is executed.
12:57:51 INFO  : Context for 'APU' is selected.
12:57:51 INFO  : System reset is completed.
12:57:54 INFO  : 'after 3000' command is executed.
12:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:57:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:57:58 INFO  : Context for 'APU' is selected.
12:58:00 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:00 INFO  : Context for 'APU' is selected.
12:58:00 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:58:00 INFO  : 'ps7_init' command is executed.
12:58:00 INFO  : 'ps7_post_config' command is executed.
12:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:00 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:00 INFO  : Memory regions updated for context APU
12:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:00 INFO  : 'con' command is executed.
12:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:00 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
12:58:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:58:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

12:58:35 INFO  : Disconnected from the channel tcfchan#68.
12:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:58:36 INFO  : 'jtag frequency' command is executed.
12:58:36 INFO  : Context for 'APU' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:58:43 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
12:58:43 INFO  : Context for 'APU' is selected.
12:58:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:45 INFO  : Context for 'APU' is selected.
12:58:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:58:45 INFO  : 'ps7_init' command is executed.
12:58:45 INFO  : 'ps7_post_config' command is executed.
12:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:45 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:45 INFO  : Memory regions updated for context APU
12:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:46 INFO  : 'con' command is executed.
12:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:10:18 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:10:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

13:10:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

13:11:00 INFO  : Disconnected from the channel tcfchan#70.
13:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:11:01 INFO  : 'jtag frequency' command is executed.
13:11:01 INFO  : Context for 'APU' is selected.
13:11:01 INFO  : System reset is completed.
13:11:04 INFO  : 'after 3000' command is executed.
13:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:11:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:11:08 INFO  : Context for 'APU' is selected.
13:11:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:10 INFO  : Context for 'APU' is selected.
13:11:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:11:10 INFO  : 'ps7_init' command is executed.
13:11:10 INFO  : 'ps7_post_config' command is executed.
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:10 INFO  : Memory regions updated for context APU
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : 'con' command is executed.
13:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:10 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:13:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:13:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

13:13:45 INFO  : Disconnected from the channel tcfchan#73.
13:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:13:46 INFO  : 'jtag frequency' command is executed.
13:13:46 INFO  : Context for 'APU' is selected.
13:13:46 INFO  : System reset is completed.
13:13:49 INFO  : 'after 3000' command is executed.
13:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:13:52 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:13:52 INFO  : Context for 'APU' is selected.
13:13:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:13:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:54 INFO  : Context for 'APU' is selected.
13:13:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:13:55 INFO  : 'ps7_init' command is executed.
13:13:55 INFO  : 'ps7_post_config' command is executed.
13:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:55 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:55 INFO  : Memory regions updated for context APU
13:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:55 INFO  : 'con' command is executed.
13:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:29:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:30:22 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:30:28 INFO  : Disconnected from the channel tcfchan#75.
13:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:30:29 INFO  : 'jtag frequency' command is executed.
13:30:29 INFO  : Context for 'APU' is selected.
13:30:29 INFO  : System reset is completed.
13:30:32 INFO  : 'after 3000' command is executed.
13:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:30:35 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:30:35 INFO  : Context for 'APU' is selected.
13:30:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:37 INFO  : Context for 'APU' is selected.
13:30:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:30:38 INFO  : 'ps7_init' command is executed.
13:30:38 INFO  : 'ps7_post_config' command is executed.
13:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:38 INFO  : Memory regions updated for context APU
13:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:38 INFO  : 'con' command is executed.
13:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:38 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:31:18 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:31:22 INFO  : Disconnected from the channel tcfchan#76.
13:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:31:23 INFO  : 'jtag frequency' command is executed.
13:31:23 INFO  : Context for 'APU' is selected.
13:31:23 INFO  : System reset is completed.
13:31:26 INFO  : 'after 3000' command is executed.
13:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:31:30 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:31:30 INFO  : Context for 'APU' is selected.
13:31:32 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:32 INFO  : Context for 'APU' is selected.
13:31:32 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:31:32 INFO  : 'ps7_init' command is executed.
13:31:32 INFO  : 'ps7_post_config' command is executed.
13:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:33 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:33 INFO  : Memory regions updated for context APU
13:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:33 INFO  : 'con' command is executed.
13:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:33 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:33:02 INFO  : Disconnected from the channel tcfchan#77.
13:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:33:03 INFO  : 'jtag frequency' command is executed.
13:33:03 INFO  : Context for 'APU' is selected.
13:33:04 INFO  : System reset is completed.
13:33:07 INFO  : 'after 3000' command is executed.
13:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:33:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:33:10 INFO  : Context for 'APU' is selected.
13:33:12 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:12 INFO  : Context for 'APU' is selected.
13:33:12 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:33:12 INFO  : 'ps7_init' command is executed.
13:33:12 INFO  : 'ps7_post_config' command is executed.
13:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:13 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:13 INFO  : Memory regions updated for context APU
13:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:13 INFO  : 'con' command is executed.
13:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:13 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:35:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:36:41 INFO  : Disconnected from the channel tcfchan#78.
13:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:36:42 INFO  : 'jtag frequency' command is executed.
13:36:42 INFO  : Context for 'APU' is selected.
13:36:42 INFO  : System reset is completed.
13:36:45 INFO  : 'after 3000' command is executed.
13:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:36:49 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:36:49 INFO  : Context for 'APU' is selected.
13:36:51 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:51 INFO  : Context for 'APU' is selected.
13:36:51 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:36:51 INFO  : 'ps7_init' command is executed.
13:36:51 INFO  : 'ps7_post_config' command is executed.
13:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:51 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:51 INFO  : Memory regions updated for context APU
13:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:51 INFO  : 'con' command is executed.
13:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:51 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:40:26 INFO  : Disconnected from the channel tcfchan#79.
13:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:40:27 INFO  : 'jtag frequency' command is executed.
13:40:27 INFO  : Context for 'APU' is selected.
13:40:27 INFO  : System reset is completed.
13:40:30 INFO  : 'after 3000' command is executed.
13:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:40:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:40:34 INFO  : Context for 'APU' is selected.
13:40:36 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:36 INFO  : Context for 'APU' is selected.
13:40:36 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:40:36 INFO  : 'ps7_init' command is executed.
13:40:36 INFO  : 'ps7_post_config' command is executed.
13:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:37 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:37 INFO  : Memory regions updated for context APU
13:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:37 INFO  : 'con' command is executed.
13:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:37 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:43:50 INFO  : Disconnected from the channel tcfchan#80.
13:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:43:52 INFO  : 'jtag frequency' command is executed.
13:43:52 INFO  : Context for 'APU' is selected.
13:43:52 INFO  : System reset is completed.
13:43:55 INFO  : 'after 3000' command is executed.
13:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:43:58 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:43:58 INFO  : Context for 'APU' is selected.
13:44:00 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:00 INFO  : Context for 'APU' is selected.
13:44:00 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:44:00 INFO  : 'ps7_init' command is executed.
13:44:00 INFO  : 'ps7_post_config' command is executed.
13:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:01 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:01 INFO  : Memory regions updated for context APU
13:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:01 INFO  : 'con' command is executed.
13:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:01 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:48:35 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:48:46 INFO  : Disconnected from the channel tcfchan#81.
13:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:48:47 INFO  : 'jtag frequency' command is executed.
13:48:47 INFO  : Context for 'APU' is selected.
13:48:47 INFO  : System reset is completed.
13:48:50 INFO  : 'after 3000' command is executed.
13:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:48:54 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:48:54 INFO  : Context for 'APU' is selected.
13:48:56 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:56 INFO  : Context for 'APU' is selected.
13:48:56 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:48:56 INFO  : 'ps7_init' command is executed.
13:48:56 INFO  : 'ps7_post_config' command is executed.
13:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:57 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:57 INFO  : Memory regions updated for context APU
13:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:57 INFO  : 'con' command is executed.
13:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:57 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:54:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:55:00 INFO  : Disconnected from the channel tcfchan#82.
13:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:55:02 INFO  : 'jtag frequency' command is executed.
13:55:02 INFO  : Context for 'APU' is selected.
13:55:02 INFO  : System reset is completed.
13:55:05 INFO  : 'after 3000' command is executed.
13:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:55:08 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:55:08 INFO  : Context for 'APU' is selected.
13:55:10 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:10 INFO  : Context for 'APU' is selected.
13:55:10 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:55:10 INFO  : 'ps7_init' command is executed.
13:55:10 INFO  : 'ps7_post_config' command is executed.
13:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:11 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:11 INFO  : Memory regions updated for context APU
13:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:11 INFO  : 'con' command is executed.
13:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:11 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:56:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:56:35 INFO  : Disconnected from the channel tcfchan#83.
13:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:56:36 INFO  : 'jtag frequency' command is executed.
13:56:36 INFO  : Context for 'APU' is selected.
13:56:36 INFO  : System reset is completed.
13:56:40 INFO  : 'after 3000' command is executed.
13:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:43 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:56:43 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:45 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:56:46 INFO  : 'ps7_init' command is executed.
13:56:46 INFO  : 'ps7_post_config' command is executed.
13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:46 INFO  : Memory regions updated for context APU
13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : 'con' command is executed.
13:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
13:58:51 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:58:56 INFO  : Disconnected from the channel tcfchan#84.
13:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:58:57 INFO  : 'jtag frequency' command is executed.
13:58:58 INFO  : Context for 'APU' is selected.
13:58:58 INFO  : System reset is completed.
13:59:01 INFO  : 'after 3000' command is executed.
13:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:59:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
13:59:04 INFO  : Context for 'APU' is selected.
13:59:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:06 INFO  : Context for 'APU' is selected.
13:59:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:59:06 INFO  : 'ps7_init' command is executed.
13:59:06 INFO  : 'ps7_post_config' command is executed.
13:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:07 INFO  : Memory regions updated for context APU
13:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:07 INFO  : 'con' command is executed.
13:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:02:58 INFO  : Disconnected from the channel tcfchan#85.
14:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:02:59 INFO  : 'jtag frequency' command is executed.
14:02:59 INFO  : Context for 'APU' is selected.
14:02:59 INFO  : System reset is completed.
14:03:02 INFO  : 'after 3000' command is executed.
14:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:03:05 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:03:05 INFO  : Context for 'APU' is selected.
14:03:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:07 INFO  : Context for 'APU' is selected.
14:03:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:03:07 INFO  : 'ps7_init' command is executed.
14:03:07 INFO  : 'ps7_post_config' command is executed.
14:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:08 INFO  : Memory regions updated for context APU
14:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:08 INFO  : 'con' command is executed.
14:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:07:11 INFO  : Disconnected from the channel tcfchan#86.
14:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:07:13 INFO  : 'jtag frequency' command is executed.
14:07:13 INFO  : Context for 'APU' is selected.
14:07:13 INFO  : System reset is completed.
14:07:16 INFO  : 'after 3000' command is executed.
14:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:07:19 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:07:19 INFO  : Context for 'APU' is selected.
14:07:21 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:21 INFO  : Context for 'APU' is selected.
14:07:21 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:07:21 INFO  : 'ps7_init' command is executed.
14:07:21 INFO  : 'ps7_post_config' command is executed.
14:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:22 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:22 INFO  : Memory regions updated for context APU
14:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:22 INFO  : 'con' command is executed.
14:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:22 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:07:26 INFO  : Disconnected from the channel tcfchan#87.
14:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:07:27 INFO  : 'jtag frequency' command is executed.
14:07:27 INFO  : Context for 'APU' is selected.
14:07:27 INFO  : System reset is completed.
14:07:30 INFO  : 'after 3000' command is executed.
14:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:07:34 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:07:34 INFO  : Context for 'APU' is selected.
14:07:35 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:35 INFO  : Context for 'APU' is selected.
14:07:35 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:07:36 INFO  : 'ps7_init' command is executed.
14:07:36 INFO  : 'ps7_post_config' command is executed.
14:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:36 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:36 INFO  : Memory regions updated for context APU
14:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:36 INFO  : 'con' command is executed.
14:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:36 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:10:42 INFO  : Disconnected from the channel tcfchan#88.
14:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:10:43 INFO  : 'jtag frequency' command is executed.
14:10:43 INFO  : Context for 'APU' is selected.
14:10:43 INFO  : System reset is completed.
14:10:46 INFO  : 'after 3000' command is executed.
14:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:10:50 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:10:50 INFO  : Context for 'APU' is selected.
14:10:51 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:51 INFO  : Context for 'APU' is selected.
14:10:51 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:10:52 INFO  : 'ps7_init' command is executed.
14:10:52 INFO  : 'ps7_post_config' command is executed.
14:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:52 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:52 INFO  : Memory regions updated for context APU
14:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:52 INFO  : 'con' command is executed.
14:10:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:52 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:22:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:22:28 INFO  : Disconnected from the channel tcfchan#89.
14:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:22:29 INFO  : 'jtag frequency' command is executed.
14:22:29 INFO  : Context for 'APU' is selected.
14:22:29 INFO  : System reset is completed.
14:22:32 INFO  : 'after 3000' command is executed.
14:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:22:35 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:22:36 INFO  : Context for 'APU' is selected.
14:22:37 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:22:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:37 INFO  : Context for 'APU' is selected.
14:22:37 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:22:38 INFO  : 'ps7_init' command is executed.
14:22:38 INFO  : 'ps7_post_config' command is executed.
14:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:38 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:38 INFO  : Memory regions updated for context APU
14:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:38 INFO  : 'con' command is executed.
14:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:38 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:31:35 INFO  : Disconnected from the channel tcfchan#90.
14:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:31:37 INFO  : 'jtag frequency' command is executed.
14:31:37 INFO  : Context for 'APU' is selected.
14:31:37 INFO  : System reset is completed.
14:31:40 INFO  : 'after 3000' command is executed.
14:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:31:43 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:31:43 INFO  : Context for 'APU' is selected.
14:31:45 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:45 INFO  : Context for 'APU' is selected.
14:31:45 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:31:45 INFO  : 'ps7_init' command is executed.
14:31:45 INFO  : 'ps7_post_config' command is executed.
14:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:46 INFO  : Memory regions updated for context APU
14:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:46 INFO  : 'con' command is executed.
14:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:46 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:34:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:34:12 INFO  : Disconnected from the channel tcfchan#91.
14:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:34:13 INFO  : 'jtag frequency' command is executed.
14:34:13 INFO  : Context for 'APU' is selected.
14:34:13 INFO  : System reset is completed.
14:34:16 INFO  : 'after 3000' command is executed.
14:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:34:20 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:34:20 INFO  : Context for 'APU' is selected.
14:34:22 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:22 INFO  : Context for 'APU' is selected.
14:34:22 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:34:22 INFO  : 'ps7_init' command is executed.
14:34:22 INFO  : 'ps7_post_config' command is executed.
14:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:22 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:22 INFO  : Memory regions updated for context APU
14:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:23 INFO  : 'con' command is executed.
14:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:23 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:35:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:35:36 INFO  : Disconnected from the channel tcfchan#92.
14:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:35:38 INFO  : 'jtag frequency' command is executed.
14:35:38 INFO  : Context for 'APU' is selected.
14:35:38 INFO  : System reset is completed.
14:35:41 INFO  : 'after 3000' command is executed.
14:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:35:44 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:35:44 INFO  : Context for 'APU' is selected.
14:35:46 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:46 INFO  : Context for 'APU' is selected.
14:35:46 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:35:46 INFO  : 'ps7_init' command is executed.
14:35:46 INFO  : 'ps7_post_config' command is executed.
14:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:47 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:47 INFO  : Memory regions updated for context APU
14:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:47 INFO  : 'con' command is executed.
14:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:47 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:37:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:37:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

14:37:53 INFO  : Disconnected from the channel tcfchan#93.
14:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:37:54 INFO  : 'jtag frequency' command is executed.
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : System reset is completed.
14:37:57 INFO  : 'after 3000' command is executed.
14:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:38:01 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:38:01 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:03 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:38:03 INFO  : 'ps7_init' command is executed.
14:38:03 INFO  : 'ps7_post_config' command is executed.
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:03 INFO  : Memory regions updated for context APU
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:03 INFO  : 'con' command is executed.
14:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:40:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:40:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

14:40:44 INFO  : Disconnected from the channel tcfchan#95.
14:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:40:45 INFO  : 'jtag frequency' command is executed.
14:40:45 INFO  : Context for 'APU' is selected.
14:40:45 INFO  : System reset is completed.
14:40:48 INFO  : 'after 3000' command is executed.
14:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:40:52 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:40:52 INFO  : Context for 'APU' is selected.
14:40:54 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:54 INFO  : Context for 'APU' is selected.
14:40:54 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:40:54 INFO  : 'ps7_init' command is executed.
14:40:54 INFO  : 'ps7_post_config' command is executed.
14:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:54 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:55 INFO  : Memory regions updated for context APU
14:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:55 INFO  : 'con' command is executed.
14:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:42:07 INFO  : Disconnected from the channel tcfchan#97.
14:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:42:08 INFO  : 'jtag frequency' command is executed.
14:42:08 INFO  : Context for 'APU' is selected.
14:42:08 INFO  : System reset is completed.
14:42:11 INFO  : 'after 3000' command is executed.
14:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:42:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:42:15 INFO  : Context for 'APU' is selected.
14:42:16 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:16 INFO  : Context for 'APU' is selected.
14:42:16 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:42:17 INFO  : 'ps7_init' command is executed.
14:42:17 INFO  : 'ps7_post_config' command is executed.
14:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:17 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:17 INFO  : Memory regions updated for context APU
14:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:17 INFO  : 'con' command is executed.
14:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:17 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:45:26 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:45:43 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:45:47 INFO  : Disconnected from the channel tcfchan#98.
14:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:45:48 INFO  : 'jtag frequency' command is executed.
14:45:48 INFO  : Context for 'APU' is selected.
14:45:48 INFO  : System reset is completed.
14:45:51 INFO  : 'after 3000' command is executed.
14:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:45:54 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:45:54 INFO  : Context for 'APU' is selected.
14:45:55 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:55 INFO  : Context for 'APU' is selected.
14:45:55 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:45:55 INFO  : 'ps7_init' command is executed.
14:45:55 INFO  : 'ps7_post_config' command is executed.
14:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:55 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:55 INFO  : Memory regions updated for context APU
14:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:55 INFO  : 'con' command is executed.
14:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:55 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:46:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:47:07 INFO  : Disconnected from the channel tcfchan#102.
14:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:47:08 INFO  : 'jtag frequency' command is executed.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:09 INFO  : System reset is completed.
14:47:12 INFO  : 'after 3000' command is executed.
14:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:47:15 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:47:15 INFO  : Context for 'APU' is selected.
14:47:15 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:15 INFO  : Context for 'APU' is selected.
14:47:15 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:47:15 INFO  : 'ps7_init' command is executed.
14:47:15 INFO  : 'ps7_post_config' command is executed.
14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:16 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:16 INFO  : Memory regions updated for context APU
14:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:16 INFO  : 'con' command is executed.
14:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:16 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:50:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:50:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:50:38 INFO  : Disconnected from the channel tcfchan#104.
14:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:50:39 INFO  : 'jtag frequency' command is executed.
14:50:39 INFO  : Context for 'APU' is selected.
14:50:39 INFO  : System reset is completed.
14:50:42 INFO  : 'after 3000' command is executed.
14:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:50:46 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:50:46 INFO  : Context for 'APU' is selected.
14:50:46 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:46 INFO  : Context for 'APU' is selected.
14:50:46 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:50:46 INFO  : 'ps7_init' command is executed.
14:50:46 INFO  : 'ps7_post_config' command is executed.
14:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:47 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:47 INFO  : Memory regions updated for context APU
14:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:47 INFO  : 'con' command is executed.
14:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:47 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:53:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:53:52 INFO  : Disconnected from the channel tcfchan#107.
14:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:53:53 INFO  : 'jtag frequency' command is executed.
14:53:53 INFO  : Context for 'APU' is selected.
14:53:53 INFO  : System reset is completed.
14:53:56 INFO  : 'after 3000' command is executed.
14:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:54:00 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:54:00 INFO  : Context for 'APU' is selected.
14:54:00 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:00 INFO  : Context for 'APU' is selected.
14:54:00 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:54:00 INFO  : 'ps7_init' command is executed.
14:54:00 INFO  : 'ps7_post_config' command is executed.
14:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:00 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:00 INFO  : Memory regions updated for context APU
14:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:01 INFO  : 'con' command is executed.
14:54:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:01 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:55:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:55:45 INFO  : Disconnected from the channel tcfchan#109.
14:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:55:47 INFO  : 'jtag frequency' command is executed.
14:55:47 INFO  : Context for 'APU' is selected.
14:55:47 INFO  : System reset is completed.
14:55:50 INFO  : 'after 3000' command is executed.
14:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:55:53 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:55:53 INFO  : Context for 'APU' is selected.
14:55:53 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:53 INFO  : Context for 'APU' is selected.
14:55:53 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:55:54 INFO  : 'ps7_init' command is executed.
14:55:54 INFO  : 'ps7_post_config' command is executed.
14:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:54 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:54 INFO  : Memory regions updated for context APU
14:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:54 INFO  : 'con' command is executed.
14:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:54 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:57:39 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:57:52 INFO  : Disconnected from the channel tcfchan#111.
14:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:57:53 INFO  : 'jtag frequency' command is executed.
14:57:53 INFO  : Context for 'APU' is selected.
14:57:53 INFO  : System reset is completed.
14:57:56 INFO  : 'after 3000' command is executed.
14:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:58:00 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:58:00 INFO  : Context for 'APU' is selected.
14:58:00 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:00 INFO  : Context for 'APU' is selected.
14:58:00 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:58:00 INFO  : 'ps7_init' command is executed.
14:58:00 INFO  : 'ps7_post_config' command is executed.
14:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:00 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:00 INFO  : Memory regions updated for context APU
14:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:00 INFO  : 'con' command is executed.
14:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:00 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
14:58:43 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
14:58:55 INFO  : Disconnected from the channel tcfchan#113.
14:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:58:56 INFO  : 'jtag frequency' command is executed.
14:58:56 INFO  : Context for 'APU' is selected.
14:58:56 INFO  : System reset is completed.
14:58:59 INFO  : 'after 3000' command is executed.
14:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:59:03 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
14:59:03 INFO  : Context for 'APU' is selected.
14:59:03 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
14:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:03 INFO  : Context for 'APU' is selected.
14:59:03 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
14:59:03 INFO  : 'ps7_init' command is executed.
14:59:03 INFO  : 'ps7_post_config' command is executed.
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:03 INFO  : Memory regions updated for context APU
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : 'con' command is executed.
14:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:00:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:00:21 INFO  : Disconnected from the channel tcfchan#115.
15:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:00:23 INFO  : 'jtag frequency' command is executed.
15:00:23 INFO  : Context for 'APU' is selected.
15:00:23 INFO  : System reset is completed.
15:00:26 INFO  : 'after 3000' command is executed.
15:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:00:29 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:00:29 INFO  : 'ps7_init' command is executed.
15:00:29 INFO  : 'ps7_post_config' command is executed.
15:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:30 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:30 INFO  : Memory regions updated for context APU
15:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:30 INFO  : 'con' command is executed.
15:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:30 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:01:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:01:21 INFO  : Disconnected from the channel tcfchan#117.
15:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:01:22 INFO  : 'jtag frequency' command is executed.
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : System reset is completed.
15:01:25 INFO  : 'after 3000' command is executed.
15:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:01:28 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:01:29 INFO  : Context for 'APU' is selected.
15:01:29 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:01:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:29 INFO  : Context for 'APU' is selected.
15:01:29 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:01:29 INFO  : 'ps7_init' command is executed.
15:01:29 INFO  : 'ps7_post_config' command is executed.
15:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:29 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:29 INFO  : Memory regions updated for context APU
15:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:29 INFO  : 'con' command is executed.
15:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:29 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:02:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:03:00 INFO  : Disconnected from the channel tcfchan#119.
15:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:03:01 INFO  : 'jtag frequency' command is executed.
15:03:01 INFO  : Context for 'APU' is selected.
15:03:01 INFO  : System reset is completed.
15:03:04 INFO  : 'after 3000' command is executed.
15:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:03:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:03:07 INFO  : Context for 'APU' is selected.
15:03:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:07 INFO  : Context for 'APU' is selected.
15:03:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:03:08 INFO  : 'ps7_init' command is executed.
15:03:08 INFO  : 'ps7_post_config' command is executed.
15:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:08 INFO  : Memory regions updated for context APU
15:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:08 INFO  : 'con' command is executed.
15:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:04:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:04:59 INFO  : Disconnected from the channel tcfchan#121.
15:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:05:01 INFO  : 'jtag frequency' command is executed.
15:05:01 INFO  : Context for 'APU' is selected.
15:05:01 INFO  : System reset is completed.
15:05:04 INFO  : 'after 3000' command is executed.
15:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:05:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:05:07 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:07 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:05:08 INFO  : 'ps7_init' command is executed.
15:05:08 INFO  : 'ps7_post_config' command is executed.
15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:08 INFO  : Memory regions updated for context APU
15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : 'con' command is executed.
15:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:08 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:16:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:17:04 INFO  : Disconnected from the channel tcfchan#123.
15:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:17:05 INFO  : 'jtag frequency' command is executed.
15:17:05 INFO  : Context for 'APU' is selected.
15:17:05 INFO  : System reset is completed.
15:17:08 INFO  : 'after 3000' command is executed.
15:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:17:11 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
15:17:11 INFO  : Context for 'APU' is selected.
15:17:11 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:11 INFO  : Context for 'APU' is selected.
15:17:11 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:17:12 INFO  : 'ps7_init' command is executed.
15:17:12 INFO  : 'ps7_post_config' command is executed.
15:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:12 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:12 INFO  : Memory regions updated for context APU
15:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:12 INFO  : 'con' command is executed.
15:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:12 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
15:18:20 INFO  : Disconnected from the channel tcfchan#124.
08:26:51 INFO  : Launching XSCT server: xsct -n  -interactive /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/temp_xsdb_launch_script.tcl
08:26:55 INFO  : XSCT server has started successfully.
08:26:55 INFO  : Successfully done setting XSCT server connection channel  
08:26:55 INFO  : plnx-install-location is set to ''
08:26:55 INFO  : Successfully done setting workspace for the tool. 
08:26:56 INFO  : Registering command handlers for Vitis TCF services
08:26:56 INFO  : Successfully done query RDI_DATADIR 
08:29:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:29:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:32:11 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:32:39 INFO  : 'jtag frequency' command is executed.
08:32:39 INFO  : Context for 'APU' is selected.
08:32:39 INFO  : System reset is completed.
08:32:42 INFO  : 'after 3000' command is executed.
08:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:32:45 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:32:45 INFO  : Context for 'APU' is selected.
08:32:46 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
08:32:46 INFO  : Context for 'APU' is selected.
08:32:46 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:32:46 INFO  : 'ps7_init' command is executed.
08:32:46 INFO  : 'ps7_post_config' command is executed.
08:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:46 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:32:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:32:46 INFO  : Memory regions updated for context APU
08:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:47 INFO  : 'con' command is executed.
08:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:32:47 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
08:35:51 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:35:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:36:04 INFO  : Disconnected from the channel tcfchan#3.
08:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:36:05 INFO  : 'jtag frequency' command is executed.
08:36:05 INFO  : Context for 'APU' is selected.
08:36:05 INFO  : System reset is completed.
08:36:08 INFO  : 'after 3000' command is executed.
08:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:36:12 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:36:12 INFO  : Context for 'APU' is selected.
08:36:13 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
08:36:13 INFO  : Context for 'APU' is selected.
08:36:13 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:36:14 INFO  : 'ps7_init' command is executed.
08:36:14 INFO  : 'ps7_post_config' command is executed.
08:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:36:14 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
08:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:36:14 INFO  : Memory regions updated for context APU
08:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:36:14 INFO  : 'con' command is executed.
08:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:36:14 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
08:47:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:47:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:47:52 INFO  : Disconnected from the channel tcfchan#5.
08:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:47:54 INFO  : 'jtag frequency' command is executed.
08:47:54 INFO  : Context for 'APU' is selected.
08:47:54 INFO  : System reset is completed.
08:47:57 INFO  : 'after 3000' command is executed.
08:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:48:00 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:48:00 INFO  : Context for 'APU' is selected.
08:48:02 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:48:02 INFO  : Context for 'APU' is selected.
08:48:02 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:48:02 INFO  : 'ps7_init' command is executed.
08:48:02 INFO  : 'ps7_post_config' command is executed.
08:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:03 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
08:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:48:03 INFO  : Memory regions updated for context APU
08:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:03 INFO  : 'con' command is executed.
08:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:48:03 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
08:51:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:51:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:51:59 INFO  : Disconnected from the channel tcfchan#7.
08:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:52:00 INFO  : 'jtag frequency' command is executed.
08:52:00 INFO  : Context for 'APU' is selected.
08:52:00 INFO  : System reset is completed.
08:52:03 INFO  : 'after 3000' command is executed.
08:52:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:52:07 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:52:07 INFO  : Context for 'APU' is selected.
08:52:08 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:08 INFO  : Context for 'APU' is selected.
08:52:08 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:52:08 INFO  : 'ps7_init' command is executed.
08:52:08 INFO  : 'ps7_post_config' command is executed.
08:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:09 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:09 INFO  : Memory regions updated for context APU
08:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:09 INFO  : 'con' command is executed.
08:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:09 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
08:54:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:54:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:54:39 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:54:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:54:57 INFO  : Disconnected from the channel tcfchan#9.
08:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:54:58 INFO  : 'jtag frequency' command is executed.
08:54:58 INFO  : Context for 'APU' is selected.
08:54:58 INFO  : System reset is completed.
08:55:01 INFO  : 'after 3000' command is executed.
08:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:55:05 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:55:05 INFO  : Context for 'APU' is selected.
08:55:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:06 INFO  : Context for 'APU' is selected.
08:55:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:55:07 INFO  : 'ps7_init' command is executed.
08:55:07 INFO  : 'ps7_post_config' command is executed.
08:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:07 INFO  : Memory regions updated for context APU
08:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:07 INFO  : 'con' command is executed.
08:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
08:55:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:55:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

08:56:02 INFO  : Disconnected from the channel tcfchan#12.
08:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:56:03 INFO  : 'jtag frequency' command is executed.
08:56:03 INFO  : Context for 'APU' is selected.
08:56:04 INFO  : System reset is completed.
08:56:07 INFO  : 'after 3000' command is executed.
08:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:56:10 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
08:56:10 INFO  : Context for 'APU' is selected.
08:56:12 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:12 INFO  : Context for 'APU' is selected.
08:56:12 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:56:12 INFO  : 'ps7_init' command is executed.
08:56:12 INFO  : 'ps7_post_config' command is executed.
08:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:12 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:12 INFO  : Memory regions updated for context APU
08:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:12 INFO  : 'con' command is executed.
08:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:56:12 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:00:15 INFO  : Disconnected from the channel tcfchan#14.
09:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:00:16 INFO  : 'jtag frequency' command is executed.
09:00:16 INFO  : Context for 'APU' is selected.
09:00:16 INFO  : System reset is completed.
09:00:19 INFO  : 'after 3000' command is executed.
09:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:00:23 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:00:23 INFO  : Context for 'APU' is selected.
09:00:24 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:00:24 INFO  : Context for 'APU' is selected.
09:00:24 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:00:25 INFO  : 'ps7_init' command is executed.
09:00:25 INFO  : 'ps7_post_config' command is executed.
09:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:00:25 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:00:25 INFO  : Memory regions updated for context APU
09:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:00:25 INFO  : 'con' command is executed.
09:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:00:25 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:02:10 INFO  : Disconnected from the channel tcfchan#15.
09:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:02:11 INFO  : 'jtag frequency' command is executed.
09:02:11 INFO  : Context for 'APU' is selected.
09:02:11 INFO  : System reset is completed.
09:02:14 INFO  : 'after 3000' command is executed.
09:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:02:18 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:02:18 INFO  : Context for 'APU' is selected.
09:02:19 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:02:19 INFO  : Context for 'APU' is selected.
09:02:19 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:02:20 INFO  : 'ps7_init' command is executed.
09:02:20 INFO  : 'ps7_post_config' command is executed.
09:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:20 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:02:20 INFO  : Memory regions updated for context APU
09:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:20 INFO  : 'con' command is executed.
09:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:02:20 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:05:33 INFO  : Disconnected from the channel tcfchan#16.
09:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:05:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:05:34 INFO  : 'jtag frequency' command is executed.
09:05:35 INFO  : Context for 'APU' is selected.
09:05:35 INFO  : System reset is completed.
09:05:38 INFO  : 'after 3000' command is executed.
09:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:05:41 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:05:41 INFO  : Context for 'APU' is selected.
09:05:43 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:05:43 INFO  : Context for 'APU' is selected.
09:05:43 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:05:43 INFO  : 'ps7_init' command is executed.
09:05:43 INFO  : 'ps7_post_config' command is executed.
09:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:05:44 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:05:44 INFO  : Memory regions updated for context APU
09:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:05:44 INFO  : 'con' command is executed.
09:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:05:44 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:10:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:10:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

09:11:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

09:11:13 INFO  : Disconnected from the channel tcfchan#17.
09:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:11:14 INFO  : 'jtag frequency' command is executed.
09:11:14 INFO  : Context for 'APU' is selected.
09:11:14 INFO  : System reset is completed.
09:11:17 INFO  : 'after 3000' command is executed.
09:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:11:21 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:11:21 INFO  : Context for 'APU' is selected.
09:11:23 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:23 INFO  : Context for 'APU' is selected.
09:11:23 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:11:23 INFO  : 'ps7_init' command is executed.
09:11:23 INFO  : 'ps7_post_config' command is executed.
09:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:23 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:23 INFO  : Memory regions updated for context APU
09:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:23 INFO  : 'con' command is executed.
09:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:11:23 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:14:40 INFO  : Disconnected from the channel tcfchan#20.
09:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:14:41 INFO  : 'jtag frequency' command is executed.
09:14:41 INFO  : Context for 'APU' is selected.
09:14:41 INFO  : System reset is completed.
09:14:44 INFO  : 'after 3000' command is executed.
09:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:14:48 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:14:48 INFO  : Context for 'APU' is selected.
09:14:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:49 INFO  : Context for 'APU' is selected.
09:14:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:14:50 INFO  : 'ps7_init' command is executed.
09:14:50 INFO  : 'ps7_post_config' command is executed.
09:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:50 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:50 INFO  : Memory regions updated for context APU
09:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:50 INFO  : 'con' command is executed.
09:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:14:50 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:16:18 INFO  : Disconnected from the channel tcfchan#21.
09:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:16:19 INFO  : 'jtag frequency' command is executed.
09:16:19 INFO  : Context for 'APU' is selected.
09:16:19 INFO  : System reset is completed.
09:16:22 INFO  : 'after 3000' command is executed.
09:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:16:26 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:16:26 INFO  : Context for 'APU' is selected.
09:16:28 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:28 INFO  : Context for 'APU' is selected.
09:16:28 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:16:28 INFO  : 'ps7_init' command is executed.
09:16:28 INFO  : 'ps7_post_config' command is executed.
09:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:28 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:28 INFO  : Memory regions updated for context APU
09:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:28 INFO  : 'con' command is executed.
09:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:16:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:21:32 INFO  : Disconnected from the channel tcfchan#22.
09:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:21:33 INFO  : 'jtag frequency' command is executed.
09:21:33 INFO  : Context for 'APU' is selected.
09:21:33 INFO  : System reset is completed.
09:21:36 INFO  : 'after 3000' command is executed.
09:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:21:40 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:21:40 INFO  : Context for 'APU' is selected.
09:21:42 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:42 INFO  : Context for 'APU' is selected.
09:21:42 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:21:42 INFO  : 'ps7_init' command is executed.
09:21:42 INFO  : 'ps7_post_config' command is executed.
09:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:42 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:42 INFO  : Memory regions updated for context APU
09:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:43 INFO  : 'con' command is executed.
09:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:21:43 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:36:17 INFO  : Disconnected from the channel tcfchan#23.
09:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:36:19 INFO  : 'jtag frequency' command is executed.
09:36:19 INFO  : Context for 'APU' is selected.
09:36:19 INFO  : System reset is completed.
09:36:22 INFO  : 'after 3000' command is executed.
09:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:36:25 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:36:25 INFO  : Context for 'APU' is selected.
09:36:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:27 INFO  : Context for 'APU' is selected.
09:36:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:36:27 INFO  : 'ps7_init' command is executed.
09:36:27 INFO  : 'ps7_post_config' command is executed.
09:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:27 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:28 INFO  : Memory regions updated for context APU
09:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:28 INFO  : 'con' command is executed.
09:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:37:05 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:37:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

09:37:16 INFO  : Disconnected from the channel tcfchan#24.
09:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:37:17 INFO  : 'jtag frequency' command is executed.
09:37:17 INFO  : Context for 'APU' is selected.
09:37:17 INFO  : System reset is completed.
09:37:20 INFO  : 'after 3000' command is executed.
09:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:37:24 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:37:24 INFO  : Context for 'APU' is selected.
09:37:25 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:25 INFO  : Context for 'APU' is selected.
09:37:25 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:37:26 INFO  : 'ps7_init' command is executed.
09:37:26 INFO  : 'ps7_post_config' command is executed.
09:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:26 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:26 INFO  : Memory regions updated for context APU
09:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:26 INFO  : 'con' command is executed.
09:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:37:26 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:39:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

09:39:41 INFO  : Disconnected from the channel tcfchan#26.
09:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:39:42 INFO  : 'jtag frequency' command is executed.
09:39:42 INFO  : Context for 'APU' is selected.
09:39:42 INFO  : System reset is completed.
09:39:45 INFO  : 'after 3000' command is executed.
09:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:39:48 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:39:48 INFO  : Context for 'APU' is selected.
09:39:50 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:50 INFO  : Context for 'APU' is selected.
09:39:50 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:39:50 INFO  : 'ps7_init' command is executed.
09:39:50 INFO  : 'ps7_post_config' command is executed.
09:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:51 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:51 INFO  : Memory regions updated for context APU
09:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:51 INFO  : 'con' command is executed.
09:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:39:51 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
09:46:39 INFO  : Disconnected from the channel tcfchan#28.
09:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:46:40 INFO  : 'jtag frequency' command is executed.
09:46:40 INFO  : Context for 'APU' is selected.
09:46:40 INFO  : System reset is completed.
09:46:43 INFO  : 'after 3000' command is executed.
09:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:46:47 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
09:46:47 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:48 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:46:48 INFO  : 'ps7_init' command is executed.
09:46:48 INFO  : 'ps7_post_config' command is executed.
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:49 INFO  : Memory regions updated for context APU
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : 'con' command is executed.
09:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:49 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:04:57 INFO  : Disconnected from the channel tcfchan#29.
10:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:04:58 INFO  : 'jtag frequency' command is executed.
10:04:58 INFO  : Context for 'APU' is selected.
10:04:58 INFO  : System reset is completed.
10:05:01 INFO  : 'after 3000' command is executed.
10:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:05:04 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:05:05 INFO  : Context for 'APU' is selected.
10:05:06 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:06 INFO  : Context for 'APU' is selected.
10:05:06 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:05:07 INFO  : 'ps7_init' command is executed.
10:05:07 INFO  : 'ps7_post_config' command is executed.
10:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:07 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:07 INFO  : Memory regions updated for context APU
10:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:07 INFO  : 'con' command is executed.
10:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:07 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:09:17 INFO  : Disconnected from the channel tcfchan#30.
10:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:09:18 INFO  : 'jtag frequency' command is executed.
10:09:18 INFO  : Context for 'APU' is selected.
10:09:19 INFO  : System reset is completed.
10:09:22 INFO  : 'after 3000' command is executed.
10:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:09:25 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:09:25 INFO  : Context for 'APU' is selected.
10:09:27 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:27 INFO  : Context for 'APU' is selected.
10:09:27 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:09:27 INFO  : 'ps7_init' command is executed.
10:09:27 INFO  : 'ps7_post_config' command is executed.
10:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:27 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:28 INFO  : Memory regions updated for context APU
10:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:28 INFO  : 'con' command is executed.
10:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:28 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:17:51 INFO  : Disconnected from the channel tcfchan#31.
10:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:17:52 INFO  : 'jtag frequency' command is executed.
10:17:52 INFO  : Context for 'APU' is selected.
10:17:52 INFO  : System reset is completed.
10:17:55 INFO  : 'after 3000' command is executed.
10:17:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:17:59 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:17:59 INFO  : Context for 'APU' is selected.
10:18:01 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:01 INFO  : Context for 'APU' is selected.
10:18:01 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:18:01 INFO  : 'ps7_init' command is executed.
10:18:01 INFO  : 'ps7_post_config' command is executed.
10:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:01 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:01 INFO  : Memory regions updated for context APU
10:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:02 INFO  : 'con' command is executed.
10:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:02 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
10:27:39 INFO  : Disconnected from the channel tcfchan#32.
10:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:27:41 INFO  : 'jtag frequency' command is executed.
10:27:41 INFO  : Context for 'APU' is selected.
10:27:41 INFO  : System reset is completed.
10:27:44 INFO  : 'after 3000' command is executed.
10:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:27:47 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
10:27:47 INFO  : Context for 'APU' is selected.
10:27:49 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:49 INFO  : Context for 'APU' is selected.
10:27:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:27:49 INFO  : 'ps7_init' command is executed.
10:27:49 INFO  : 'ps7_post_config' command is executed.
10:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:50 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:50 INFO  : Memory regions updated for context APU
10:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:50 INFO  : 'con' command is executed.
10:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:50 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
20:30:27 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:30:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa is already opened

20:30:39 INFO  : Disconnected from the channel tcfchan#33.
20:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:30:40 INFO  : 'jtag frequency' command is executed.
20:30:40 INFO  : Context for 'APU' is selected.
20:30:40 INFO  : System reset is completed.
20:30:43 INFO  : 'after 3000' command is executed.
20:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:30:46 INFO  : FPGA configured successfully with bitstream "/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit"
20:30:47 INFO  : Context for 'APU' is selected.
20:30:48 INFO  : Hardware design information is loaded from '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:49 INFO  : Context for 'APU' is selected.
20:30:49 INFO  : Sourcing of '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:30:49 INFO  : 'ps7_init' command is executed.
20:30:49 INFO  : 'ps7_post_config' command is executed.
20:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:49 INFO  : The application '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:49 INFO  : Memory regions updated for context APU
20:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:49 INFO  : 'con' command is executed.
20:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:30:49 INFO  : Launch script is exported to file '/home/melvin_dong/Desktop/BUAA/work/09-27/vitis_2/.sdk/launch_scripts/single_application_debug/debugger_dma-default.tcl'
16:10:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
16:10:24 INFO  : XSCT server has started successfully.
16:10:24 INFO  : Successfully done setting XSCT server connection channel  
16:10:24 INFO  : plnx-install-location is set to ''
16:10:24 INFO  : Successfully done setting workspace for the tool. 
16:10:25 INFO  : Registering command handlers for Vitis TCF services
16:10:25 INFO  : Successfully done query RDI_DATADIR 
16:11:13 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
16:11:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
16:11:50 INFO  : Updating application flags with new BSP settings...
16:11:51 INFO  : Successfully updated application flags for project dma.
16:11:57 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:11:57 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
16:11:57 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
16:11:57 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:12:02 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
16:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:12:04 INFO  : 'jtag frequency' command is executed.
16:12:04 INFO  : Context for 'APU' is selected.
16:12:04 INFO  : System reset is completed.
16:12:07 INFO  : 'after 3000' command is executed.
16:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:12:11 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:12:11 INFO  : 'ps7_init' command is executed.
16:12:11 INFO  : 'ps7_post_config' command is executed.
16:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:11 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:11 INFO  : Memory regions updated for context APU
16:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : 'con' command is executed.
16:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:12 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
16:14:57 INFO  : Disconnected from the channel tcfchan#2.
16:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:14:59 INFO  : 'jtag frequency' command is executed.
16:14:59 INFO  : Context for 'APU' is selected.
16:14:59 INFO  : System reset is completed.
16:15:02 INFO  : 'after 3000' command is executed.
16:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:15:05 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
16:15:05 INFO  : Context for 'APU' is selected.
16:15:05 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:05 INFO  : Context for 'APU' is selected.
16:15:05 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:15:06 INFO  : 'ps7_init' command is executed.
16:15:06 INFO  : 'ps7_post_config' command is executed.
16:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:06 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:06 INFO  : Memory regions updated for context APU
16:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:06 INFO  : 'con' command is executed.
16:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:06 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
16:15:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
16:15:50 INFO  : Disconnected from the channel tcfchan#3.
16:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:15:51 INFO  : 'jtag frequency' command is executed.
16:15:51 INFO  : Context for 'APU' is selected.
16:15:52 INFO  : System reset is completed.
16:15:55 INFO  : 'after 3000' command is executed.
16:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:15:58 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
16:15:58 INFO  : Context for 'APU' is selected.
16:15:58 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:15:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:58 INFO  : Context for 'APU' is selected.
16:15:58 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:15:58 INFO  : 'ps7_init' command is executed.
16:15:58 INFO  : 'ps7_post_config' command is executed.
16:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:59 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:59 INFO  : Memory regions updated for context APU
16:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:59 INFO  : 'con' command is executed.
16:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:59 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
16:16:35 INFO  : Disconnected from the channel tcfchan#4.
16:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:16:36 INFO  : 'jtag frequency' command is executed.
16:16:36 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : System reset is completed.
16:16:39 INFO  : 'after 3000' command is executed.
16:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:16:43 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
16:16:43 INFO  : Context for 'APU' is selected.
16:16:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:43 INFO  : Context for 'APU' is selected.
16:16:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:16:43 INFO  : 'ps7_init' command is executed.
16:16:43 INFO  : 'ps7_post_config' command is executed.
16:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:43 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:43 INFO  : Memory regions updated for context APU
16:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:43 INFO  : 'con' command is executed.
16:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:43 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
16:18:06 INFO  : Disconnected from the channel tcfchan#5.
16:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:18:08 INFO  : 'jtag frequency' command is executed.
16:18:08 INFO  : Context for 'APU' is selected.
16:18:08 INFO  : System reset is completed.
16:18:11 INFO  : 'after 3000' command is executed.
16:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:18:14 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
16:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
16:18:15 INFO  : 'ps7_init' command is executed.
16:18:15 INFO  : 'ps7_post_config' command is executed.
16:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:15 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:15 INFO  : Memory regions updated for context APU
16:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:15 INFO  : 'con' command is executed.
16:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:15 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
16:20:47 INFO  : Disconnected from the channel tcfchan#6.
18:36:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
18:36:42 INFO  : XSCT server has started successfully.
18:36:42 INFO  : plnx-install-location is set to ''
18:36:42 INFO  : Successfully done setting XSCT server connection channel  
18:36:42 INFO  : Successfully done setting workspace for the tool. 
18:36:43 INFO  : Registering command handlers for Vitis TCF services
18:36:43 INFO  : Successfully done query RDI_DATADIR 
18:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:38:46 INFO  : 'jtag frequency' command is executed.
18:38:46 INFO  : Context for 'APU' is selected.
18:38:46 INFO  : System reset is completed.
18:38:49 INFO  : 'after 3000' command is executed.
18:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:38:53 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:38:53 INFO  : Context for 'APU' is selected.
18:38:53 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:53 INFO  : Context for 'APU' is selected.
18:38:53 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:38:53 INFO  : 'ps7_init' command is executed.
18:38:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:38:53 INFO  : 'ps7_post_config' command is executed.
18:38:53 INFO  : 'jtag frequency' command is executed.
18:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:53 INFO  : Context for 'APU' is selected.
18:38:53 ERROR : Code 16 Time 1603795133565 Format {Invalid context}
18:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
----------------End of Script----------------

18:38:53 ERROR : Code 16 Time 1603795133565 Format {Invalid context}
18:38:54 INFO  : System reset is completed.
18:38:57 INFO  : 'after 3000' command is executed.
18:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:39:00 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:00 INFO  : Context for 'APU' is selected.
18:39:00 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:00 INFO  : Context for 'APU' is selected.
18:39:00 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:39:01 INFO  : 'ps7_init' command is executed.
18:39:01 INFO  : 'ps7_post_config' command is executed.
18:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:01 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:39:02 INFO  : 'jtag frequency' command is executed.
18:39:02 INFO  : Memory regions updated for context APU
18:39:02 INFO  : Context for 'APU' is selected.
18:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:02 INFO  : System reset is completed.
18:39:02 ERROR : Already running
18:39:05 INFO  : 'after 3000' command is executed.
18:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:39:08 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:39:09 INFO  : Context for 'APU' is selected.
18:39:09 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:09 INFO  : Context for 'APU' is selected.
18:39:09 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:39:09 INFO  : 'ps7_init' command is executed.
18:39:09 INFO  : 'ps7_post_config' command is executed.
18:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:09 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:09 INFO  : Memory regions updated for context APU
18:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:09 INFO  : 'con' command is executed.
18:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:09 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:39:10 INFO  : 'jtag frequency' command is executed.
18:39:10 INFO  : Context for 'APU' is selected.
18:39:10 INFO  : System reset is completed.
18:39:13 INFO  : 'after 3000' command is executed.
18:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:39:16 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:39:17 INFO  : 'ps7_init' command is executed.
18:39:17 INFO  : 'ps7_post_config' command is executed.
18:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:17 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:17 INFO  : Memory regions updated for context APU
18:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:17 INFO  : 'con' command is executed.
18:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:17 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:40:03 INFO  : Disconnected from the channel tcfchan#1.
18:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:40:04 INFO  : 'jtag frequency' command is executed.
18:40:04 INFO  : Context for 'APU' is selected.
18:40:04 INFO  : System reset is completed.
18:40:07 INFO  : 'after 3000' command is executed.
18:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:40:11 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:40:11 INFO  : Context for 'APU' is selected.
18:40:12 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:12 INFO  : Context for 'APU' is selected.
18:40:12 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:40:13 INFO  : 'ps7_init' command is executed.
18:40:13 INFO  : 'ps7_post_config' command is executed.
18:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:13 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:13 INFO  : Memory regions updated for context APU
18:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:13 INFO  : 'con' command is executed.
18:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:13 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:46:54 INFO  : Disconnected from the channel tcfchan#2.
18:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:46:55 INFO  : 'jtag frequency' command is executed.
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : System reset is completed.
18:46:58 INFO  : 'after 3000' command is executed.
18:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:47:01 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:47:02 INFO  : Context for 'APU' is selected.
18:47:03 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:03 INFO  : Context for 'APU' is selected.
18:47:03 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:47:04 INFO  : 'ps7_init' command is executed.
18:47:04 INFO  : 'ps7_post_config' command is executed.
18:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:04 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:04 INFO  : Memory regions updated for context APU
18:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:04 INFO  : 'con' command is executed.
18:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:04 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:47:30 INFO  : Disconnected from the channel tcfchan#3.
18:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:47:31 INFO  : 'jtag frequency' command is executed.
18:47:31 INFO  : Context for 'APU' is selected.
18:47:31 INFO  : System reset is completed.
18:47:34 INFO  : 'after 3000' command is executed.
18:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:47:37 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:47:37 INFO  : Context for 'APU' is selected.
18:47:39 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:39 INFO  : Context for 'APU' is selected.
18:47:39 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:47:39 INFO  : 'ps7_init' command is executed.
18:47:39 INFO  : 'ps7_post_config' command is executed.
18:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:39 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:40 INFO  : Memory regions updated for context APU
18:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:40 INFO  : 'con' command is executed.
18:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:47:54 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:48:01 INFO  : Disconnected from the channel tcfchan#4.
18:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:48:02 INFO  : 'jtag frequency' command is executed.
18:48:02 INFO  : Context for 'APU' is selected.
18:48:02 INFO  : System reset is completed.
18:48:05 INFO  : 'after 3000' command is executed.
18:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:48:09 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:48:09 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:10 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:48:11 INFO  : 'ps7_init' command is executed.
18:48:11 INFO  : 'ps7_post_config' command is executed.
18:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:11 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:11 INFO  : Memory regions updated for context APU
18:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:11 INFO  : 'con' command is executed.
18:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:11 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:49:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:50:01 INFO  : Disconnected from the channel tcfchan#5.
18:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:50:02 INFO  : 'jtag frequency' command is executed.
18:50:02 INFO  : Context for 'APU' is selected.
18:50:02 INFO  : System reset is completed.
18:50:05 INFO  : 'after 3000' command is executed.
18:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:50:08 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:50:08 INFO  : Context for 'APU' is selected.
18:50:10 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:10 INFO  : Context for 'APU' is selected.
18:50:10 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:50:10 INFO  : 'ps7_init' command is executed.
18:50:10 INFO  : 'ps7_post_config' command is executed.
18:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:10 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:11 INFO  : Memory regions updated for context APU
18:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:11 INFO  : 'con' command is executed.
18:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:11 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:52:18 INFO  : Disconnected from the channel tcfchan#7.
18:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:52:19 INFO  : 'jtag frequency' command is executed.
18:52:19 INFO  : Context for 'APU' is selected.
18:52:19 INFO  : System reset is completed.
18:52:22 INFO  : 'after 3000' command is executed.
18:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:52:25 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:52:25 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:52:27 INFO  : 'ps7_init' command is executed.
18:52:27 INFO  : 'ps7_post_config' command is executed.
18:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:27 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:28 INFO  : Memory regions updated for context APU
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : 'con' command is executed.
18:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:28 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
18:54:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:54:16 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:54:22 INFO  : Disconnected from the channel tcfchan#8.
18:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:54:23 INFO  : 'jtag frequency' command is executed.
18:54:23 INFO  : Context for 'APU' is selected.
18:54:23 INFO  : System reset is completed.
18:54:26 INFO  : 'after 3000' command is executed.
18:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:54:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
18:54:30 INFO  : Context for 'APU' is selected.
18:54:31 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
18:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:31 INFO  : Context for 'APU' is selected.
18:54:31 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
18:54:31 INFO  : 'ps7_init' command is executed.
18:54:31 INFO  : 'ps7_post_config' command is executed.
18:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:32 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:32 INFO  : Memory regions updated for context APU
18:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:32 INFO  : 'con' command is executed.
18:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:32 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:01:36 INFO  : Disconnected from the channel tcfchan#11.
19:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:01:37 INFO  : 'jtag frequency' command is executed.
19:01:37 INFO  : Context for 'APU' is selected.
19:01:37 INFO  : System reset is completed.
19:01:40 INFO  : 'after 3000' command is executed.
19:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:01:44 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:01:44 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:45 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:01:45 INFO  : 'ps7_init' command is executed.
19:01:45 INFO  : 'ps7_post_config' command is executed.
19:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:46 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:46 INFO  : Memory regions updated for context APU
19:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:46 INFO  : 'con' command is executed.
19:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:46 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:06:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:07:11 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:07:20 INFO  : Disconnected from the channel tcfchan#12.
19:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:07:21 INFO  : 'jtag frequency' command is executed.
19:07:21 INFO  : Context for 'APU' is selected.
19:07:21 INFO  : System reset is completed.
19:07:24 INFO  : 'after 3000' command is executed.
19:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:07:28 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:07:28 INFO  : Context for 'APU' is selected.
19:07:29 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:29 INFO  : Context for 'APU' is selected.
19:07:29 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:07:29 INFO  : 'ps7_init' command is executed.
19:07:29 INFO  : 'ps7_post_config' command is executed.
19:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:30 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:30 INFO  : Memory regions updated for context APU
19:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:30 INFO  : 'con' command is executed.
19:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:30 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:07:47 INFO  : Disconnected from the channel tcfchan#15.
19:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:07:49 INFO  : 'jtag frequency' command is executed.
19:07:49 INFO  : Context for 'APU' is selected.
19:07:49 INFO  : System reset is completed.
19:07:52 INFO  : 'after 3000' command is executed.
19:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:07:55 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:07:55 INFO  : Context for 'APU' is selected.
19:07:57 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:57 INFO  : Context for 'APU' is selected.
19:07:57 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:07:57 INFO  : 'ps7_init' command is executed.
19:07:57 INFO  : 'ps7_post_config' command is executed.
19:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:57 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:57 INFO  : Memory regions updated for context APU
19:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:57 INFO  : 'con' command is executed.
19:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:57 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:09:17 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:09:22 INFO  : Disconnected from the channel tcfchan#16.
19:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:09:23 INFO  : 'jtag frequency' command is executed.
19:09:23 INFO  : Context for 'APU' is selected.
19:09:23 INFO  : System reset is completed.
19:09:26 INFO  : 'after 3000' command is executed.
19:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:09:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:09:30 INFO  : Context for 'APU' is selected.
19:09:32 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:32 INFO  : Context for 'APU' is selected.
19:09:32 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:09:32 INFO  : 'ps7_init' command is executed.
19:09:32 INFO  : 'ps7_post_config' command is executed.
19:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:32 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:32 INFO  : Memory regions updated for context APU
19:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:32 INFO  : 'con' command is executed.
19:09:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:32 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:14:13 INFO  : Disconnected from the channel tcfchan#18.
19:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:14:14 INFO  : 'jtag frequency' command is executed.
19:14:14 INFO  : Context for 'APU' is selected.
19:14:14 INFO  : System reset is completed.
19:14:17 INFO  : 'after 3000' command is executed.
19:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:14:20 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:14:20 INFO  : Context for 'APU' is selected.
19:14:22 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:22 INFO  : Context for 'APU' is selected.
19:14:22 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:14:22 INFO  : 'ps7_init' command is executed.
19:14:22 INFO  : 'ps7_post_config' command is executed.
19:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:23 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:23 INFO  : Memory regions updated for context APU
19:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:23 INFO  : 'con' command is executed.
19:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:23 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:46:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:46:38 INFO  : Disconnected from the channel tcfchan#19.
20:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:46:39 INFO  : 'jtag frequency' command is executed.
20:46:39 INFO  : Context for 'APU' is selected.
20:46:39 INFO  : System reset is completed.
20:46:42 INFO  : 'after 3000' command is executed.
20:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:46:46 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:46:46 INFO  : Context for 'APU' is selected.
20:46:47 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:47 INFO  : Context for 'APU' is selected.
20:46:47 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:46:48 INFO  : 'ps7_init' command is executed.
20:46:48 INFO  : 'ps7_post_config' command is executed.
20:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:48 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:48 INFO  : Memory regions updated for context APU
20:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:48 INFO  : 'con' command is executed.
20:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:48 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:51:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:51:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:51:57 INFO  : Disconnected from the channel tcfchan#20.
20:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:51:58 INFO  : 'jtag frequency' command is executed.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:58 INFO  : System reset is completed.
20:52:01 INFO  : 'after 3000' command is executed.
20:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:52:05 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:52:05 INFO  : Context for 'APU' is selected.
20:52:06 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:06 INFO  : Context for 'APU' is selected.
20:52:06 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:52:06 INFO  : 'ps7_init' command is executed.
20:52:07 INFO  : 'ps7_post_config' command is executed.
20:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:07 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:07 INFO  : Memory regions updated for context APU
20:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:07 INFO  : 'con' command is executed.
20:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:07 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:52:34 INFO  : Disconnected from the channel tcfchan#21.
20:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:52:35 INFO  : 'jtag frequency' command is executed.
20:52:35 INFO  : Context for 'APU' is selected.
20:52:35 INFO  : System reset is completed.
20:52:38 INFO  : 'after 3000' command is executed.
20:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:52:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:52:42 INFO  : Context for 'APU' is selected.
20:52:44 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:44 INFO  : Context for 'APU' is selected.
20:52:44 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:52:44 INFO  : 'ps7_init' command is executed.
20:52:44 INFO  : 'ps7_post_config' command is executed.
20:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:44 INFO  : Memory regions updated for context APU
20:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:44 INFO  : 'con' command is executed.
20:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:53:15 INFO  : Disconnected from the channel tcfchan#22.
20:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:53:16 INFO  : 'jtag frequency' command is executed.
20:53:16 INFO  : Context for 'APU' is selected.
20:53:16 INFO  : System reset is completed.
20:53:19 INFO  : 'after 3000' command is executed.
20:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:53:22 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:53:22 INFO  : Context for 'APU' is selected.
20:53:24 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:24 INFO  : Context for 'APU' is selected.
20:53:24 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:53:24 INFO  : 'ps7_init' command is executed.
20:53:24 INFO  : 'ps7_post_config' command is executed.
20:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:24 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:25 INFO  : Memory regions updated for context APU
20:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:25 INFO  : 'con' command is executed.
20:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:25 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:54:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:54:28 INFO  : Disconnected from the channel tcfchan#23.
20:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:54:29 INFO  : 'jtag frequency' command is executed.
20:54:29 INFO  : Context for 'APU' is selected.
20:54:29 INFO  : System reset is completed.
20:54:32 INFO  : 'after 3000' command is executed.
20:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:54:36 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:54:36 INFO  : Context for 'APU' is selected.
20:54:37 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:54:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:37 INFO  : Context for 'APU' is selected.
20:54:37 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:54:37 INFO  : 'ps7_init' command is executed.
20:54:37 INFO  : 'ps7_post_config' command is executed.
20:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:38 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:38 INFO  : Memory regions updated for context APU
20:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:38 INFO  : 'con' command is executed.
20:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:38 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:54:51 INFO  : Disconnected from the channel tcfchan#24.
20:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:54:52 INFO  : 'jtag frequency' command is executed.
20:54:52 INFO  : Context for 'APU' is selected.
20:54:52 INFO  : System reset is completed.
20:54:55 INFO  : 'after 3000' command is executed.
20:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:54:59 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:54:59 INFO  : Context for 'APU' is selected.
20:55:00 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:00 INFO  : Context for 'APU' is selected.
20:55:00 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:55:01 INFO  : 'ps7_init' command is executed.
20:55:01 INFO  : 'ps7_post_config' command is executed.
20:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:01 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:01 INFO  : Memory regions updated for context APU
20:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:01 INFO  : 'con' command is executed.
20:55:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:01 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:55:30 INFO  : Disconnected from the channel tcfchan#25.
20:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:55:32 INFO  : 'jtag frequency' command is executed.
20:55:32 INFO  : Context for 'APU' is selected.
20:55:32 INFO  : System reset is completed.
20:55:35 INFO  : 'after 3000' command is executed.
20:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:55:38 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:55:38 INFO  : Context for 'APU' is selected.
20:55:39 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:39 INFO  : Context for 'APU' is selected.
20:55:39 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:55:40 INFO  : 'ps7_init' command is executed.
20:55:40 INFO  : 'ps7_post_config' command is executed.
20:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:40 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:40 INFO  : Memory regions updated for context APU
20:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:40 INFO  : 'con' command is executed.
20:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:56:07 INFO  : Disconnected from the channel tcfchan#26.
20:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:56:08 INFO  : 'jtag frequency' command is executed.
20:56:08 INFO  : Context for 'APU' is selected.
20:56:08 INFO  : System reset is completed.
20:56:11 INFO  : 'after 3000' command is executed.
20:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:56:15 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:56:15 INFO  : Context for 'APU' is selected.
20:56:16 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:16 INFO  : Context for 'APU' is selected.
20:56:16 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:56:16 INFO  : 'ps7_init' command is executed.
20:56:16 INFO  : 'ps7_post_config' command is executed.
20:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:17 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:17 INFO  : Memory regions updated for context APU
20:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:17 INFO  : 'con' command is executed.
20:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:17 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:57:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:57:29 INFO  : Disconnected from the channel tcfchan#27.
20:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:57:30 INFO  : 'jtag frequency' command is executed.
20:57:30 INFO  : Context for 'APU' is selected.
20:57:30 INFO  : System reset is completed.
20:57:33 INFO  : 'after 3000' command is executed.
20:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:57:36 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:57:36 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:38 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:57:38 INFO  : 'ps7_init' command is executed.
20:57:38 INFO  : 'ps7_post_config' command is executed.
20:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:39 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:39 INFO  : Memory regions updated for context APU
20:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:39 INFO  : 'con' command is executed.
20:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:39 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:58:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:58:18 INFO  : Disconnected from the channel tcfchan#28.
20:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:58:19 INFO  : 'jtag frequency' command is executed.
20:58:19 INFO  : Context for 'APU' is selected.
20:58:19 INFO  : System reset is completed.
20:58:22 INFO  : 'after 3000' command is executed.
20:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:58:26 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:58:26 INFO  : Context for 'APU' is selected.
20:58:27 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:27 INFO  : Context for 'APU' is selected.
20:58:27 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:58:27 INFO  : 'ps7_init' command is executed.
20:58:27 INFO  : 'ps7_post_config' command is executed.
20:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:28 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:28 INFO  : Memory regions updated for context APU
20:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:28 INFO  : 'con' command is executed.
20:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:28 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:59:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:59:30 INFO  : Disconnected from the channel tcfchan#29.
20:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:59:31 INFO  : 'jtag frequency' command is executed.
20:59:31 INFO  : Context for 'APU' is selected.
20:59:32 INFO  : System reset is completed.
20:59:35 INFO  : 'after 3000' command is executed.
20:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:59:38 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:59:38 INFO  : Context for 'APU' is selected.
20:59:40 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:40 INFO  : Context for 'APU' is selected.
20:59:40 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:59:40 INFO  : 'ps7_init' command is executed.
20:59:40 INFO  : 'ps7_post_config' command is executed.
20:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:40 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:40 INFO  : Memory regions updated for context APU
20:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:40 INFO  : 'con' command is executed.
20:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:00:17 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:00:22 INFO  : Disconnected from the channel tcfchan#31.
21:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:00:23 INFO  : 'jtag frequency' command is executed.
21:00:23 INFO  : Context for 'APU' is selected.
21:00:23 INFO  : System reset is completed.
21:00:26 INFO  : 'after 3000' command is executed.
21:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:00:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:00:30 INFO  : Context for 'APU' is selected.
21:00:31 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:31 INFO  : Context for 'APU' is selected.
21:00:31 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:00:31 INFO  : 'ps7_init' command is executed.
21:00:31 INFO  : 'ps7_post_config' command is executed.
21:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:32 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:32 INFO  : Memory regions updated for context APU
21:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:32 INFO  : 'con' command is executed.
21:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:32 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:01:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:01:13 INFO  : Disconnected from the channel tcfchan#33.
21:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:01:14 INFO  : 'jtag frequency' command is executed.
21:01:14 INFO  : Context for 'APU' is selected.
21:01:15 INFO  : System reset is completed.
21:01:18 INFO  : 'after 3000' command is executed.
21:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:01:21 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:01:21 INFO  : Context for 'APU' is selected.
21:01:23 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:23 INFO  : Context for 'APU' is selected.
21:01:23 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:01:23 INFO  : 'ps7_init' command is executed.
21:01:23 INFO  : 'ps7_post_config' command is executed.
21:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:23 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:23 INFO  : Memory regions updated for context APU
21:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:23 INFO  : 'con' command is executed.
21:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:23 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:01:45 INFO  : Disconnected from the channel tcfchan#35.
21:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:01:46 INFO  : 'jtag frequency' command is executed.
21:01:46 INFO  : Context for 'APU' is selected.
21:01:46 INFO  : System reset is completed.
21:01:49 INFO  : 'after 3000' command is executed.
21:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:01:53 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:01:53 INFO  : Context for 'APU' is selected.
21:01:54 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:54 INFO  : Context for 'APU' is selected.
21:01:54 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:01:55 INFO  : 'ps7_init' command is executed.
21:01:55 INFO  : 'ps7_post_config' command is executed.
21:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:55 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:55 INFO  : Memory regions updated for context APU
21:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:55 INFO  : 'con' command is executed.
21:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:55 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:03:41 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:03:45 INFO  : Disconnected from the channel tcfchan#36.
21:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:03:47 INFO  : 'jtag frequency' command is executed.
21:03:47 INFO  : Context for 'APU' is selected.
21:03:47 INFO  : System reset is completed.
21:03:50 INFO  : 'after 3000' command is executed.
21:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:03:53 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:03:53 INFO  : Context for 'APU' is selected.
21:03:55 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:55 INFO  : Context for 'APU' is selected.
21:03:55 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:03:55 INFO  : 'ps7_init' command is executed.
21:03:55 INFO  : 'ps7_post_config' command is executed.
21:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:55 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:55 INFO  : Memory regions updated for context APU
21:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:55 INFO  : 'con' command is executed.
21:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:55 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:04:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:04:27 INFO  : Disconnected from the channel tcfchan#38.
21:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:28 INFO  : 'jtag frequency' command is executed.
21:04:28 INFO  : Context for 'APU' is selected.
21:04:29 INFO  : System reset is completed.
21:04:32 INFO  : 'after 3000' command is executed.
21:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:04:35 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:04:35 INFO  : Context for 'APU' is selected.
21:04:37 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:04:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:37 INFO  : Context for 'APU' is selected.
21:04:37 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:04:37 INFO  : 'ps7_init' command is executed.
21:04:37 INFO  : 'ps7_post_config' command is executed.
21:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:37 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:37 INFO  : Memory regions updated for context APU
21:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:38 INFO  : 'con' command is executed.
21:04:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:38 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:06:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:06:40 INFO  : Disconnected from the channel tcfchan#40.
21:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:41 INFO  : 'jtag frequency' command is executed.
21:06:41 INFO  : Context for 'APU' is selected.
21:06:41 INFO  : System reset is completed.
21:06:44 INFO  : 'after 3000' command is executed.
21:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:06:48 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:06:48 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:49 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:06:50 INFO  : 'ps7_init' command is executed.
21:06:50 INFO  : 'ps7_post_config' command is executed.
21:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:50 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:50 INFO  : Memory regions updated for context APU
21:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:50 INFO  : 'con' command is executed.
21:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:50 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:08:24 INFO  : Disconnected from the channel tcfchan#42.
21:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:08:25 INFO  : 'jtag frequency' command is executed.
21:08:25 INFO  : Context for 'APU' is selected.
21:08:25 INFO  : System reset is completed.
21:08:28 INFO  : 'after 3000' command is executed.
21:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:08:32 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:08:32 INFO  : Context for 'APU' is selected.
21:08:33 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:33 INFO  : Context for 'APU' is selected.
21:08:33 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:08:33 INFO  : 'ps7_init' command is executed.
21:08:33 INFO  : 'ps7_post_config' command is executed.
21:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:34 INFO  : Memory regions updated for context APU
21:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : 'con' command is executed.
21:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:34 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:08:40 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:08:46 INFO  : Disconnected from the channel tcfchan#43.
21:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:08:47 INFO  : 'jtag frequency' command is executed.
21:08:47 INFO  : Context for 'APU' is selected.
21:08:48 INFO  : System reset is completed.
21:08:51 INFO  : 'after 3000' command is executed.
21:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:08:54 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:08:54 INFO  : Context for 'APU' is selected.
21:08:55 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:55 INFO  : Context for 'APU' is selected.
21:08:55 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:08:56 INFO  : 'ps7_init' command is executed.
21:08:56 INFO  : 'ps7_post_config' command is executed.
21:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:56 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:56 INFO  : Memory regions updated for context APU
21:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:56 INFO  : 'con' command is executed.
21:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:56 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:13:19 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:13:24 INFO  : Disconnected from the channel tcfchan#45.
21:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:13:26 INFO  : 'jtag frequency' command is executed.
21:13:26 INFO  : Context for 'APU' is selected.
21:13:26 INFO  : System reset is completed.
21:13:29 INFO  : 'after 3000' command is executed.
21:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:13:32 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:13:32 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:33 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:13:34 INFO  : 'ps7_init' command is executed.
21:13:34 INFO  : 'ps7_post_config' command is executed.
21:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:34 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:34 INFO  : Memory regions updated for context APU
21:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:34 INFO  : 'con' command is executed.
21:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:34 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:14:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:14:34 INFO  : Disconnected from the channel tcfchan#47.
21:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:14:36 INFO  : 'jtag frequency' command is executed.
21:14:36 INFO  : Context for 'APU' is selected.
21:14:36 INFO  : System reset is completed.
21:14:39 INFO  : 'after 3000' command is executed.
21:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:14:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:14:42 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:44 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:14:44 INFO  : 'ps7_init' command is executed.
21:14:44 INFO  : 'ps7_post_config' command is executed.
21:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:45 INFO  : Memory regions updated for context APU
21:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:45 INFO  : 'con' command is executed.
21:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:45 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:15:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:15:34 INFO  : Disconnected from the channel tcfchan#49.
21:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:15:36 INFO  : 'jtag frequency' command is executed.
21:15:36 INFO  : Context for 'APU' is selected.
21:15:36 INFO  : System reset is completed.
21:15:39 INFO  : 'after 3000' command is executed.
21:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:15:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:15:42 INFO  : Context for 'APU' is selected.
21:15:44 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:44 INFO  : Context for 'APU' is selected.
21:15:44 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:15:44 INFO  : 'ps7_init' command is executed.
21:15:44 INFO  : 'ps7_post_config' command is executed.
21:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:44 INFO  : Memory regions updated for context APU
21:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:44 INFO  : 'con' command is executed.
21:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:16:16 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:16:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:16:30 INFO  : Disconnected from the channel tcfchan#51.
21:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:16:31 INFO  : 'jtag frequency' command is executed.
21:16:31 INFO  : Context for 'APU' is selected.
21:16:31 INFO  : System reset is completed.
21:16:34 INFO  : 'after 3000' command is executed.
21:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:16:38 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:16:38 INFO  : Context for 'APU' is selected.
21:16:40 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:40 INFO  : Context for 'APU' is selected.
21:16:40 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:16:40 INFO  : 'ps7_init' command is executed.
21:16:40 INFO  : 'ps7_post_config' command is executed.
21:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:40 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:40 INFO  : Memory regions updated for context APU
21:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:40 INFO  : 'con' command is executed.
21:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:20:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:20:50 INFO  : Disconnected from the channel tcfchan#54.
21:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:20:51 INFO  : 'jtag frequency' command is executed.
21:20:51 INFO  : Context for 'APU' is selected.
21:20:51 INFO  : System reset is completed.
21:20:54 INFO  : 'after 3000' command is executed.
21:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:20:58 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:20:58 INFO  : Context for 'APU' is selected.
21:20:59 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:59 INFO  : Context for 'APU' is selected.
21:20:59 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:20:59 INFO  : 'ps7_init' command is executed.
21:20:59 INFO  : 'ps7_post_config' command is executed.
21:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:00 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:00 INFO  : Memory regions updated for context APU
21:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:00 INFO  : 'con' command is executed.
21:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:00 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:22:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:22:22 INFO  : Disconnected from the channel tcfchan#56.
21:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:22:24 INFO  : 'jtag frequency' command is executed.
21:22:24 INFO  : Context for 'APU' is selected.
21:22:24 INFO  : System reset is completed.
21:22:27 INFO  : 'after 3000' command is executed.
21:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:22:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:22:30 INFO  : Context for 'APU' is selected.
21:22:31 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:31 INFO  : Context for 'APU' is selected.
21:22:31 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:22:32 INFO  : 'ps7_init' command is executed.
21:22:32 INFO  : 'ps7_post_config' command is executed.
21:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:32 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:32 INFO  : Memory regions updated for context APU
21:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:32 INFO  : 'con' command is executed.
21:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:32 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:22:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:22:58 INFO  : Disconnected from the channel tcfchan#58.
21:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:23:00 INFO  : 'jtag frequency' command is executed.
21:23:00 INFO  : Context for 'APU' is selected.
21:23:00 INFO  : System reset is completed.
21:23:03 INFO  : 'after 3000' command is executed.
21:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:23:06 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:23:06 INFO  : Context for 'APU' is selected.
21:23:08 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:08 INFO  : Context for 'APU' is selected.
21:23:08 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:23:08 INFO  : 'ps7_init' command is executed.
21:23:08 INFO  : 'ps7_post_config' command is executed.
21:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:08 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:08 INFO  : Memory regions updated for context APU
21:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:08 INFO  : 'con' command is executed.
21:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:08 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:25:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:25:53 INFO  : Disconnected from the channel tcfchan#60.
21:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:25:54 INFO  : 'jtag frequency' command is executed.
21:25:54 INFO  : Context for 'APU' is selected.
21:25:54 INFO  : System reset is completed.
21:25:57 INFO  : 'after 3000' command is executed.
21:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:26:00 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:26:00 INFO  : Context for 'APU' is selected.
21:26:02 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:02 INFO  : Context for 'APU' is selected.
21:26:02 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:26:02 INFO  : 'ps7_init' command is executed.
21:26:02 INFO  : 'ps7_post_config' command is executed.
21:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:03 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:03 INFO  : Memory regions updated for context APU
21:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:03 INFO  : 'con' command is executed.
21:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:03 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:26:22 INFO  : Disconnected from the channel tcfchan#62.
21:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:26:23 INFO  : 'jtag frequency' command is executed.
21:26:23 INFO  : Context for 'APU' is selected.
21:26:24 INFO  : System reset is completed.
21:26:27 INFO  : 'after 3000' command is executed.
21:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:26:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:26:30 INFO  : Context for 'APU' is selected.
21:26:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:26:32 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:26:32 INFO  : 'jtag frequency' command is executed.
21:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : System reset is completed.
21:26:32 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:26:35 INFO  : 'after 3000' command is executed.
21:26:35 INFO  : 'ps7_init' command is executed.
21:26:35 INFO  : 'ps7_post_config' command is executed.
21:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:26:35 ERROR : Code 16 Time 1603805195754 Format {Invalid context}
21:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
----------------End of Script----------------

21:26:35 ERROR : Code 16 Time 1603805195754 Format {Invalid context}
21:26:39 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:26:41 INFO  : Context for 'APU' is selected.
21:26:41 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:41 INFO  : Context for 'APU' is selected.
21:26:41 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:26:41 INFO  : 'ps7_init' command is executed.
21:26:41 INFO  : 'ps7_post_config' command is executed.
21:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:42 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:42 INFO  : Memory regions updated for context APU
21:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:42 INFO  : 'con' command is executed.
21:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:42 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:26:44 INFO  : Disconnected from the channel tcfchan#63.
21:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:26:45 INFO  : 'jtag frequency' command is executed.
21:26:45 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : System reset is completed.
21:26:48 INFO  : 'after 3000' command is executed.
21:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:26:52 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:26:52 INFO  : Context for 'APU' is selected.
21:26:53 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:53 INFO  : Context for 'APU' is selected.
21:26:53 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:26:54 INFO  : 'ps7_init' command is executed.
21:26:54 INFO  : 'ps7_post_config' command is executed.
21:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:54 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:54 INFO  : Memory regions updated for context APU
21:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:54 INFO  : 'con' command is executed.
21:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:54 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:28:13 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:28:23 INFO  : Disconnected from the channel tcfchan#64.
21:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:28:25 INFO  : 'jtag frequency' command is executed.
21:28:25 INFO  : Context for 'APU' is selected.
21:28:25 INFO  : System reset is completed.
21:28:28 INFO  : 'after 3000' command is executed.
21:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:28:31 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:28:31 INFO  : Context for 'APU' is selected.
21:28:33 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:33 INFO  : Context for 'APU' is selected.
21:28:33 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:28:33 INFO  : 'ps7_init' command is executed.
21:28:33 INFO  : 'ps7_post_config' command is executed.
21:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:34 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:34 INFO  : Memory regions updated for context APU
21:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:34 INFO  : 'con' command is executed.
21:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:34 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:30:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:30:13 INFO  : Disconnected from the channel tcfchan#66.
21:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:30:14 INFO  : 'jtag frequency' command is executed.
21:30:14 INFO  : Context for 'APU' is selected.
21:30:15 INFO  : System reset is completed.
21:30:18 INFO  : 'after 3000' command is executed.
21:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:30:21 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:30:21 INFO  : Context for 'APU' is selected.
21:30:22 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:22 INFO  : Context for 'APU' is selected.
21:30:22 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:30:23 INFO  : 'ps7_init' command is executed.
21:30:23 INFO  : 'ps7_post_config' command is executed.
21:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:23 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:23 INFO  : Memory regions updated for context APU
21:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:23 INFO  : 'con' command is executed.
21:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:23 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:31:36 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:31:43 INFO  : Disconnected from the channel tcfchan#68.
21:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:31:45 INFO  : 'jtag frequency' command is executed.
21:31:45 INFO  : Context for 'APU' is selected.
21:31:45 INFO  : System reset is completed.
21:31:48 INFO  : 'after 3000' command is executed.
21:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:31:51 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:31:51 INFO  : Context for 'APU' is selected.
21:31:53 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:53 INFO  : Context for 'APU' is selected.
21:31:53 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:31:53 INFO  : 'ps7_init' command is executed.
21:31:53 INFO  : 'ps7_post_config' command is executed.
21:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:53 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:53 INFO  : Memory regions updated for context APU
21:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:53 INFO  : 'con' command is executed.
21:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:53 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:32:16 INFO  : Disconnected from the channel tcfchan#70.
21:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:32:17 INFO  : 'jtag frequency' command is executed.
21:32:17 INFO  : Context for 'APU' is selected.
21:32:17 INFO  : System reset is completed.
21:32:20 INFO  : 'after 3000' command is executed.
21:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:32:24 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:32:24 INFO  : Context for 'APU' is selected.
21:32:26 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:26 INFO  : Context for 'APU' is selected.
21:32:26 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:32:26 INFO  : 'ps7_init' command is executed.
21:32:26 INFO  : 'ps7_post_config' command is executed.
21:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:26 INFO  : Memory regions updated for context APU
21:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : 'con' command is executed.
21:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:26 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:34:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:34:16 INFO  : Disconnected from the channel tcfchan#71.
21:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:34:17 INFO  : 'jtag frequency' command is executed.
21:34:17 INFO  : Context for 'APU' is selected.
21:34:17 INFO  : System reset is completed.
21:34:20 INFO  : 'after 3000' command is executed.
21:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:34:23 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:34:23 INFO  : Context for 'APU' is selected.
21:34:25 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:25 INFO  : Context for 'APU' is selected.
21:34:25 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:34:25 INFO  : 'ps7_init' command is executed.
21:34:25 INFO  : 'ps7_post_config' command is executed.
21:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:25 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:25 INFO  : Memory regions updated for context APU
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : 'con' command is executed.
21:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:26 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:35:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:35:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:35:14 INFO  : Disconnected from the channel tcfchan#73.
21:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:35:15 INFO  : 'jtag frequency' command is executed.
21:35:15 INFO  : Context for 'APU' is selected.
21:35:15 INFO  : System reset is completed.
21:35:18 INFO  : 'after 3000' command is executed.
21:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:35:22 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:35:22 INFO  : Context for 'APU' is selected.
21:35:23 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:23 INFO  : Context for 'APU' is selected.
21:35:23 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:35:23 INFO  : 'ps7_init' command is executed.
21:35:23 INFO  : 'ps7_post_config' command is executed.
21:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:24 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:24 INFO  : Memory regions updated for context APU
21:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:24 INFO  : 'con' command is executed.
21:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:24 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:38:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:38:08 INFO  : Disconnected from the channel tcfchan#76.
21:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:09 INFO  : 'jtag frequency' command is executed.
21:38:09 INFO  : Context for 'APU' is selected.
21:38:09 INFO  : System reset is completed.
21:38:12 INFO  : 'after 3000' command is executed.
21:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:38:16 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:38:16 INFO  : Context for 'APU' is selected.
21:38:17 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:17 INFO  : Context for 'APU' is selected.
21:38:17 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:38:18 INFO  : 'ps7_init' command is executed.
21:38:18 INFO  : 'ps7_post_config' command is executed.
21:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:18 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:18 INFO  : Memory regions updated for context APU
21:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:18 INFO  : 'con' command is executed.
21:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:18 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
22:54:02 INFO  : Disconnected from the channel tcfchan#78.
23:03:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
23:03:14 INFO  : XSCT server has started successfully.
23:03:14 INFO  : Successfully done setting XSCT server connection channel  
23:03:14 INFO  : plnx-install-location is set to ''
23:03:14 INFO  : Successfully done setting workspace for the tool. 
23:03:16 INFO  : Registering command handlers for Vitis TCF services
23:03:16 INFO  : Successfully done query RDI_DATADIR 
23:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:07:00 INFO  : 'jtag frequency' command is executed.
23:07:00 INFO  : Context for 'APU' is selected.
23:07:00 INFO  : System reset is completed.
23:07:03 INFO  : 'after 3000' command is executed.
23:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
23:07:06 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
23:07:06 INFO  : Context for 'APU' is selected.
23:07:07 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
23:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:07 INFO  : Context for 'APU' is selected.
23:07:07 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
23:07:07 INFO  : 'ps7_init' command is executed.
23:07:07 INFO  : 'ps7_post_config' command is executed.
23:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:07 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:07 INFO  : Memory regions updated for context APU
23:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:07 INFO  : 'con' command is executed.
23:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:07:07 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
23:12:39 INFO  : Disconnected from the channel tcfchan#1.
19:38:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
19:38:32 INFO  : XSCT server has started successfully.
19:38:32 INFO  : plnx-install-location is set to ''
19:38:32 INFO  : Successfully done setting XSCT server connection channel  
19:38:32 INFO  : Successfully done setting workspace for the tool. 
19:38:34 INFO  : Registering command handlers for Vitis TCF services
19:38:34 INFO  : Successfully done query RDI_DATADIR 
19:39:32 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:39:41 INFO  : 'jtag frequency' command is executed.
19:39:41 INFO  : Context for 'APU' is selected.
19:39:41 INFO  : System reset is completed.
19:39:44 INFO  : 'after 3000' command is executed.
19:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:39:48 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:39:48 INFO  : Context for 'APU' is selected.
19:39:48 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:48 INFO  : Context for 'APU' is selected.
19:39:48 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:39:48 INFO  : 'ps7_init' command is executed.
19:39:48 INFO  : 'ps7_post_config' command is executed.
19:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:49 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:49 INFO  : Memory regions updated for context APU
19:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:49 INFO  : 'con' command is executed.
19:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:49 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:40:42 INFO  : Disconnected from the channel tcfchan#1.
19:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:40:43 INFO  : 'jtag frequency' command is executed.
19:40:43 INFO  : Context for 'APU' is selected.
19:40:43 INFO  : System reset is completed.
19:40:46 INFO  : 'after 3000' command is executed.
19:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:40:50 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:40:50 INFO  : Context for 'APU' is selected.
19:40:51 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:40:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:51 INFO  : Context for 'APU' is selected.
19:40:51 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:40:52 INFO  : 'ps7_init' command is executed.
19:40:52 INFO  : 'ps7_post_config' command is executed.
19:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:52 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:52 INFO  : Memory regions updated for context APU
19:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:52 INFO  : 'con' command is executed.
19:40:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:52 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:41:23 INFO  : Disconnected from the channel tcfchan#2.
19:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:41:24 INFO  : 'jtag frequency' command is executed.
19:41:24 INFO  : Context for 'APU' is selected.
19:41:24 INFO  : System reset is completed.
19:41:27 INFO  : 'after 3000' command is executed.
19:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:41:31 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:41:31 INFO  : Context for 'APU' is selected.
19:41:32 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:32 INFO  : Context for 'APU' is selected.
19:41:32 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:41:32 INFO  : 'ps7_init' command is executed.
19:41:32 INFO  : 'ps7_post_config' command is executed.
19:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:33 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:33 INFO  : Memory regions updated for context APU
19:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:33 INFO  : 'con' command is executed.
19:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:33 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:41:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:41:59 INFO  : Disconnected from the channel tcfchan#3.
19:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:42:00 INFO  : 'jtag frequency' command is executed.
19:42:00 INFO  : Context for 'APU' is selected.
19:42:00 INFO  : System reset is completed.
19:42:03 INFO  : 'after 3000' command is executed.
19:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:42:06 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:42:06 INFO  : Context for 'APU' is selected.
19:42:08 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:42:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:08 INFO  : Context for 'APU' is selected.
19:42:08 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:42:08 INFO  : 'ps7_init' command is executed.
19:42:08 INFO  : 'ps7_post_config' command is executed.
19:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:09 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:09 INFO  : Memory regions updated for context APU
19:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:09 INFO  : 'con' command is executed.
19:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:09 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:42:34 INFO  : Disconnected from the channel tcfchan#4.
19:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:42:35 INFO  : 'jtag frequency' command is executed.
19:42:35 INFO  : Context for 'APU' is selected.
19:42:35 INFO  : System reset is completed.
19:42:38 INFO  : 'after 3000' command is executed.
19:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:42:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:42:42 INFO  : Context for 'APU' is selected.
19:42:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:43 INFO  : Context for 'APU' is selected.
19:42:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:42:44 INFO  : 'ps7_init' command is executed.
19:42:44 INFO  : 'ps7_post_config' command is executed.
19:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:44 INFO  : Memory regions updated for context APU
19:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:44 INFO  : 'con' command is executed.
19:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:43:12 INFO  : Disconnected from the channel tcfchan#5.
19:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:43:13 INFO  : 'jtag frequency' command is executed.
19:43:13 INFO  : Context for 'APU' is selected.
19:43:13 INFO  : System reset is completed.
19:43:16 INFO  : 'after 3000' command is executed.
19:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:43:20 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
19:43:20 INFO  : Context for 'APU' is selected.
19:43:21 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
19:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:21 INFO  : Context for 'APU' is selected.
19:43:21 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
19:43:22 INFO  : 'ps7_init' command is executed.
19:43:22 INFO  : 'ps7_post_config' command is executed.
19:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:22 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:22 INFO  : Memory regions updated for context APU
19:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:22 INFO  : 'con' command is executed.
19:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:22 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
19:55:26 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
19:56:04 INFO  : Disconnected from the channel tcfchan#6.
19:56:05 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:56:05 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
19:56:05 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
19:56:05 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:56:10 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
19:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:56:10 INFO  : 'jtag frequency' command is executed.
19:56:10 INFO  : Context for 'APU' is selected.
19:56:10 INFO  : System reset is completed.
19:56:13 INFO  : 'after 3000' command is executed.
19:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:56:14 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:56:14 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:56:23 INFO  : 'jtag frequency' command is executed.
19:56:23 INFO  : Context for 'APU' is selected.
19:56:23 INFO  : System reset is completed.
19:56:26 INFO  : 'after 3000' command is executed.
19:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:56:26 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:56:26 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:56:26 INFO  : 'jtag frequency' command is executed.
19:56:26 INFO  : Context for 'APU' is selected.
19:56:26 INFO  : System reset is completed.
19:56:29 INFO  : 'after 3000' command is executed.
19:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:56:29 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
19:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:56:29 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:03:53 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
20:04:05 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:04:07 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design_fifo.bit' stored in project is removed.
20:04:07 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
20:04:07 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:04:12 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
20:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:04:12 INFO  : 'jtag frequency' command is executed.
20:04:12 INFO  : Context for 'APU' is selected.
20:04:12 INFO  : System reset is completed.
20:04:15 INFO  : 'after 3000' command is executed.
20:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:04:19 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:04:19 INFO  : Context for 'APU' is selected.
20:04:19 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:19 INFO  : Context for 'APU' is selected.
20:04:19 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:04:19 INFO  : 'ps7_init' command is executed.
20:04:19 INFO  : 'ps7_post_config' command is executed.
20:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:20 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:20 INFO  : Memory regions updated for context APU
20:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:20 INFO  : 'con' command is executed.
20:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:20 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:04:49 INFO  : Disconnected from the channel tcfchan#8.
20:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:04:50 INFO  : 'jtag frequency' command is executed.
20:04:50 INFO  : Context for 'APU' is selected.
20:04:50 INFO  : System reset is completed.
20:04:53 INFO  : 'after 3000' command is executed.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:04:57 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:04:57 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:57 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:04:57 INFO  : 'ps7_init' command is executed.
20:04:57 INFO  : 'ps7_post_config' command is executed.
20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:57 INFO  : Memory regions updated for context APU
20:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:58 INFO  : 'con' command is executed.
20:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:58 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:08:05 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
20:08:27 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
20:08:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:08:52 INFO  : Disconnected from the channel tcfchan#10.
20:08:53 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:08:53 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
20:08:53 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
20:08:53 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:08:58 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
20:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:08:58 INFO  : 'jtag frequency' command is executed.
20:08:58 INFO  : Context for 'APU' is selected.
20:08:58 INFO  : System reset is completed.
20:09:01 INFO  : 'after 3000' command is executed.
20:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:09:01 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:09:01 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:09:01 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:10:45 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
20:10:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:10:53 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:10:53 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design_fifo.bit' stored in project is removed.
20:10:53 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
20:10:53 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:10:58 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
20:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:11:03 INFO  : 'jtag frequency' command is executed.
20:11:03 INFO  : Context for 'APU' is selected.
20:11:03 INFO  : System reset is completed.
20:11:06 INFO  : 'after 3000' command is executed.
20:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:11:06 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:11:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:11:06 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:11:09 INFO  : 'jtag frequency' command is executed.
20:11:09 INFO  : Context for 'APU' is selected.
20:11:09 INFO  : System reset is completed.
20:11:12 INFO  : 'after 3000' command is executed.
20:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:11:12 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:11:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:11:12 ERROR : couldn't open "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit": no such file or directory
20:12:05 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
20:12:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:12:18 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:12:18 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design_fifo.bit' stored in project is removed.
20:12:18 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
20:12:18 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:12:23 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
20:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:12:23 INFO  : 'jtag frequency' command is executed.
20:12:23 INFO  : Context for 'APU' is selected.
20:12:23 INFO  : System reset is completed.
20:12:26 INFO  : 'after 3000' command is executed.
20:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:12:30 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:12:30 INFO  : Context for 'APU' is selected.
20:12:30 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:30 INFO  : Context for 'APU' is selected.
20:12:30 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:12:30 INFO  : 'ps7_init' command is executed.
20:12:30 INFO  : 'ps7_post_config' command is executed.
20:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:31 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:31 INFO  : Memory regions updated for context APU
20:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:31 INFO  : 'con' command is executed.
20:12:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:31 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:13:59 INFO  : Disconnected from the channel tcfchan#12.
20:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:14:00 INFO  : 'jtag frequency' command is executed.
20:14:00 INFO  : Context for 'APU' is selected.
20:14:00 INFO  : System reset is completed.
20:14:03 INFO  : 'after 3000' command is executed.
20:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:14:05 ERROR : 'fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit' is cancelled.
20:14:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit' is cancelled.
20:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:14:05 ERROR : 'fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit' is cancelled.
20:14:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:14:13 INFO  : 'jtag frequency' command is executed.
20:14:13 INFO  : Context for 'APU' is selected.
20:14:13 INFO  : System reset is completed.
20:14:16 INFO  : 'after 3000' command is executed.
20:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:14:20 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:14:20 INFO  : 'ps7_init' command is executed.
20:14:20 INFO  : 'ps7_post_config' command is executed.
20:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:20 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:21 INFO  : Memory regions updated for context APU
20:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : 'con' command is executed.
20:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:21 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:15:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:15:37 INFO  : Disconnected from the channel tcfchan#16.
20:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:15:38 INFO  : 'jtag frequency' command is executed.
20:15:38 INFO  : Context for 'APU' is selected.
20:15:38 INFO  : System reset is completed.
20:15:41 INFO  : 'after 3000' command is executed.
20:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:15:45 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:15:45 INFO  : 'ps7_init' command is executed.
20:15:45 INFO  : 'ps7_post_config' command is executed.
20:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:46 INFO  : Memory regions updated for context APU
20:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : 'con' command is executed.
20:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:46 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:18:35 INFO  : Disconnected from the channel tcfchan#19.
20:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:18:36 INFO  : 'jtag frequency' command is executed.
20:18:36 INFO  : Context for 'APU' is selected.
20:18:36 INFO  : System reset is completed.
20:18:39 INFO  : 'after 3000' command is executed.
20:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:18:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:18:43 INFO  : Context for 'APU' is selected.
20:18:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:43 INFO  : Context for 'APU' is selected.
20:18:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:18:43 INFO  : 'ps7_init' command is executed.
20:18:43 INFO  : 'ps7_post_config' command is executed.
20:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:43 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:43 INFO  : Memory regions updated for context APU
20:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:43 INFO  : 'con' command is executed.
20:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:43 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:28:35 INFO  : Disconnected from the channel tcfchan#20.
20:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:28:36 INFO  : 'jtag frequency' command is executed.
20:28:36 INFO  : Context for 'APU' is selected.
20:28:37 INFO  : System reset is completed.
20:28:40 INFO  : 'after 3000' command is executed.
20:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:28:43 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:28:43 INFO  : Context for 'APU' is selected.
20:28:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:43 INFO  : Context for 'APU' is selected.
20:28:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:28:43 INFO  : 'ps7_init' command is executed.
20:28:43 INFO  : 'ps7_post_config' command is executed.
20:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:44 INFO  : Memory regions updated for context APU
20:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:44 INFO  : 'con' command is executed.
20:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:31:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:31:53 INFO  : Disconnected from the channel tcfchan#21.
20:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:31:54 INFO  : 'jtag frequency' command is executed.
20:31:54 INFO  : Context for 'APU' is selected.
20:31:54 INFO  : System reset is completed.
20:31:57 INFO  : 'after 3000' command is executed.
20:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:32:01 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:32:01 INFO  : Context for 'APU' is selected.
20:32:01 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:01 INFO  : Context for 'APU' is selected.
20:32:01 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:32:01 INFO  : 'ps7_init' command is executed.
20:32:01 INFO  : 'ps7_post_config' command is executed.
20:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:02 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:02 INFO  : Memory regions updated for context APU
20:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:02 INFO  : 'con' command is executed.
20:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:02 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:33:00 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:34:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:34:27 INFO  : Disconnected from the channel tcfchan#23.
20:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:28 INFO  : 'jtag frequency' command is executed.
20:34:28 INFO  : Context for 'APU' is selected.
20:34:28 INFO  : System reset is completed.
20:34:31 INFO  : 'after 3000' command is executed.
20:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:34:35 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:34:35 INFO  : Context for 'APU' is selected.
20:34:35 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:35 INFO  : Context for 'APU' is selected.
20:34:35 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:34:35 INFO  : 'ps7_init' command is executed.
20:34:35 INFO  : 'ps7_post_config' command is executed.
20:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:36 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:36 INFO  : Memory regions updated for context APU
20:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:36 INFO  : 'con' command is executed.
20:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:36 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:35:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:36:03 INFO  : Disconnected from the channel tcfchan#26.
20:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:36:04 INFO  : 'jtag frequency' command is executed.
20:36:04 INFO  : Context for 'APU' is selected.
20:36:05 INFO  : System reset is completed.
20:36:08 INFO  : 'after 3000' command is executed.
20:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:36:11 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:36:11 INFO  : Context for 'APU' is selected.
20:36:11 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:11 INFO  : Context for 'APU' is selected.
20:36:11 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:36:11 INFO  : 'ps7_init' command is executed.
20:36:11 INFO  : 'ps7_post_config' command is executed.
20:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:12 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:12 INFO  : Memory regions updated for context APU
20:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:12 INFO  : 'con' command is executed.
20:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:12 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:37:16 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:37:29 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:37:33 INFO  : Disconnected from the channel tcfchan#28.
20:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:37:34 INFO  : 'jtag frequency' command is executed.
20:37:34 INFO  : Context for 'APU' is selected.
20:37:34 INFO  : System reset is completed.
20:37:37 INFO  : 'after 3000' command is executed.
20:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:37:41 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:37:41 INFO  : Context for 'APU' is selected.
20:37:41 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:41 INFO  : Context for 'APU' is selected.
20:37:41 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:37:41 INFO  : 'ps7_init' command is executed.
20:37:41 INFO  : 'ps7_post_config' command is executed.
20:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:41 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:42 INFO  : Memory regions updated for context APU
20:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:42 INFO  : 'con' command is executed.
20:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:42 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:38:05 INFO  : Disconnected from the channel tcfchan#31.
20:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:38:07 INFO  : 'jtag frequency' command is executed.
20:38:07 INFO  : Context for 'APU' is selected.
20:38:07 INFO  : System reset is completed.
20:38:10 INFO  : 'after 3000' command is executed.
20:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:38:13 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:38:13 INFO  : Context for 'APU' is selected.
20:38:13 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:13 INFO  : Context for 'APU' is selected.
20:38:13 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:38:14 INFO  : 'ps7_init' command is executed.
20:38:14 INFO  : 'ps7_post_config' command is executed.
20:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:14 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:14 INFO  : Memory regions updated for context APU
20:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:14 INFO  : 'con' command is executed.
20:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:14 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:38:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:39:05 INFO  : Disconnected from the channel tcfchan#32.
20:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:39:06 INFO  : 'jtag frequency' command is executed.
20:39:06 INFO  : Context for 'APU' is selected.
20:39:06 INFO  : System reset is completed.
20:39:09 INFO  : 'after 3000' command is executed.
20:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:39:13 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:39:13 INFO  : Context for 'APU' is selected.
20:39:13 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:13 INFO  : Context for 'APU' is selected.
20:39:13 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:39:13 INFO  : 'ps7_init' command is executed.
20:39:13 INFO  : 'ps7_post_config' command is executed.
20:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:13 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:13 INFO  : Memory regions updated for context APU
20:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:14 INFO  : 'con' command is executed.
20:39:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:39:14 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:43:18 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
20:43:26 INFO  : Disconnected from the channel tcfchan#34.
20:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:43:28 INFO  : 'jtag frequency' command is executed.
20:43:28 INFO  : Context for 'APU' is selected.
20:43:28 INFO  : System reset is completed.
20:43:31 INFO  : 'after 3000' command is executed.
20:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:43:34 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:43:34 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:34 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:43:34 INFO  : 'ps7_init' command is executed.
20:43:34 INFO  : 'ps7_post_config' command is executed.
20:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:35 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:35 INFO  : Memory regions updated for context APU
20:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:35 INFO  : 'con' command is executed.
20:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:43:35 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:45:04 INFO  : Disconnected from the channel tcfchan#36.
20:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:45:06 INFO  : 'jtag frequency' command is executed.
20:45:06 INFO  : Context for 'APU' is selected.
20:45:06 INFO  : System reset is completed.
20:45:09 INFO  : 'after 3000' command is executed.
20:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:45:12 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:45:12 INFO  : Context for 'APU' is selected.
20:45:12 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:12 INFO  : Context for 'APU' is selected.
20:45:12 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:45:12 INFO  : 'ps7_init' command is executed.
20:45:12 INFO  : 'ps7_post_config' command is executed.
20:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:13 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:13 INFO  : Memory regions updated for context APU
20:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:13 INFO  : 'con' command is executed.
20:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:13 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
20:52:21 INFO  : Disconnected from the channel tcfchan#37.
20:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:52:22 INFO  : 'jtag frequency' command is executed.
20:52:22 INFO  : Context for 'APU' is selected.
20:52:22 INFO  : System reset is completed.
20:52:25 INFO  : 'after 3000' command is executed.
20:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:52:29 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
20:52:29 INFO  : Context for 'APU' is selected.
20:52:29 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
20:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:29 INFO  : Context for 'APU' is selected.
20:52:29 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
20:52:29 INFO  : 'ps7_init' command is executed.
20:52:29 INFO  : 'ps7_post_config' command is executed.
20:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:29 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:30 INFO  : Memory regions updated for context APU
20:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:30 INFO  : 'con' command is executed.
20:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:30 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:04:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:04:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:05:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:05:28 INFO  : Disconnected from the channel tcfchan#38.
21:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:05:30 INFO  : 'jtag frequency' command is executed.
21:05:30 INFO  : Context for 'APU' is selected.
21:05:30 INFO  : System reset is completed.
21:05:33 INFO  : 'after 3000' command is executed.
21:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:05:36 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:05:36 INFO  : Context for 'APU' is selected.
21:05:36 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:36 INFO  : Context for 'APU' is selected.
21:05:36 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:05:37 INFO  : 'ps7_init' command is executed.
21:05:37 INFO  : 'ps7_post_config' command is executed.
21:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:37 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:37 INFO  : Memory regions updated for context APU
21:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:37 INFO  : 'con' command is executed.
21:05:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:37 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:06:50 INFO  : Disconnected from the channel tcfchan#41.
21:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:51 INFO  : 'jtag frequency' command is executed.
21:06:51 INFO  : Context for 'APU' is selected.
21:06:51 INFO  : System reset is completed.
21:06:54 INFO  : 'after 3000' command is executed.
21:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:06:58 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:06:58 INFO  : Context for 'APU' is selected.
21:06:58 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:58 INFO  : Context for 'APU' is selected.
21:06:58 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:06:58 INFO  : 'ps7_init' command is executed.
21:06:58 INFO  : 'ps7_post_config' command is executed.
21:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:59 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:59 INFO  : Memory regions updated for context APU
21:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:59 INFO  : 'con' command is executed.
21:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:59 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:08:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
21:08:31 INFO  : Disconnected from the channel tcfchan#42.
21:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:08:32 INFO  : 'jtag frequency' command is executed.
21:08:32 INFO  : Context for 'APU' is selected.
21:08:32 INFO  : System reset is completed.
21:08:35 INFO  : 'after 3000' command is executed.
21:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:08:39 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
21:08:39 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
21:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:39 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
21:08:39 INFO  : 'ps7_init' command is executed.
21:08:39 INFO  : 'ps7_post_config' command is executed.
21:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:39 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:40 INFO  : Memory regions updated for context APU
21:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : 'con' command is executed.
21:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
21:09:03 INFO  : Disconnected from the channel tcfchan#44.
08:11:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
08:11:39 INFO  : XSCT server has started successfully.
08:11:39 INFO  : plnx-install-location is set to ''
08:11:39 INFO  : Successfully done setting XSCT server connection channel  
08:11:39 INFO  : Successfully done setting workspace for the tool. 
08:11:41 INFO  : Registering command handlers for Vitis TCF services
08:11:41 INFO  : Successfully done query RDI_DATADIR 
08:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:41:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:41:58 INFO  : 'jtag frequency' command is executed.
08:41:58 INFO  : Context for 'APU' is selected.
08:41:58 INFO  : System reset is completed.
08:42:01 INFO  : 'after 3000' command is executed.
08:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:42:05 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:42:05 INFO  : Context for 'APU' is selected.
08:42:05 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
08:42:05 INFO  : Context for 'APU' is selected.
08:42:05 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:42:05 INFO  : 'ps7_init' command is executed.
08:42:05 INFO  : 'ps7_post_config' command is executed.
08:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:06 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
08:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:42:06 INFO  : Memory regions updated for context APU
08:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:06 INFO  : 'con' command is executed.
08:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:42:06 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:42:27 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:42:57 INFO  : Disconnected from the channel tcfchan#1.
08:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:42:58 INFO  : 'jtag frequency' command is executed.
08:42:58 INFO  : Context for 'APU' is selected.
08:42:58 INFO  : System reset is completed.
08:43:01 INFO  : 'after 3000' command is executed.
08:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:43:05 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:43:05 INFO  : Context for 'APU' is selected.
08:43:06 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:06 INFO  : Context for 'APU' is selected.
08:43:06 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:43:06 INFO  : 'ps7_init' command is executed.
08:43:06 INFO  : 'ps7_post_config' command is executed.
08:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:07 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
08:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:43:07 INFO  : Memory regions updated for context APU
08:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:07 INFO  : 'con' command is executed.
08:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:43:07 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:44:02 INFO  : Disconnected from the channel tcfchan#3.
08:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:44:03 INFO  : 'jtag frequency' command is executed.
08:44:03 INFO  : Context for 'APU' is selected.
08:44:04 INFO  : System reset is completed.
08:44:07 INFO  : 'after 3000' command is executed.
08:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:44:10 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:44:10 INFO  : Context for 'APU' is selected.
08:44:12 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:12 INFO  : Context for 'APU' is selected.
08:44:12 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:44:12 INFO  : 'ps7_init' command is executed.
08:44:12 INFO  : 'ps7_post_config' command is executed.
08:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:13 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:13 INFO  : Memory regions updated for context APU
08:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:13 INFO  : 'con' command is executed.
08:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:44:13 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:44:41 INFO  : Disconnected from the channel tcfchan#4.
08:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:44:42 INFO  : 'jtag frequency' command is executed.
08:44:42 INFO  : Context for 'APU' is selected.
08:44:42 INFO  : System reset is completed.
08:44:45 INFO  : 'after 3000' command is executed.
08:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:44:48 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:44:48 INFO  : Context for 'APU' is selected.
08:44:50 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:50 INFO  : Context for 'APU' is selected.
08:44:50 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:44:50 INFO  : 'ps7_init' command is executed.
08:44:50 INFO  : 'ps7_post_config' command is executed.
08:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:51 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:51 INFO  : Memory regions updated for context APU
08:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:51 INFO  : 'con' command is executed.
08:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:44:51 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:45:45 INFO  : Disconnected from the channel tcfchan#5.
08:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:45:46 INFO  : 'jtag frequency' command is executed.
08:45:46 INFO  : Context for 'APU' is selected.
08:45:47 INFO  : System reset is completed.
08:45:50 INFO  : 'after 3000' command is executed.
08:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:45:53 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:45:53 INFO  : Context for 'APU' is selected.
08:45:54 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:54 INFO  : Context for 'APU' is selected.
08:45:54 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:45:55 INFO  : 'ps7_init' command is executed.
08:45:55 INFO  : 'ps7_post_config' command is executed.
08:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:55 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:55 INFO  : Memory regions updated for context APU
08:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:55 INFO  : 'con' command is executed.
08:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:45:55 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:46:55 INFO  : Disconnected from the channel tcfchan#6.
08:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:46:56 INFO  : 'jtag frequency' command is executed.
08:46:56 INFO  : Context for 'APU' is selected.
08:46:56 INFO  : System reset is completed.
08:46:59 INFO  : 'after 3000' command is executed.
08:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:47:03 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:47:03 INFO  : Context for 'APU' is selected.
08:47:05 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:05 INFO  : Context for 'APU' is selected.
08:47:05 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:47:05 INFO  : 'ps7_init' command is executed.
08:47:05 INFO  : 'ps7_post_config' command is executed.
08:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:05 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:05 INFO  : Memory regions updated for context APU
08:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:05 INFO  : 'con' command is executed.
08:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:47:05 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:48:59 INFO  : Disconnected from the channel tcfchan#7.
08:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:49:00 INFO  : 'jtag frequency' command is executed.
08:49:00 INFO  : Context for 'APU' is selected.
08:49:00 INFO  : System reset is completed.
08:49:03 INFO  : 'after 3000' command is executed.
08:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:49:07 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:49:07 INFO  : Context for 'APU' is selected.
08:49:08 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:08 INFO  : Context for 'APU' is selected.
08:49:08 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:49:08 INFO  : 'ps7_init' command is executed.
08:49:08 INFO  : 'ps7_post_config' command is executed.
08:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:09 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:09 INFO  : Memory regions updated for context APU
08:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:09 INFO  : 'con' command is executed.
08:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:49:09 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:49:40 INFO  : Disconnected from the channel tcfchan#8.
08:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:49:41 INFO  : 'jtag frequency' command is executed.
08:49:41 INFO  : Context for 'APU' is selected.
08:49:41 INFO  : System reset is completed.
08:49:44 INFO  : 'after 3000' command is executed.
08:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:49:47 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:49:47 INFO  : Context for 'APU' is selected.
08:49:49 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:49 INFO  : Context for 'APU' is selected.
08:49:49 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:49:49 INFO  : 'ps7_init' command is executed.
08:49:49 INFO  : 'ps7_post_config' command is executed.
08:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:50 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:50 INFO  : Memory regions updated for context APU
08:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:50 INFO  : 'con' command is executed.
08:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:49:50 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:51:55 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:52:05 INFO  : Disconnected from the channel tcfchan#9.
08:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:52:07 INFO  : 'jtag frequency' command is executed.
08:52:07 INFO  : Context for 'APU' is selected.
08:52:07 INFO  : System reset is completed.
08:52:10 INFO  : 'after 3000' command is executed.
08:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:52:13 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:52:13 INFO  : Context for 'APU' is selected.
08:52:15 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:15 INFO  : Context for 'APU' is selected.
08:52:15 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:52:15 INFO  : 'ps7_init' command is executed.
08:52:15 INFO  : 'ps7_post_config' command is executed.
08:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:15 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:15 INFO  : Memory regions updated for context APU
08:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:15 INFO  : 'con' command is executed.
08:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:15 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:53:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
08:53:37 INFO  : Disconnected from the channel tcfchan#11.
08:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:53:38 INFO  : 'jtag frequency' command is executed.
08:53:38 INFO  : Context for 'APU' is selected.
08:53:38 INFO  : System reset is completed.
08:53:41 INFO  : 'after 3000' command is executed.
08:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:53:44 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:53:44 INFO  : Context for 'APU' is selected.
08:53:46 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:46 INFO  : Context for 'APU' is selected.
08:53:46 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:53:46 INFO  : 'ps7_init' command is executed.
08:53:46 INFO  : 'ps7_post_config' command is executed.
08:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:47 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:47 INFO  : Memory regions updated for context APU
08:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:47 INFO  : 'con' command is executed.
08:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:53:47 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
08:54:49 INFO  : Disconnected from the channel tcfchan#13.
08:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:54:50 INFO  : 'jtag frequency' command is executed.
08:54:50 INFO  : Context for 'APU' is selected.
08:54:50 INFO  : System reset is completed.
08:54:53 INFO  : 'after 3000' command is executed.
08:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:54:56 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
08:54:56 INFO  : Context for 'APU' is selected.
08:54:58 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
08:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:58 INFO  : Context for 'APU' is selected.
08:54:58 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
08:54:58 INFO  : 'ps7_init' command is executed.
08:54:58 INFO  : 'ps7_post_config' command is executed.
08:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:59 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

08:54:59 INFO  : Memory regions updated for context APU
08:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:59 INFO  : 'con' command is executed.
08:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:54:59 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:20:01 INFO  : Disconnected from the channel tcfchan#14.
09:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:20:02 INFO  : 'jtag frequency' command is executed.
09:20:02 INFO  : Context for 'APU' is selected.
09:20:02 INFO  : System reset is completed.
09:20:05 INFO  : 'after 3000' command is executed.
09:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:20:08 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
09:20:08 INFO  : Context for 'APU' is selected.
09:20:10 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:10 INFO  : Context for 'APU' is selected.
09:20:10 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:20:10 INFO  : 'ps7_init' command is executed.
09:20:10 INFO  : 'ps7_post_config' command is executed.
09:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:10 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:11 INFO  : Memory regions updated for context APU
09:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:11 INFO  : 'con' command is executed.
09:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:20:11 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:29:33 INFO  : Successfully done sdx_reload_mss "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:29:34 INFO  : Successfully done sdx_reload_mss "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:29:48 INFO  : Successfully done sdx_reload_mss "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:29:48 INFO  : No changes in MSS file content so sources will not be generated.
09:36:19 INFO  : Successfully done sdx_reload_mss "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:36:19 INFO  : No changes in MSS file content so sources will not be generated.
09:53:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:53:56 INFO  : Disconnected from the channel tcfchan#15.
09:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:53:57 INFO  : 'jtag frequency' command is executed.
09:53:57 INFO  : Context for 'APU' is selected.
09:53:57 INFO  : System reset is completed.
09:54:00 INFO  : 'after 3000' command is executed.
09:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:54:04 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
09:54:04 INFO  : Context for 'APU' is selected.
09:54:05 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:05 INFO  : Context for 'APU' is selected.
09:54:05 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:54:06 INFO  : 'ps7_init' command is executed.
09:54:06 INFO  : 'ps7_post_config' command is executed.
09:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:06 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:06 INFO  : Memory regions updated for context APU
09:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:06 INFO  : 'con' command is executed.
09:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:06 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:54:19 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:54:27 INFO  : Disconnected from the channel tcfchan#18.
09:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:54:28 INFO  : 'jtag frequency' command is executed.
09:54:29 INFO  : Context for 'APU' is selected.
09:54:29 INFO  : System reset is completed.
09:54:32 INFO  : 'after 3000' command is executed.
09:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:54:35 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
09:54:35 INFO  : Context for 'APU' is selected.
09:54:35 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:35 INFO  : Context for 'APU' is selected.
09:54:35 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:54:35 INFO  : 'ps7_init' command is executed.
09:54:35 INFO  : 'ps7_post_config' command is executed.
09:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:36 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:36 INFO  : Memory regions updated for context APU
09:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:36 INFO  : 'con' command is executed.
09:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:36 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:55:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:55:40 INFO  : Disconnected from the channel tcfchan#20.
09:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:55:41 INFO  : 'jtag frequency' command is executed.
09:55:41 INFO  : Context for 'APU' is selected.
09:55:41 INFO  : System reset is completed.
09:55:44 INFO  : 'after 3000' command is executed.
09:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:55:47 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
09:55:47 INFO  : Context for 'APU' is selected.
09:55:47 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:47 INFO  : Context for 'APU' is selected.
09:55:47 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:55:48 INFO  : 'ps7_init' command is executed.
09:55:48 INFO  : 'ps7_post_config' command is executed.
09:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:48 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:48 INFO  : Memory regions updated for context APU
09:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:48 INFO  : 'con' command is executed.
09:55:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:48 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:56:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:56:26 INFO  : Disconnected from the channel tcfchan#22.
09:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:56:27 INFO  : 'jtag frequency' command is executed.
09:56:27 INFO  : Context for 'APU' is selected.
09:56:27 INFO  : System reset is completed.
09:56:30 INFO  : 'after 3000' command is executed.
09:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:56:33 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
09:56:33 INFO  : Context for 'APU' is selected.
09:56:33 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
09:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:33 INFO  : Context for 'APU' is selected.
09:56:33 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
09:56:34 INFO  : 'ps7_init' command is executed.
09:56:34 INFO  : 'ps7_post_config' command is executed.
09:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:34 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:34 INFO  : Memory regions updated for context APU
09:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:34 INFO  : 'con' command is executed.
09:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:56:34 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
09:58:11 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:55:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:55:38 INFO  : Disconnected from the channel tcfchan#24.
10:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:55:39 INFO  : 'jtag frequency' command is executed.
10:55:39 INFO  : Context for 'APU' is selected.
10:55:39 INFO  : System reset is completed.
10:55:42 INFO  : 'after 3000' command is executed.
10:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:55:45 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:55:46 INFO  : Context for 'APU' is selected.
10:55:46 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:46 INFO  : Context for 'APU' is selected.
10:55:46 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:55:46 INFO  : 'ps7_init' command is executed.
10:55:46 INFO  : 'ps7_post_config' command is executed.
10:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:46 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:46 INFO  : Memory regions updated for context APU
10:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:46 INFO  : 'con' command is executed.
10:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:46 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:59:24 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:59:30 INFO  : Disconnected from the channel tcfchan#27.
10:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:59:31 INFO  : 'jtag frequency' command is executed.
10:59:31 INFO  : Context for 'APU' is selected.
10:59:32 INFO  : System reset is completed.
10:59:35 INFO  : 'after 3000' command is executed.
10:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:59:38 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:59:38 INFO  : Context for 'APU' is selected.
10:59:38 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:38 INFO  : Context for 'APU' is selected.
10:59:38 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:59:38 INFO  : 'ps7_init' command is executed.
10:59:38 INFO  : 'ps7_post_config' command is executed.
10:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:39 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:39 INFO  : Memory regions updated for context APU
10:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:39 INFO  : 'con' command is executed.
10:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:59:39 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:00:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:01:05 INFO  : Disconnected from the channel tcfchan#29.
11:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:01:06 INFO  : 'jtag frequency' command is executed.
11:01:06 INFO  : Context for 'APU' is selected.
11:01:06 INFO  : System reset is completed.
11:01:09 INFO  : 'after 3000' command is executed.
11:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:01:13 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:01:13 INFO  : Context for 'APU' is selected.
11:01:13 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:13 INFO  : Context for 'APU' is selected.
11:01:13 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:01:13 INFO  : 'ps7_init' command is executed.
11:01:13 INFO  : 'ps7_post_config' command is executed.
11:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:13 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:14 INFO  : Memory regions updated for context APU
11:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:14 INFO  : 'con' command is executed.
11:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:14 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:01:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:02:02 INFO  : Disconnected from the channel tcfchan#31.
11:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:02:03 INFO  : 'jtag frequency' command is executed.
11:02:03 INFO  : Context for 'APU' is selected.
11:02:03 INFO  : System reset is completed.
11:02:06 INFO  : 'after 3000' command is executed.
11:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:02:10 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:02:10 INFO  : 'ps7_init' command is executed.
11:02:10 INFO  : 'ps7_post_config' command is executed.
11:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:11 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:11 INFO  : Memory regions updated for context APU
11:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:11 INFO  : 'con' command is executed.
11:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:11 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:03:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:03:51 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:03:56 INFO  : Disconnected from the channel tcfchan#33.
11:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:03:58 INFO  : 'jtag frequency' command is executed.
11:03:58 INFO  : Context for 'APU' is selected.
11:03:58 INFO  : System reset is completed.
11:04:01 INFO  : 'after 3000' command is executed.
11:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:04:04 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:04:04 INFO  : Context for 'APU' is selected.
11:04:04 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:04 INFO  : Context for 'APU' is selected.
11:04:04 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:04:04 INFO  : 'ps7_init' command is executed.
11:04:04 INFO  : 'ps7_post_config' command is executed.
11:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:05 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:05 INFO  : Memory regions updated for context APU
11:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:05 INFO  : 'con' command is executed.
11:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:05 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:04:38 INFO  : Disconnected from the channel tcfchan#36.
11:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:04:39 INFO  : 'jtag frequency' command is executed.
11:04:39 INFO  : Context for 'APU' is selected.
11:04:39 INFO  : System reset is completed.
11:04:42 INFO  : 'after 3000' command is executed.
11:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:04:46 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:04:46 INFO  : Context for 'APU' is selected.
11:04:46 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:46 INFO  : Context for 'APU' is selected.
11:04:46 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:04:46 INFO  : 'ps7_init' command is executed.
11:04:46 INFO  : 'ps7_post_config' command is executed.
11:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:47 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:47 INFO  : Memory regions updated for context APU
11:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:47 INFO  : 'con' command is executed.
11:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:47 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:07:11 INFO  : Disconnected from the channel tcfchan#37.
11:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:07:12 INFO  : 'jtag frequency' command is executed.
11:07:12 INFO  : Context for 'APU' is selected.
11:07:12 INFO  : System reset is completed.
11:07:15 INFO  : 'after 3000' command is executed.
11:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:07:19 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:07:19 INFO  : Context for 'APU' is selected.
11:07:19 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:19 INFO  : Context for 'APU' is selected.
11:07:19 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:07:19 INFO  : 'ps7_init' command is executed.
11:07:19 INFO  : 'ps7_post_config' command is executed.
11:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:19 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:19 INFO  : Memory regions updated for context APU
11:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:19 INFO  : 'con' command is executed.
11:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:19 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:07:43 INFO  : Disconnected from the channel tcfchan#38.
11:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:07:44 INFO  : 'jtag frequency' command is executed.
11:07:44 INFO  : Context for 'APU' is selected.
11:07:44 INFO  : System reset is completed.
11:07:47 INFO  : 'after 3000' command is executed.
11:07:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:07:50 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:07:51 INFO  : Context for 'APU' is selected.
11:07:51 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:51 INFO  : Context for 'APU' is selected.
11:07:51 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:07:51 INFO  : 'ps7_init' command is executed.
11:07:51 INFO  : 'ps7_post_config' command is executed.
11:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:51 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:51 INFO  : Memory regions updated for context APU
11:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:51 INFO  : 'con' command is executed.
11:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:51 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:09:32 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
11:09:43 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:09:46 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:09:46 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
11:09:46 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
11:09:46 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:09:51 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
11:10:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:10:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:10:20 INFO  : Disconnected from the channel tcfchan#39.
11:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:10:21 INFO  : 'jtag frequency' command is executed.
11:10:21 INFO  : Context for 'APU' is selected.
11:10:21 INFO  : System reset is completed.
11:10:24 INFO  : 'after 3000' command is executed.
11:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:10:27 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:10:27 INFO  : Context for 'APU' is selected.
11:10:27 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:27 INFO  : Context for 'APU' is selected.
11:10:27 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:10:28 INFO  : 'ps7_init' command is executed.
11:10:28 INFO  : 'ps7_post_config' command is executed.
11:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:28 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:28 INFO  : Memory regions updated for context APU
11:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:28 INFO  : 'con' command is executed.
11:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:10:28 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:12:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:13:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:13:17 INFO  : Disconnected from the channel tcfchan#44.
11:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:13:18 INFO  : 'jtag frequency' command is executed.
11:13:18 INFO  : Context for 'APU' is selected.
11:13:19 INFO  : System reset is completed.
11:13:22 INFO  : 'after 3000' command is executed.
11:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:13:25 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:13:25 INFO  : Context for 'APU' is selected.
11:13:25 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:25 INFO  : Context for 'APU' is selected.
11:13:25 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:13:25 INFO  : 'ps7_init' command is executed.
11:13:25 INFO  : 'ps7_post_config' command is executed.
11:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:26 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:26 INFO  : Memory regions updated for context APU
11:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:26 INFO  : 'con' command is executed.
11:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:26 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:18:13 INFO  : Disconnected from the channel tcfchan#47.
11:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:18:14 INFO  : 'jtag frequency' command is executed.
11:18:14 INFO  : Context for 'APU' is selected.
11:18:14 INFO  : System reset is completed.
11:18:17 INFO  : 'after 3000' command is executed.
11:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:18:21 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:18:21 INFO  : Context for 'APU' is selected.
11:18:21 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:18:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:21 INFO  : Context for 'APU' is selected.
11:18:21 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:18:21 INFO  : 'ps7_init' command is executed.
11:18:21 INFO  : 'ps7_post_config' command is executed.
11:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:21 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:21 INFO  : Memory regions updated for context APU
11:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:22 INFO  : 'con' command is executed.
11:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:22 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:18:59 INFO  : Disconnected from the channel tcfchan#48.
11:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:19:00 INFO  : 'jtag frequency' command is executed.
11:19:00 INFO  : Context for 'APU' is selected.
11:19:01 INFO  : System reset is completed.
11:19:04 INFO  : 'after 3000' command is executed.
11:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:19:07 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:19:07 INFO  : Context for 'APU' is selected.
11:19:07 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:07 INFO  : Context for 'APU' is selected.
11:19:07 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:19:07 INFO  : 'ps7_init' command is executed.
11:19:07 INFO  : 'ps7_post_config' command is executed.
11:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:08 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:08 INFO  : Memory regions updated for context APU
11:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:08 INFO  : 'con' command is executed.
11:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:19:08 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:20:09 INFO  : Disconnected from the channel tcfchan#49.
11:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:20:10 INFO  : 'jtag frequency' command is executed.
11:20:10 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : System reset is completed.
11:20:13 INFO  : 'after 3000' command is executed.
11:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:20:17 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:20:17 INFO  : Context for 'APU' is selected.
11:20:17 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:17 INFO  : Context for 'APU' is selected.
11:20:17 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:20:17 INFO  : 'ps7_init' command is executed.
11:20:17 INFO  : 'ps7_post_config' command is executed.
11:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:17 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:17 INFO  : Memory regions updated for context APU
11:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:17 INFO  : 'con' command is executed.
11:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:17 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:22:29 INFO  : Disconnected from the channel tcfchan#50.
11:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:22:31 INFO  : 'jtag frequency' command is executed.
11:22:31 INFO  : Context for 'APU' is selected.
11:22:31 INFO  : System reset is completed.
11:22:34 INFO  : 'after 3000' command is executed.
11:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:22:37 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:22:37 INFO  : Context for 'APU' is selected.
11:22:37 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:22:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:37 INFO  : Context for 'APU' is selected.
11:22:37 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:22:38 INFO  : 'ps7_init' command is executed.
11:22:38 INFO  : 'ps7_post_config' command is executed.
11:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:38 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:38 INFO  : Memory regions updated for context APU
11:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:38 INFO  : 'con' command is executed.
11:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:22:38 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:25:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:25:55 INFO  : Disconnected from the channel tcfchan#51.
11:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:25:57 INFO  : 'jtag frequency' command is executed.
11:25:57 INFO  : Context for 'APU' is selected.
11:25:57 INFO  : System reset is completed.
11:26:00 INFO  : 'after 3000' command is executed.
11:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:26:03 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:26:03 INFO  : Context for 'APU' is selected.
11:26:03 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:03 INFO  : Context for 'APU' is selected.
11:26:03 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:26:04 INFO  : 'ps7_init' command is executed.
11:26:04 INFO  : 'ps7_post_config' command is executed.
11:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:04 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:04 INFO  : Memory regions updated for context APU
11:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:04 INFO  : 'con' command is executed.
11:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:04 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:34:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:34:59 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:35:03 INFO  : Disconnected from the channel tcfchan#53.
11:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:35:04 INFO  : 'jtag frequency' command is executed.
11:35:04 INFO  : Context for 'APU' is selected.
11:35:04 INFO  : System reset is completed.
11:35:07 INFO  : 'after 3000' command is executed.
11:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:35:10 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:35:10 INFO  : Context for 'APU' is selected.
11:35:10 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:10 INFO  : Context for 'APU' is selected.
11:35:10 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:35:11 INFO  : 'ps7_init' command is executed.
11:35:11 INFO  : 'ps7_post_config' command is executed.
11:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:11 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:11 INFO  : Memory regions updated for context APU
11:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:11 INFO  : 'con' command is executed.
11:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:11 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:44:35 INFO  : Disconnected from the channel tcfchan#56.
11:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:44:36 INFO  : 'jtag frequency' command is executed.
11:44:36 INFO  : Context for 'APU' is selected.
11:44:36 INFO  : System reset is completed.
11:44:39 INFO  : 'after 3000' command is executed.
11:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:44:43 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:44:43 INFO  : Context for 'APU' is selected.
11:44:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:43 INFO  : Context for 'APU' is selected.
11:44:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:44:43 INFO  : 'ps7_init' command is executed.
11:44:43 INFO  : 'ps7_post_config' command is executed.
11:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:44 INFO  : Memory regions updated for context APU
11:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:44 INFO  : 'con' command is executed.
11:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:46:03 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:46:21 INFO  : Disconnected from the channel tcfchan#57.
11:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:46:22 INFO  : 'jtag frequency' command is executed.
11:46:22 INFO  : Context for 'APU' is selected.
11:46:22 INFO  : System reset is completed.
11:46:25 INFO  : 'after 3000' command is executed.
11:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:46:29 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:46:29 INFO  : Context for 'APU' is selected.
11:46:29 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:29 INFO  : Context for 'APU' is selected.
11:46:29 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:46:29 INFO  : 'ps7_init' command is executed.
11:46:29 INFO  : 'ps7_post_config' command is executed.
11:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:29 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:29 INFO  : Memory regions updated for context APU
11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : 'con' command is executed.
11:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:30 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:53:27 INFO  : Disconnected from the channel tcfchan#59.
11:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:53:28 INFO  : 'jtag frequency' command is executed.
11:53:28 INFO  : Context for 'APU' is selected.
11:53:28 INFO  : System reset is completed.
11:53:31 INFO  : 'after 3000' command is executed.
11:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:53:35 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:53:35 INFO  : Context for 'APU' is selected.
11:53:35 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:35 INFO  : Context for 'APU' is selected.
11:53:35 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:53:35 INFO  : 'ps7_init' command is executed.
11:53:35 INFO  : 'ps7_post_config' command is executed.
11:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:36 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:36 INFO  : Memory regions updated for context APU
11:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:36 INFO  : 'con' command is executed.
11:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:36 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:02:35 INFO  : Disconnected from the channel tcfchan#60.
12:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:02:36 INFO  : 'jtag frequency' command is executed.
12:02:36 INFO  : Context for 'APU' is selected.
12:02:36 INFO  : System reset is completed.
12:02:39 INFO  : 'after 3000' command is executed.
12:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:02:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:02:42 INFO  : Context for 'APU' is selected.
12:02:42 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:42 INFO  : Context for 'APU' is selected.
12:02:42 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:02:43 INFO  : 'ps7_init' command is executed.
12:02:43 INFO  : 'ps7_post_config' command is executed.
12:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:43 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:43 INFO  : Memory regions updated for context APU
12:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:43 INFO  : 'con' command is executed.
12:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:43 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:02:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:06:21 INFO  : Disconnected from the channel tcfchan#61.
12:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:06:22 INFO  : 'jtag frequency' command is executed.
12:06:22 INFO  : Context for 'APU' is selected.
12:06:22 INFO  : System reset is completed.
12:06:25 INFO  : 'after 3000' command is executed.
12:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:06:29 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:06:29 INFO  : Context for 'APU' is selected.
12:06:29 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:29 INFO  : Context for 'APU' is selected.
12:06:29 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:06:29 INFO  : 'ps7_init' command is executed.
12:06:29 INFO  : 'ps7_post_config' command is executed.
12:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:30 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:30 INFO  : Memory regions updated for context APU
12:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:30 INFO  : 'con' command is executed.
12:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:30 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:07:48 INFO  : Disconnected from the channel tcfchan#63.
12:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:07:49 INFO  : 'jtag frequency' command is executed.
12:07:49 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : System reset is completed.
12:07:52 INFO  : 'after 3000' command is executed.
12:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:07:55 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:07:55 INFO  : Context for 'APU' is selected.
12:07:55 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:55 INFO  : Context for 'APU' is selected.
12:07:55 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:07:56 INFO  : 'ps7_init' command is executed.
12:07:56 INFO  : 'ps7_post_config' command is executed.
12:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:56 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:56 INFO  : Memory regions updated for context APU
12:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:56 INFO  : 'con' command is executed.
12:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:56 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:08:39 INFO  : Disconnected from the channel tcfchan#64.
12:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:08:40 INFO  : 'jtag frequency' command is executed.
12:08:40 INFO  : Context for 'APU' is selected.
12:08:40 INFO  : System reset is completed.
12:08:43 INFO  : 'after 3000' command is executed.
12:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:08:46 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:08:46 INFO  : Context for 'APU' is selected.
12:08:46 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:46 INFO  : Context for 'APU' is selected.
12:08:46 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:08:47 INFO  : 'ps7_init' command is executed.
12:08:47 INFO  : 'ps7_post_config' command is executed.
12:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:47 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:47 INFO  : Memory regions updated for context APU
12:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:47 INFO  : 'con' command is executed.
12:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:47 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:10:03 INFO  : Disconnected from the channel tcfchan#65.
12:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:10:04 INFO  : 'jtag frequency' command is executed.
12:10:04 INFO  : Context for 'APU' is selected.
12:10:04 INFO  : System reset is completed.
12:10:07 INFO  : 'after 3000' command is executed.
12:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:10:11 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:10:11 INFO  : Context for 'APU' is selected.
12:10:11 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:11 INFO  : Context for 'APU' is selected.
12:10:11 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:10:11 INFO  : 'ps7_init' command is executed.
12:10:11 INFO  : 'ps7_post_config' command is executed.
12:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:11 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:12 INFO  : Memory regions updated for context APU
12:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:12 INFO  : 'con' command is executed.
12:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:12 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:12:43 INFO  : Disconnected from the channel tcfchan#66.
12:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:12:44 INFO  : 'jtag frequency' command is executed.
12:12:44 INFO  : Context for 'APU' is selected.
12:12:45 INFO  : System reset is completed.
12:12:48 INFO  : 'after 3000' command is executed.
12:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:12:51 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:12:51 INFO  : Context for 'APU' is selected.
12:12:51 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:12:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:51 INFO  : Context for 'APU' is selected.
12:12:51 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:12:51 INFO  : 'ps7_init' command is executed.
12:12:51 INFO  : 'ps7_post_config' command is executed.
12:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:52 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:52 INFO  : Memory regions updated for context APU
12:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:52 INFO  : 'con' command is executed.
12:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:52 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:13:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:13:50 INFO  : Disconnected from the channel tcfchan#67.
12:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:13:51 INFO  : 'jtag frequency' command is executed.
12:13:51 INFO  : Context for 'APU' is selected.
12:13:51 INFO  : System reset is completed.
12:13:54 INFO  : 'after 3000' command is executed.
12:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:13:58 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:13:58 INFO  : Context for 'APU' is selected.
12:13:58 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:58 INFO  : Context for 'APU' is selected.
12:13:58 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:13:58 INFO  : 'ps7_init' command is executed.
12:13:58 INFO  : 'ps7_post_config' command is executed.
12:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:59 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:59 INFO  : Memory regions updated for context APU
12:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:59 INFO  : 'con' command is executed.
12:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:59 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:17:10 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
13:17:32 INFO  : Disconnected from the channel tcfchan#69.
13:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:17:33 INFO  : 'jtag frequency' command is executed.
13:17:33 INFO  : Context for 'APU' is selected.
13:17:33 INFO  : System reset is completed.
13:17:36 INFO  : 'after 3000' command is executed.
13:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:17:39 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:17:39 INFO  : Context for 'APU' is selected.
13:17:39 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:39 INFO  : Context for 'APU' is selected.
13:17:39 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:17:40 INFO  : 'ps7_init' command is executed.
13:17:40 INFO  : 'ps7_post_config' command is executed.
13:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:40 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:40 INFO  : Memory regions updated for context APU
13:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:40 INFO  : 'con' command is executed.
13:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:17:40 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:18:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:18:49 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:18:49 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
13:18:49 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
13:18:49 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:18:53 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
13:18:58 INFO  : Disconnected from the channel tcfchan#70.
13:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:18:59 INFO  : 'jtag frequency' command is executed.
13:18:59 INFO  : Context for 'APU' is selected.
13:19:00 INFO  : System reset is completed.
13:19:03 INFO  : 'after 3000' command is executed.
13:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:19:06 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:19:06 INFO  : Context for 'APU' is selected.
13:19:06 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:06 INFO  : Context for 'APU' is selected.
13:19:06 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:19:06 INFO  : 'ps7_init' command is executed.
13:19:06 INFO  : 'ps7_post_config' command is executed.
13:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:07 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:07 INFO  : Memory regions updated for context APU
13:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:07 INFO  : 'con' command is executed.
13:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:07 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:19:36 INFO  : Disconnected from the channel tcfchan#73.
13:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:19:37 INFO  : 'jtag frequency' command is executed.
13:19:37 INFO  : Context for 'APU' is selected.
13:19:37 INFO  : System reset is completed.
13:19:40 INFO  : 'after 3000' command is executed.
13:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:19:43 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:19:44 INFO  : 'ps7_init' command is executed.
13:19:44 INFO  : 'ps7_post_config' command is executed.
13:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:44 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:44 INFO  : Memory regions updated for context APU
13:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:44 INFO  : 'con' command is executed.
13:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:44 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:19:52 INFO  : Disconnected from the channel tcfchan#74.
13:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:19:53 INFO  : 'jtag frequency' command is executed.
13:19:53 INFO  : Context for 'APU' is selected.
13:19:53 INFO  : System reset is completed.
13:19:56 INFO  : 'after 3000' command is executed.
13:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:20:00 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:20:00 INFO  : Context for 'APU' is selected.
13:20:00 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:00 INFO  : Context for 'APU' is selected.
13:20:00 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:20:00 INFO  : 'ps7_init' command is executed.
13:20:00 INFO  : 'ps7_post_config' command is executed.
13:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:00 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:00 INFO  : Memory regions updated for context APU
13:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:00 INFO  : 'con' command is executed.
13:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:00 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:24:47 INFO  : Disconnected from the channel tcfchan#75.
13:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:24:48 INFO  : 'jtag frequency' command is executed.
13:24:48 INFO  : Context for 'APU' is selected.
13:24:48 INFO  : System reset is completed.
13:24:51 INFO  : 'after 3000' command is executed.
13:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:24:55 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:24:55 INFO  : Context for 'APU' is selected.
13:24:55 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:55 INFO  : Context for 'APU' is selected.
13:24:55 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:24:55 INFO  : 'ps7_init' command is executed.
13:24:55 INFO  : 'ps7_post_config' command is executed.
13:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:55 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:56 INFO  : Memory regions updated for context APU
13:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:56 INFO  : 'con' command is executed.
13:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:56 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
13:29:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:29:29 INFO  : Disconnected from the channel tcfchan#76.
13:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:29:30 INFO  : 'jtag frequency' command is executed.
13:29:30 INFO  : Context for 'APU' is selected.
13:29:30 INFO  : System reset is completed.
13:29:33 INFO  : 'after 3000' command is executed.
13:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:29:37 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
13:29:37 INFO  : Context for 'APU' is selected.
13:29:37 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
13:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:37 INFO  : Context for 'APU' is selected.
13:29:37 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
13:29:37 INFO  : 'ps7_init' command is executed.
13:29:37 INFO  : 'ps7_post_config' command is executed.
13:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:37 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:37 INFO  : Memory regions updated for context APU
13:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:38 INFO  : 'con' command is executed.
13:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:38 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
15:02:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:02:52 INFO  : Disconnected from the channel tcfchan#78.
15:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:02:53 INFO  : 'jtag frequency' command is executed.
15:02:53 INFO  : Context for 'APU' is selected.
15:02:54 INFO  : System reset is completed.
15:02:57 INFO  : 'after 3000' command is executed.
15:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:03:00 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
15:03:00 INFO  : Context for 'APU' is selected.
15:03:00 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:00 INFO  : Context for 'APU' is selected.
15:03:00 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:03:00 INFO  : 'ps7_init' command is executed.
15:03:00 INFO  : 'ps7_post_config' command is executed.
15:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:01 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:01 INFO  : Memory regions updated for context APU
15:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:01 INFO  : 'con' command is executed.
15:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:01 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
15:04:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:21:50 INFO  : Disconnected from the channel tcfchan#80.
15:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:21:51 INFO  : 'jtag frequency' command is executed.
15:21:51 INFO  : Context for 'APU' is selected.
15:21:51 INFO  : System reset is completed.
15:21:54 INFO  : 'after 3000' command is executed.
15:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:21:57 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
15:21:57 INFO  : Context for 'APU' is selected.
15:21:57 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:57 INFO  : Context for 'APU' is selected.
15:21:57 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:21:58 INFO  : 'ps7_init' command is executed.
15:21:58 INFO  : 'ps7_post_config' command is executed.
15:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:58 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:58 INFO  : Memory regions updated for context APU
15:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:58 INFO  : 'con' command is executed.
15:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:58 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
15:28:23 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
15:29:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:29:35 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:29:35 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
15:29:35 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
15:29:35 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:29:40 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
15:29:46 INFO  : Disconnected from the channel tcfchan#82.
15:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:29:47 INFO  : 'jtag frequency' command is executed.
15:29:47 INFO  : Context for 'APU' is selected.
15:29:47 INFO  : System reset is completed.
15:29:50 INFO  : 'after 3000' command is executed.
15:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:29:53 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
15:29:53 INFO  : Context for 'APU' is selected.
15:29:53 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:53 INFO  : Context for 'APU' is selected.
15:29:53 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:29:54 INFO  : 'ps7_init' command is executed.
15:29:54 INFO  : 'ps7_post_config' command is executed.
15:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:54 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:54 INFO  : Memory regions updated for context APU
15:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:54 INFO  : 'con' command is executed.
15:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:54 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
15:31:31 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
15:31:35 INFO  : Disconnected from the channel tcfchan#85.
15:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:31:36 INFO  : 'jtag frequency' command is executed.
15:31:36 INFO  : Context for 'APU' is selected.
15:31:36 INFO  : System reset is completed.
15:31:39 INFO  : 'after 3000' command is executed.
15:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:31:42 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
15:31:42 INFO  : Context for 'APU' is selected.
15:31:43 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
15:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:43 INFO  : Context for 'APU' is selected.
15:31:43 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
15:31:43 INFO  : 'ps7_init' command is executed.
15:31:43 INFO  : 'ps7_post_config' command is executed.
15:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:43 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:43 INFO  : Memory regions updated for context APU
15:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:43 INFO  : 'con' command is executed.
15:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:43 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
15:49:27 INFO  : Disconnected from the channel tcfchan#87.
10:13:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
10:13:36 INFO  : XSCT server has started successfully.
10:13:36 INFO  : Successfully done setting XSCT server connection channel  
10:13:36 INFO  : plnx-install-location is set to ''
10:13:36 INFO  : Successfully done setting workspace for the tool. 
10:13:38 INFO  : Registering command handlers for Vitis TCF services
10:13:38 INFO  : Successfully done query RDI_DATADIR 
10:17:32 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:17:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:18:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:19:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:31:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
10:31:36 INFO  : XSCT server has started successfully.
10:31:36 INFO  : plnx-install-location is set to ''
10:31:36 INFO  : Successfully done setting XSCT server connection channel  
10:31:36 INFO  : Successfully done setting workspace for the tool. 
10:31:38 INFO  : Registering command handlers for Vitis TCF services
10:31:38 INFO  : Successfully done query RDI_DATADIR 
10:41:18 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
10:41:27 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:41:30 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:41:30 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
10:41:30 INFO  : The updated bitstream files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
10:41:30 INFO  : The file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:41:35 INFO  : The updated ps init files are copied from platform to folder 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
10:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:41:42 INFO  : 'jtag frequency' command is executed.
10:41:42 INFO  : Context for 'APU' is selected.
10:41:42 INFO  : System reset is completed.
10:41:45 INFO  : 'after 3000' command is executed.
10:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:41:48 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:41:48 INFO  : Context for 'APU' is selected.
10:41:48 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:48 INFO  : Context for 'APU' is selected.
10:41:48 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:41:49 INFO  : 'ps7_init' command is executed.
10:41:49 INFO  : 'ps7_post_config' command is executed.
10:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:49 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:49 INFO  : Memory regions updated for context APU
10:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:49 INFO  : 'con' command is executed.
10:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:49 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:44:47 INFO  : Disconnected from the channel tcfchan#3.
10:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:44:48 INFO  : 'jtag frequency' command is executed.
10:44:48 INFO  : Context for 'APU' is selected.
10:44:48 INFO  : System reset is completed.
10:44:51 INFO  : 'after 3000' command is executed.
10:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:44:54 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:44:54 INFO  : Context for 'APU' is selected.
10:44:54 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:54 INFO  : Context for 'APU' is selected.
10:44:54 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:44:55 INFO  : 'ps7_init' command is executed.
10:44:55 INFO  : 'ps7_post_config' command is executed.
10:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:55 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:55 INFO  : Memory regions updated for context APU
10:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:55 INFO  : 'con' command is executed.
10:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:55 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:45:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:45:53 INFO  : Disconnected from the channel tcfchan#4.
10:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:45:54 INFO  : 'jtag frequency' command is executed.
10:45:54 INFO  : Context for 'APU' is selected.
10:45:54 INFO  : System reset is completed.
10:45:57 INFO  : 'after 3000' command is executed.
10:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:46:00 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:46:00 INFO  : Context for 'APU' is selected.
10:46:00 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:46:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:00 INFO  : Context for 'APU' is selected.
10:46:00 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:46:01 INFO  : 'ps7_init' command is executed.
10:46:01 INFO  : 'ps7_post_config' command is executed.
10:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:01 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:01 INFO  : Memory regions updated for context APU
10:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:01 INFO  : 'con' command is executed.
10:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:01 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:46:43 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:46:49 INFO  : Disconnected from the channel tcfchan#6.
10:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:46:50 INFO  : 'jtag frequency' command is executed.
10:46:50 INFO  : Context for 'APU' is selected.
10:46:50 INFO  : System reset is completed.
10:46:53 INFO  : 'after 3000' command is executed.
10:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:46:57 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:46:57 INFO  : Context for 'APU' is selected.
10:46:57 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:57 INFO  : Context for 'APU' is selected.
10:46:57 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:46:57 INFO  : 'ps7_init' command is executed.
10:46:57 INFO  : 'ps7_post_config' command is executed.
10:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:57 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:57 INFO  : Memory regions updated for context APU
10:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:57 INFO  : 'con' command is executed.
10:46:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:57 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:48:48 INFO  : Disconnected from the channel tcfchan#8.
10:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:48:49 INFO  : 'jtag frequency' command is executed.
10:48:49 INFO  : Context for 'APU' is selected.
10:48:49 INFO  : System reset is completed.
10:48:52 INFO  : 'after 3000' command is executed.
10:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:48:55 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:48:55 INFO  : Context for 'APU' is selected.
10:48:55 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:55 INFO  : Context for 'APU' is selected.
10:48:55 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:48:56 INFO  : 'ps7_init' command is executed.
10:48:56 INFO  : 'ps7_post_config' command is executed.
10:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:56 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:56 INFO  : Memory regions updated for context APU
10:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:56 INFO  : 'con' command is executed.
10:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:56 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:51:01 INFO  : Disconnected from the channel tcfchan#9.
10:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:51:02 INFO  : 'jtag frequency' command is executed.
10:51:02 INFO  : Context for 'APU' is selected.
10:51:03 INFO  : System reset is completed.
10:51:06 INFO  : 'after 3000' command is executed.
10:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:51:09 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:51:09 INFO  : Context for 'APU' is selected.
10:51:09 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:51:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:09 INFO  : Context for 'APU' is selected.
10:51:09 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:51:09 INFO  : 'ps7_init' command is executed.
10:51:09 INFO  : 'ps7_post_config' command is executed.
10:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:10 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:10 INFO  : Memory regions updated for context APU
10:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:10 INFO  : 'con' command is executed.
10:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:10 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
10:52:29 INFO  : Disconnected from the channel tcfchan#10.
10:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:52:31 INFO  : 'jtag frequency' command is executed.
10:52:31 INFO  : Context for 'APU' is selected.
10:52:31 INFO  : System reset is completed.
10:52:34 INFO  : 'after 3000' command is executed.
10:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:52:37 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:52:37 INFO  : Context for 'APU' is selected.
10:52:37 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
10:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:37 INFO  : Context for 'APU' is selected.
10:52:37 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:52:37 INFO  : 'ps7_init' command is executed.
10:52:37 INFO  : 'ps7_post_config' command is executed.
10:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:38 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:38 INFO  : Memory regions updated for context APU
10:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:38 INFO  : 'con' command is executed.
10:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:38 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
11:26:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:32:55 INFO  : Disconnected from the channel tcfchan#11.
11:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:32:57 INFO  : 'jtag frequency' command is executed.
11:32:57 INFO  : Context for 'APU' is selected.
11:32:57 INFO  : System reset is completed.
11:33:00 INFO  : 'after 3000' command is executed.
11:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:33:03 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:33:03 INFO  : Context for 'APU' is selected.
11:33:03 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
11:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:03 INFO  : Context for 'APU' is selected.
11:33:03 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:33:04 INFO  : 'ps7_init' command is executed.
11:33:04 INFO  : 'ps7_post_config' command is executed.
11:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:04 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:04 INFO  : Memory regions updated for context APU
11:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:04 INFO  : 'con' command is executed.
11:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:04 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:08:07 INFO  : Disconnected from the channel tcfchan#14.
12:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:08:09 INFO  : 'jtag frequency' command is executed.
12:08:09 INFO  : Context for 'APU' is selected.
12:08:09 INFO  : System reset is completed.
12:08:12 INFO  : 'after 3000' command is executed.
12:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:08:15 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:08:15 INFO  : Context for 'APU' is selected.
12:08:15 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:15 INFO  : Context for 'APU' is selected.
12:08:15 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:08:16 INFO  : 'ps7_init' command is executed.
12:08:16 INFO  : 'ps7_post_config' command is executed.
12:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:16 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:16 INFO  : Memory regions updated for context APU
12:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:16 INFO  : 'con' command is executed.
12:08:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:16 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:18:18 INFO  : Disconnected from the channel tcfchan#15.
12:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:18:19 INFO  : 'jtag frequency' command is executed.
12:18:19 INFO  : Context for 'APU' is selected.
12:18:19 INFO  : System reset is completed.
12:18:22 INFO  : 'after 3000' command is executed.
12:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:18:26 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:18:26 INFO  : Context for 'APU' is selected.
12:18:26 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:26 INFO  : Context for 'APU' is selected.
12:18:26 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:18:26 INFO  : 'ps7_init' command is executed.
12:18:26 INFO  : 'ps7_post_config' command is executed.
12:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:26 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:26 INFO  : Memory regions updated for context APU
12:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:27 INFO  : 'con' command is executed.
12:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:27 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:19:30 INFO  : Disconnected from the channel tcfchan#16.
12:30:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
12:30:17 INFO  : XSCT server has started successfully.
12:30:17 INFO  : plnx-install-location is set to ''
12:30:17 INFO  : Successfully done setting XSCT server connection channel  
12:30:17 INFO  : Successfully done setting workspace for the tool. 
12:30:19 INFO  : Registering command handlers for Vitis TCF services
12:30:19 INFO  : Successfully done query RDI_DATADIR 
12:30:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:30:51 INFO  : 'jtag frequency' command is executed.
12:30:51 INFO  : Context for 'APU' is selected.
12:30:51 INFO  : System reset is completed.
12:30:54 INFO  : 'after 3000' command is executed.
12:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:30:57 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:30:57 INFO  : Context for 'APU' is selected.
12:30:58 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:58 INFO  : Context for 'APU' is selected.
12:30:58 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:30:58 INFO  : 'ps7_init' command is executed.
12:30:58 INFO  : 'ps7_post_config' command is executed.
12:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:58 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:58 INFO  : Memory regions updated for context APU
12:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:58 INFO  : 'con' command is executed.
12:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:58 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:31:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:31:57 INFO  : Disconnected from the channel tcfchan#2.
12:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:31:58 INFO  : 'jtag frequency' command is executed.
12:31:58 INFO  : Context for 'APU' is selected.
12:31:58 INFO  : System reset is completed.
12:32:01 INFO  : 'after 3000' command is executed.
12:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:32:05 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:32:05 INFO  : Context for 'APU' is selected.
12:32:06 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:06 INFO  : Context for 'APU' is selected.
12:32:06 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:32:07 INFO  : 'ps7_init' command is executed.
12:32:07 INFO  : 'ps7_post_config' command is executed.
12:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:07 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:07 INFO  : Memory regions updated for context APU
12:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:07 INFO  : 'con' command is executed.
12:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:07 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:33:18 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:33:35 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
12:33:39 INFO  : Disconnected from the channel tcfchan#4.
12:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:33:40 INFO  : 'jtag frequency' command is executed.
12:33:40 INFO  : Context for 'APU' is selected.
12:33:40 INFO  : System reset is completed.
12:33:43 INFO  : 'after 3000' command is executed.
12:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:33:46 INFO  : FPGA configured successfully with bitstream "E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
12:33:46 INFO  : Context for 'APU' is selected.
12:33:48 INFO  : Hardware design information is loaded from 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa'.
12:33:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:48 INFO  : Context for 'APU' is selected.
12:33:48 INFO  : Sourcing of 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
12:33:48 INFO  : 'ps7_init' command is executed.
12:33:48 INFO  : 'ps7_post_config' command is executed.
12:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:49 INFO  : The application 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/export/lwip_sg_dma/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:49 INFO  : Memory regions updated for context APU
12:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:49 INFO  : 'con' command is executed.
12:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:49 INFO  : Launch script is exported to file 'E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
12:34:15 INFO  : Disconnected from the channel tcfchan#7.
01:57:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\temp_xsdb_launch_script.tcl
01:57:22 INFO  : XSCT server has started successfully.
01:57:22 INFO  : Successfully done setting XSCT server connection channel  
01:57:22 INFO  : plnx-install-location is set to ''
01:57:22 INFO  : Successfully done setting workspace for the tool. 
01:57:27 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


01:57:27 INFO  : Platform repository initialization has completed.
01:57:27 INFO  : Registering command handlers for Vitis TCF services
01:57:27 INFO  : Successfully done query RDI_DATADIR 
02:19:15 INFO  : Hardware specification for platform project 'lwip_sg_dma' is updated.
02:19:39 INFO  : Successfully done sdx_reload_mss "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/lwip_sg_dma/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
02:20:54 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
02:20:54 ERROR : Failed to get platform details for the project 'dma'. Cannot sync application flags.
02:22:21 ERROR : Error encountered while updating custom repository paths
Reason: No Platforms Found.


02:25:08 INFO  : Result from executing command 'getProjects': platform
02:25:08 INFO  : Result from executing command 'getPlatforms': 
02:25:26 INFO  : The hardware specfication used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:25:31 INFO  : The file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream\top_design.bit' stored in project is removed.
02:25:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\dma\_ide\bitstream' in project 'dma'.
02:25:31 INFO  : The file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:25:38 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\dma\_ide\psinit' in project 'dma'.
02:26:43 INFO  : Result from executing command 'getProjects': platform
02:26:43 INFO  : Result from executing command 'getPlatforms': platform|C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/platform.xpfm
02:26:44 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
02:26:44 INFO  : Updating application flags with new BSP settings...
02:26:44 INFO  : Successfully updated application flags for project dma.
02:27:12 INFO  : Successfully done sdx_reload_mss "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
02:27:18 INFO  : (SwPlatform)  Successfully done add_library 
02:27:25 INFO  : (SwPlatform) Successfully done update_mss 
02:27:25 INFO  : Successfully done sdx_reload_mss "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
02:28:53 INFO  : Result from executing command 'getProjects': platform
02:28:53 INFO  : Result from executing command 'getPlatforms': platform|C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/platform.xpfm
02:28:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
02:28:53 INFO  : Updating application flags with new BSP settings...
02:28:53 INFO  : Successfully updated application flags for project dma.
03:07:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:08:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:09:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:09:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:10:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:15:33 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:15:47 INFO  : 'jtag frequency' command is executed.
03:15:47 INFO  : Context for 'APU' is selected.
03:15:47 INFO  : System reset is completed.
03:15:50 INFO  : 'after 3000' command is executed.
03:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:15:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:15:54 INFO  : Context for 'APU' is selected.
03:15:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:54 INFO  : Context for 'APU' is selected.
03:15:54 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:15:54 INFO  : 'ps7_init' command is executed.
03:15:54 INFO  : 'ps7_post_config' command is executed.
03:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:55 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:55 INFO  : 'con' command is executed.
03:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:15:55 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:16:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:17:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:17:30 INFO  : Disconnected from the channel tcfchan#16.
03:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:17:32 INFO  : 'jtag frequency' command is executed.
03:17:32 INFO  : Context for 'APU' is selected.
03:17:32 INFO  : System reset is completed.
03:17:35 INFO  : 'after 3000' command is executed.
03:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:17:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:17:38 INFO  : Context for 'APU' is selected.
03:17:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:17:38 INFO  : Context for 'APU' is selected.
03:17:38 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:17:39 INFO  : 'ps7_init' command is executed.
03:17:39 INFO  : 'ps7_post_config' command is executed.
03:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:39 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:40 INFO  : 'con' command is executed.
03:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:17:40 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:22:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:23:30 INFO  : Disconnected from the channel tcfchan#19.
03:23:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:23:31 INFO  : 'jtag frequency' command is executed.
03:23:32 INFO  : Context for 'APU' is selected.
03:23:32 INFO  : System reset is completed.
03:23:35 INFO  : 'after 3000' command is executed.
03:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:23:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:23:38 INFO  : Context for 'APU' is selected.
03:23:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:38 INFO  : Context for 'APU' is selected.
03:23:38 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:23:39 INFO  : 'ps7_init' command is executed.
03:23:39 INFO  : 'ps7_post_config' command is executed.
03:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:39 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:39 INFO  : 'con' command is executed.
03:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:23:39 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:29:47 INFO  : Disconnected from the channel tcfchan#21.
03:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:29:48 INFO  : 'fpga -state' command is executed.
03:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:29:48 INFO  : 'jtag frequency' command is executed.
03:29:48 INFO  : Context for 'APU' is selected.
03:29:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:48 INFO  : Context for 'APU' is selected.
03:29:48 INFO  : 'stop' command is executed.
03:29:48 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:29:49 INFO  : 'ps7_init' command is executed.
03:29:49 INFO  : 'ps7_post_config' command is executed.
03:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:50 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:50 INFO  : 'con' command is executed.
03:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:29:50 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:35:47 INFO  : Disconnected from the channel tcfchan#22.
03:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:35:48 INFO  : 'fpga -state' command is executed.
03:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:35:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:35:49 INFO  : 'jtag frequency' command is executed.
03:35:49 INFO  : Context for 'APU' is selected.
03:35:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:35:49 INFO  : Context for 'APU' is selected.
03:35:49 INFO  : 'stop' command is executed.
03:35:49 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:35:49 INFO  : 'ps7_init' command is executed.
03:35:49 INFO  : 'ps7_post_config' command is executed.
03:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:50 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:50 INFO  : 'con' command is executed.
03:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:35:50 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:40:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:41:03 INFO  : Disconnected from the channel tcfchan#23.
03:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:41:05 INFO  : 'fpga -state' command is executed.
03:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:41:05 INFO  : 'jtag frequency' command is executed.
03:41:05 INFO  : Context for 'APU' is selected.
03:41:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
03:41:05 INFO  : Context for 'APU' is selected.
03:41:05 INFO  : 'stop' command is executed.
03:41:05 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:41:06 INFO  : 'ps7_init' command is executed.
03:41:06 INFO  : 'ps7_post_config' command is executed.
03:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:06 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:06 INFO  : 'con' command is executed.
03:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:41:06 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:43:05 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:43:19 INFO  : Disconnected from the channel tcfchan#25.
03:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:43:20 INFO  : 'fpga -state' command is executed.
03:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:43:20 INFO  : 'jtag frequency' command is executed.
03:43:20 INFO  : Context for 'APU' is selected.
03:43:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:20 INFO  : Context for 'APU' is selected.
03:43:20 INFO  : 'stop' command is executed.
03:43:20 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:43:21 INFO  : 'ps7_init' command is executed.
03:43:21 INFO  : 'ps7_post_config' command is executed.
03:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:21 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:22 INFO  : 'con' command is executed.
03:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:43:22 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:44:10 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:44:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:44:49 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:45:02 INFO  : Disconnected from the channel tcfchan#27.
03:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:45:03 INFO  : 'fpga -state' command is executed.
03:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:45:03 INFO  : 'jtag frequency' command is executed.
03:45:03 INFO  : Context for 'APU' is selected.
03:45:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:45:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:03 INFO  : Context for 'APU' is selected.
03:45:03 INFO  : 'stop' command is executed.
03:45:03 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:45:04 INFO  : 'ps7_init' command is executed.
03:45:04 INFO  : 'ps7_post_config' command is executed.
03:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:04 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:04 INFO  : 'con' command is executed.
03:45:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:04 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:47:26 INFO  : Disconnected from the channel tcfchan#30.
03:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:47:27 INFO  : 'fpga -state' command is executed.
03:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:47:27 INFO  : 'jtag frequency' command is executed.
03:47:27 INFO  : Context for 'APU' is selected.
03:47:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:47:27 INFO  : Context for 'APU' is selected.
03:47:27 INFO  : 'stop' command is executed.
03:47:27 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:47:28 INFO  : 'ps7_init' command is executed.
03:47:28 INFO  : 'ps7_post_config' command is executed.
03:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:28 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:29 INFO  : 'con' command is executed.
03:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:47:29 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:50:41 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:50:56 INFO  : Disconnected from the channel tcfchan#31.
03:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:50:57 INFO  : 'fpga -state' command is executed.
03:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:50:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:50:57 INFO  : 'jtag frequency' command is executed.
03:50:57 INFO  : Context for 'APU' is selected.
03:50:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:50:57 INFO  : Context for 'APU' is selected.
03:50:57 INFO  : 'stop' command is executed.
03:50:57 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:50:58 INFO  : 'ps7_init' command is executed.
03:50:58 INFO  : 'ps7_post_config' command is executed.
03:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:58 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:58 INFO  : 'con' command is executed.
03:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:50:58 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\debugger_dma-default.tcl'
03:51:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:51:20 INFO  : 'jtag frequency' command is executed.
03:51:20 INFO  : Context for 'APU' is selected.
03:51:20 INFO  : System reset is completed.
03:51:23 INFO  : 'after 3000' command is executed.
03:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:51:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:51:27 INFO  : Context for 'APU' is selected.
03:51:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:51:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:27 INFO  : Context for 'APU' is selected.
03:51:27 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:51:27 INFO  : 'ps7_init' command is executed.
03:51:27 INFO  : 'ps7_post_config' command is executed.
03:51:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:28 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:28 INFO  : 'con' command is executed.
03:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:51:28 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_system_standalone.tcl'
03:55:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
03:55:26 INFO  : Disconnected from the channel tcfchan#33.
03:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:55:28 INFO  : 'jtag frequency' command is executed.
03:55:28 INFO  : Context for 'APU' is selected.
03:55:28 INFO  : System reset is completed.
03:55:31 INFO  : 'after 3000' command is executed.
03:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:55:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:55:35 INFO  : Context for 'APU' is selected.
03:55:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:35 INFO  : Context for 'APU' is selected.
03:55:35 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:55:35 INFO  : 'ps7_init' command is executed.
03:55:35 INFO  : 'ps7_post_config' command is executed.
03:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:36 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:36 INFO  : 'con' command is executed.
03:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:55:36 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_system_standalone.tcl'
03:55:57 INFO  : Disconnected from the channel tcfchan#35.
03:55:59 WARN  : channel "tcfchan#33" closed
03:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
03:56:01 INFO  : 'jtag frequency' command is executed.
03:56:01 INFO  : Context for 'APU' is selected.
03:56:01 INFO  : System reset is completed.
03:56:04 INFO  : 'after 3000' command is executed.
03:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
03:56:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
03:56:07 INFO  : Context for 'APU' is selected.
03:56:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
03:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:07 INFO  : Context for 'APU' is selected.
03:56:07 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
03:56:08 INFO  : 'ps7_init' command is executed.
03:56:08 INFO  : 'ps7_post_config' command is executed.
03:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:08 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:08 INFO  : 'con' command is executed.
03:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:56:08 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_system_standalone.tcl'
10:56:38 INFO  : Disconnected from the channel tcfchan#36.
10:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:56:39 INFO  : 'jtag frequency' command is executed.
10:56:39 INFO  : Context for 'APU' is selected.
10:56:39 INFO  : System reset is completed.
10:56:42 INFO  : 'after 3000' command is executed.
10:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:56:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
10:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
10:56:46 INFO  : 'ps7_init' command is executed.
10:56:46 INFO  : 'ps7_post_config' command is executed.
10:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:46 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:47 INFO  : 'con' command is executed.
10:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:47 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_system_standalone.tcl'
11:06:27 INFO  : Disconnected from the channel tcfchan#37.
11:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:06:27 INFO  : 'jtag frequency' command is executed.
11:06:27 INFO  : Context for 'APU' is selected.
11:06:27 INFO  : System reset is completed.
11:06:30 INFO  : 'after 3000' command is executed.
11:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
11:06:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit"
11:06:34 INFO  : Context for 'APU' is selected.
11:06:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa'.
11:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:34 INFO  : Context for 'APU' is selected.
11:06:34 INFO  : Sourcing of 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl' is done.
11:06:34 INFO  : 'ps7_init' command is executed.
11:06:34 INFO  : 'ps7_post_config' command is executed.
11:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:35 INFO  : The application 'C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/bitstream/top_design.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/platform/export/platform/hw/top_design.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/smvm-hlx/ZYNQ_PROJECT/vitis_2/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:35 INFO  : 'con' command is executed.
11:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:06:35 INFO  : Launch script is exported to file 'C:\Users\Administrator\smvm-hlx\ZYNQ_PROJECT\vitis_2\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_system_standalone.tcl'
14:08:55 INFO  : Disconnected from the channel tcfchan#38.
