Sample in Buffer,Sample in Window,TRIGGER,b2000t_c2c_bram_i/system_ila/inst/probe0_1,b2000t_c2c_bram_i/system_ila/inst/probe1_1,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_araddr[31:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arburst[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arlen[7:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arsize[2:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awaddr[31:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awburst[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awlen[7:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awsize[2:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_bid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_bresp[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rdata[31:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rresp[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_wdata[31:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_aw_ctrl[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awvalid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_w_ctrl[2:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_awready,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_wlast,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_wvalid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_b_ctrl[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_wready,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_bvalid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_ar_ctrl[1:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_bready,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_r_ctrl[2:0],b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arvalid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rvalid,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_arready,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rready,b2000t_c2c_bram_i/system_ila/inst/net_slot_0_axi_rlast,Read_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2:0],Read_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2:0],Write_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2:0],Write_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2:0],Write_Response_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2:0]
