

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Tue Oct 11 19:28:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        array_io_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.506 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_i_0_addr = getelementptr i16 %d_i_0, i64 0, i64 0" [array_io.c:67]   --->   Operation 19 'getelementptr' 'd_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%d_i_0_load = load i4 %d_i_0_addr" [array_io.c:67]   --->   Operation 20 'load' 'd_i_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_1_addr = getelementptr i16 %d_i_1, i64 0, i64 0" [array_io.c:67]   --->   Operation 21 'getelementptr' 'd_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%d_i_1_load = load i4 %d_i_1_addr" [array_io.c:67]   --->   Operation 22 'load' 'd_i_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_i_0_addr_1 = getelementptr i16 %d_i_0, i64 0, i64 1" [array_io.c:67]   --->   Operation 23 'getelementptr' 'd_i_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%d_i_0_load_1 = load i4 %d_i_0_addr_1" [array_io.c:67]   --->   Operation 24 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_i_1_addr_1 = getelementptr i16 %d_i_1, i64 0, i64 1" [array_io.c:67]   --->   Operation 25 'getelementptr' 'd_i_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%d_i_1_load_1 = load i4 %d_i_1_addr_1" [array_io.c:67]   --->   Operation 26 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%d_i_0_load = load i4 %d_i_0_addr" [array_io.c:67]   --->   Operation 27 'load' 'd_i_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%d_i_1_load = load i4 %d_i_1_addr" [array_io.c:67]   --->   Operation 28 'load' 'd_i_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%d_i_0_load_1 = load i4 %d_i_0_addr_1" [array_io.c:67]   --->   Operation 29 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%d_i_1_load_1 = load i4 %d_i_1_addr_1" [array_io.c:67]   --->   Operation 30 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%d_i_0_addr_2 = getelementptr i16 %d_i_0, i64 0, i64 2" [array_io.c:67]   --->   Operation 31 'getelementptr' 'd_i_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%d_i_0_load_2 = load i4 %d_i_0_addr_2" [array_io.c:67]   --->   Operation 32 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%d_i_1_addr_2 = getelementptr i16 %d_i_1, i64 0, i64 2" [array_io.c:67]   --->   Operation 33 'getelementptr' 'd_i_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%d_i_1_load_2 = load i4 %d_i_1_addr_2" [array_io.c:67]   --->   Operation 34 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%d_i_0_addr_3 = getelementptr i16 %d_i_0, i64 0, i64 3" [array_io.c:67]   --->   Operation 35 'getelementptr' 'd_i_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%d_i_0_load_3 = load i4 %d_i_0_addr_3" [array_io.c:67]   --->   Operation 36 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%d_i_1_addr_3 = getelementptr i16 %d_i_1, i64 0, i64 3" [array_io.c:67]   --->   Operation 37 'getelementptr' 'd_i_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%d_i_1_load_3 = load i4 %d_i_1_addr_3" [array_io.c:67]   --->   Operation 38 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [array_io.c:67]   --->   Operation 39 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [array_io.c:67]   --->   Operation 40 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln69 = add i16 %d_i_0_load, i16 %trunc_ln67" [array_io.c:69]   --->   Operation 41 'add' 'add_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69" [array_io.c:69]   --->   Operation 42 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [array_io.c:67]   --->   Operation 43 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [array_io.c:67]   --->   Operation 44 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.07ns)   --->   "%add_ln69_1 = add i16 %d_i_1_load, i16 %trunc_ln67_1" [array_io.c:69]   --->   Operation 45 'add' 'add_ln69_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 46 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%d_i_0_load_2 = load i4 %d_i_0_addr_2" [array_io.c:67]   --->   Operation 47 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%d_i_1_load_2 = load i4 %d_i_1_addr_2" [array_io.c:67]   --->   Operation 48 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%d_i_0_load_3 = load i4 %d_i_0_addr_3" [array_io.c:67]   --->   Operation 49 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%d_i_1_load_3 = load i4 %d_i_1_addr_3" [array_io.c:67]   --->   Operation 50 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%d_i_0_addr_4 = getelementptr i16 %d_i_0, i64 0, i64 4" [array_io.c:67]   --->   Operation 51 'getelementptr' 'd_i_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%d_i_0_load_4 = load i4 %d_i_0_addr_4" [array_io.c:67]   --->   Operation 52 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%d_i_1_addr_4 = getelementptr i16 %d_i_1, i64 0, i64 4" [array_io.c:67]   --->   Operation 53 'getelementptr' 'd_i_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.32ns)   --->   "%d_i_1_load_4 = load i4 %d_i_1_addr_4" [array_io.c:67]   --->   Operation 54 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%d_i_0_addr_5 = getelementptr i16 %d_i_0, i64 0, i64 5" [array_io.c:67]   --->   Operation 55 'getelementptr' 'd_i_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.32ns)   --->   "%d_i_0_load_5 = load i4 %d_i_0_addr_5" [array_io.c:67]   --->   Operation 56 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%d_i_1_addr_5 = getelementptr i16 %d_i_1, i64 0, i64 5" [array_io.c:67]   --->   Operation 57 'getelementptr' 'd_i_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%d_i_1_load_5 = load i4 %d_i_1_addr_5" [array_io.c:67]   --->   Operation 58 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.55>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [array_io.c:67]   --->   Operation 59 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [array_io.c:67]   --->   Operation 60 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.07ns)   --->   "%add_ln69_2 = add i16 %d_i_0_load_1, i16 %trunc_ln67_2" [array_io.c:69]   --->   Operation 61 'add' 'add_ln69_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 62 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [array_io.c:67]   --->   Operation 63 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [array_io.c:67]   --->   Operation 64 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.07ns)   --->   "%add_ln69_3 = add i16 %d_i_1_load_1, i16 %trunc_ln67_3" [array_io.c:69]   --->   Operation 65 'add' 'add_ln69_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 66 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 67 [1/2] (2.32ns)   --->   "%d_i_0_load_4 = load i4 %d_i_0_addr_4" [array_io.c:67]   --->   Operation 67 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%d_i_1_load_4 = load i4 %d_i_1_addr_4" [array_io.c:67]   --->   Operation 68 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%d_i_0_load_5 = load i4 %d_i_0_addr_5" [array_io.c:67]   --->   Operation 69 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%d_i_1_load_5 = load i4 %d_i_1_addr_5" [array_io.c:67]   --->   Operation 70 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%d_i_0_addr_6 = getelementptr i16 %d_i_0, i64 0, i64 6" [array_io.c:67]   --->   Operation 71 'getelementptr' 'd_i_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%d_i_0_load_6 = load i4 %d_i_0_addr_6" [array_io.c:67]   --->   Operation 72 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%d_i_1_addr_6 = getelementptr i16 %d_i_1, i64 0, i64 6" [array_io.c:67]   --->   Operation 73 'getelementptr' 'd_i_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.32ns)   --->   "%d_i_1_load_6 = load i4 %d_i_1_addr_6" [array_io.c:67]   --->   Operation 74 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%d_i_0_addr_7 = getelementptr i16 %d_i_0, i64 0, i64 7" [array_io.c:67]   --->   Operation 75 'getelementptr' 'd_i_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%d_i_0_load_7 = load i4 %d_i_0_addr_7" [array_io.c:67]   --->   Operation 76 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%d_i_1_addr_7 = getelementptr i16 %d_i_1, i64 0, i64 7" [array_io.c:67]   --->   Operation 77 'getelementptr' 'd_i_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%d_i_1_load_7 = load i4 %d_i_1_addr_7" [array_io.c:67]   --->   Operation 78 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.55>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [array_io.c:67]   --->   Operation 79 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [array_io.c:67]   --->   Operation 80 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.07ns)   --->   "%add_ln69_4 = add i16 %d_i_0_load_2, i16 %trunc_ln67_4" [array_io.c:69]   --->   Operation 81 'add' 'add_ln69_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 82 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [array_io.c:67]   --->   Operation 83 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [array_io.c:67]   --->   Operation 84 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.07ns)   --->   "%add_ln69_5 = add i16 %d_i_1_load_2, i16 %trunc_ln67_5" [array_io.c:69]   --->   Operation 85 'add' 'add_ln69_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 86 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 87 [1/2] (2.32ns)   --->   "%d_i_0_load_6 = load i4 %d_i_0_addr_6" [array_io.c:67]   --->   Operation 87 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 88 [1/2] (2.32ns)   --->   "%d_i_1_load_6 = load i4 %d_i_1_addr_6" [array_io.c:67]   --->   Operation 88 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%d_i_0_load_7 = load i4 %d_i_0_addr_7" [array_io.c:67]   --->   Operation 89 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 90 [1/2] (2.32ns)   --->   "%d_i_1_load_7 = load i4 %d_i_1_addr_7" [array_io.c:67]   --->   Operation 90 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_0_addr_8 = getelementptr i16 %d_i_0, i64 0, i64 8" [array_io.c:67]   --->   Operation 91 'getelementptr' 'd_i_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (2.32ns)   --->   "%d_i_0_load_8 = load i4 %d_i_0_addr_8" [array_io.c:67]   --->   Operation 92 'load' 'd_i_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%d_i_1_addr_8 = getelementptr i16 %d_i_1, i64 0, i64 8" [array_io.c:67]   --->   Operation 93 'getelementptr' 'd_i_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (2.32ns)   --->   "%d_i_1_load_8 = load i4 %d_i_1_addr_8" [array_io.c:67]   --->   Operation 94 'load' 'd_i_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%d_i_0_addr_9 = getelementptr i16 %d_i_0, i64 0, i64 9" [array_io.c:67]   --->   Operation 95 'getelementptr' 'd_i_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.32ns)   --->   "%d_i_0_load_9 = load i4 %d_i_0_addr_9" [array_io.c:67]   --->   Operation 96 'load' 'd_i_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%d_i_1_addr_9 = getelementptr i16 %d_i_1, i64 0, i64 9" [array_io.c:67]   --->   Operation 97 'getelementptr' 'd_i_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%d_i_1_load_9 = load i4 %d_i_1_addr_9" [array_io.c:67]   --->   Operation 98 'load' 'd_i_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.55>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [array_io.c:67]   --->   Operation 99 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [array_io.c:67]   --->   Operation 100 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (2.07ns)   --->   "%add_ln69_6 = add i16 %d_i_0_load_3, i16 %trunc_ln67_6" [array_io.c:69]   --->   Operation 101 'add' 'add_ln69_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 102 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [array_io.c:67]   --->   Operation 103 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [array_io.c:67]   --->   Operation 104 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (2.07ns)   --->   "%add_ln69_7 = add i16 %d_i_1_load_3, i16 %trunc_ln67_7" [array_io.c:69]   --->   Operation 105 'add' 'add_ln69_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 106 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 107 [1/2] (2.32ns)   --->   "%d_i_0_load_8 = load i4 %d_i_0_addr_8" [array_io.c:67]   --->   Operation 107 'load' 'd_i_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 108 [1/2] (2.32ns)   --->   "%d_i_1_load_8 = load i4 %d_i_1_addr_8" [array_io.c:67]   --->   Operation 108 'load' 'd_i_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 109 [1/2] (2.32ns)   --->   "%d_i_0_load_9 = load i4 %d_i_0_addr_9" [array_io.c:67]   --->   Operation 109 'load' 'd_i_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 110 [1/2] (2.32ns)   --->   "%d_i_1_load_9 = load i4 %d_i_1_addr_9" [array_io.c:67]   --->   Operation 110 'load' 'd_i_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%d_i_0_addr_10 = getelementptr i16 %d_i_0, i64 0, i64 10" [array_io.c:67]   --->   Operation 111 'getelementptr' 'd_i_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (2.32ns)   --->   "%d_i_0_load_10 = load i4 %d_i_0_addr_10" [array_io.c:67]   --->   Operation 112 'load' 'd_i_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%d_i_1_addr_10 = getelementptr i16 %d_i_1, i64 0, i64 10" [array_io.c:67]   --->   Operation 113 'getelementptr' 'd_i_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (2.32ns)   --->   "%d_i_1_load_10 = load i4 %d_i_1_addr_10" [array_io.c:67]   --->   Operation 114 'load' 'd_i_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%d_i_0_addr_11 = getelementptr i16 %d_i_0, i64 0, i64 11" [array_io.c:67]   --->   Operation 115 'getelementptr' 'd_i_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (2.32ns)   --->   "%d_i_0_load_11 = load i4 %d_i_0_addr_11" [array_io.c:67]   --->   Operation 116 'load' 'd_i_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%d_i_1_addr_11 = getelementptr i16 %d_i_1, i64 0, i64 11" [array_io.c:67]   --->   Operation 117 'getelementptr' 'd_i_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (2.32ns)   --->   "%d_i_1_load_11 = load i4 %d_i_1_addr_11" [array_io.c:67]   --->   Operation 118 'load' 'd_i_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 5.55>
ST_7 : Operation 119 [1/1] (2.07ns)   --->   "%add_ln69_8 = add i16 %d_i_0_load_4, i16 %add_ln69" [array_io.c:69]   --->   Operation 119 'add' 'add_ln69_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 120 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 121 [1/1] (2.07ns)   --->   "%add_ln69_9 = add i16 %d_i_1_load_4, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 121 'add' 'add_ln69_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 122 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 123 [1/2] (2.32ns)   --->   "%d_i_0_load_10 = load i4 %d_i_0_addr_10" [array_io.c:67]   --->   Operation 123 'load' 'd_i_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 124 [1/2] (2.32ns)   --->   "%d_i_1_load_10 = load i4 %d_i_1_addr_10" [array_io.c:67]   --->   Operation 124 'load' 'd_i_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 125 [1/2] (2.32ns)   --->   "%d_i_0_load_11 = load i4 %d_i_0_addr_11" [array_io.c:67]   --->   Operation 125 'load' 'd_i_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 126 [1/2] (2.32ns)   --->   "%d_i_1_load_11 = load i4 %d_i_1_addr_11" [array_io.c:67]   --->   Operation 126 'load' 'd_i_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%d_i_0_addr_12 = getelementptr i16 %d_i_0, i64 0, i64 12" [array_io.c:67]   --->   Operation 127 'getelementptr' 'd_i_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (2.32ns)   --->   "%d_i_0_load_12 = load i4 %d_i_0_addr_12" [array_io.c:67]   --->   Operation 128 'load' 'd_i_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%d_i_1_addr_12 = getelementptr i16 %d_i_1, i64 0, i64 12" [array_io.c:67]   --->   Operation 129 'getelementptr' 'd_i_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (2.32ns)   --->   "%d_i_1_load_12 = load i4 %d_i_1_addr_12" [array_io.c:67]   --->   Operation 130 'load' 'd_i_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%d_i_0_addr_13 = getelementptr i16 %d_i_0, i64 0, i64 13" [array_io.c:67]   --->   Operation 131 'getelementptr' 'd_i_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [2/2] (2.32ns)   --->   "%d_i_0_load_13 = load i4 %d_i_0_addr_13" [array_io.c:67]   --->   Operation 132 'load' 'd_i_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%d_i_1_addr_13 = getelementptr i16 %d_i_1, i64 0, i64 13" [array_io.c:67]   --->   Operation 133 'getelementptr' 'd_i_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (2.32ns)   --->   "%d_i_1_load_13 = load i4 %d_i_1_addr_13" [array_io.c:67]   --->   Operation 134 'load' 'd_i_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_0_load_4" [array_io.c:69]   --->   Operation 135 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_1_load_4" [array_io.c:69]   --->   Operation 136 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_0_load_5" [array_io.c:69]   --->   Operation 137 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (2.07ns)   --->   "%add_ln69_10 = add i16 %d_i_0_load_5, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 138 'add' 'add_ln69_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 139 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_1_load_5" [array_io.c:69]   --->   Operation 140 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (2.07ns)   --->   "%add_ln69_11 = add i16 %d_i_1_load_5, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 141 'add' 'add_ln69_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 142 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_0_load_8" [array_io.c:69]   --->   Operation 143 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.07ns)   --->   "%add_ln69_16 = add i16 %d_i_0_load_8, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 144 'add' 'add_ln69_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_1_load_8" [array_io.c:69]   --->   Operation 145 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.07ns)   --->   "%add_ln69_17 = add i16 %d_i_1_load_8, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 146 'add' 'add_ln69_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_0_load_9" [array_io.c:69]   --->   Operation 147 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.07ns)   --->   "%add_ln69_18 = add i16 %d_i_0_load_9, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 148 'add' 'add_ln69_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_1_load_9" [array_io.c:69]   --->   Operation 149 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (2.07ns)   --->   "%add_ln69_19 = add i16 %d_i_1_load_9, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 150 'add' 'add_ln69_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/2] (2.32ns)   --->   "%d_i_0_load_12 = load i4 %d_i_0_addr_12" [array_io.c:67]   --->   Operation 151 'load' 'd_i_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_0_load_12" [array_io.c:67]   --->   Operation 152 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [array_io.c:67]   --->   Operation 153 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [array_io.c:67]   --->   Operation 154 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (2.10ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [array_io.c:67]   --->   Operation 155 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/2] (2.32ns)   --->   "%d_i_1_load_12 = load i4 %d_i_1_addr_12" [array_io.c:67]   --->   Operation 156 'load' 'd_i_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_1_load_12" [array_io.c:67]   --->   Operation 157 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (2.07ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [array_io.c:67]   --->   Operation 158 'add' 'add_ln67_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [array_io.c:67]   --->   Operation 159 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (2.10ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [array_io.c:67]   --->   Operation 160 'add' 'add_ln67_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/2] (2.32ns)   --->   "%d_i_0_load_13 = load i4 %d_i_0_addr_13" [array_io.c:67]   --->   Operation 161 'load' 'd_i_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_0_load_13" [array_io.c:67]   --->   Operation 162 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (2.07ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [array_io.c:67]   --->   Operation 163 'add' 'add_ln67_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [array_io.c:67]   --->   Operation 164 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.10ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [array_io.c:67]   --->   Operation 165 'add' 'add_ln67_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/2] (2.32ns)   --->   "%d_i_1_load_13 = load i4 %d_i_1_addr_13" [array_io.c:67]   --->   Operation 166 'load' 'd_i_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_1_load_13" [array_io.c:67]   --->   Operation 167 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (2.07ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [array_io.c:67]   --->   Operation 168 'add' 'add_ln67_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [array_io.c:67]   --->   Operation 169 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (2.10ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [array_io.c:67]   --->   Operation 170 'add' 'add_ln67_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%d_i_0_addr_14 = getelementptr i16 %d_i_0, i64 0, i64 14" [array_io.c:67]   --->   Operation 171 'getelementptr' 'd_i_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (2.32ns)   --->   "%d_i_0_load_14 = load i4 %d_i_0_addr_14" [array_io.c:67]   --->   Operation 172 'load' 'd_i_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%d_i_1_addr_14 = getelementptr i16 %d_i_1, i64 0, i64 14" [array_io.c:67]   --->   Operation 173 'getelementptr' 'd_i_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [2/2] (2.32ns)   --->   "%d_i_1_load_14 = load i4 %d_i_1_addr_14" [array_io.c:67]   --->   Operation 174 'load' 'd_i_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%d_i_0_addr_15 = getelementptr i16 %d_i_0, i64 0, i64 15" [array_io.c:67]   --->   Operation 175 'getelementptr' 'd_i_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (2.32ns)   --->   "%d_i_0_load_15 = load i4 %d_i_0_addr_15" [array_io.c:67]   --->   Operation 176 'load' 'd_i_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%d_i_1_addr_15 = getelementptr i16 %d_i_1, i64 0, i64 15" [array_io.c:67]   --->   Operation 177 'getelementptr' 'd_i_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (2.32ns)   --->   "%d_i_1_load_15 = load i4 %d_i_1_addr_15" [array_io.c:67]   --->   Operation 178 'load' 'd_i_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_0_load" [array_io.c:67]   --->   Operation 179 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_1_load" [array_io.c:67]   --->   Operation 180 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_0_load_1" [array_io.c:67]   --->   Operation 181 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_1_load_1" [array_io.c:67]   --->   Operation 182 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_0_load_6" [array_io.c:69]   --->   Operation 183 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (2.07ns)   --->   "%add_ln69_12 = add i16 %d_i_0_load_6, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 184 'add' 'add_ln69_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 185 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_1_load_6" [array_io.c:69]   --->   Operation 186 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (2.07ns)   --->   "%add_ln69_13 = add i16 %d_i_1_load_6, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 187 'add' 'add_ln69_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 188 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_0_load_7" [array_io.c:69]   --->   Operation 189 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (2.07ns)   --->   "%add_ln69_14 = add i16 %d_i_0_load_7, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 190 'add' 'add_ln69_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_1_load_7" [array_io.c:69]   --->   Operation 191 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (2.07ns)   --->   "%add_ln69_15 = add i16 %d_i_1_load_7, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 192 'add' 'add_ln69_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_0_load_10" [array_io.c:69]   --->   Operation 193 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (2.07ns)   --->   "%add_ln69_20 = add i16 %d_i_0_load_10, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 194 'add' 'add_ln69_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_1_load_10" [array_io.c:69]   --->   Operation 195 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (2.07ns)   --->   "%add_ln69_21 = add i16 %d_i_1_load_10, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 196 'add' 'add_ln69_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_0_load_11" [array_io.c:69]   --->   Operation 197 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (2.07ns)   --->   "%add_ln69_22 = add i16 %d_i_0_load_11, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 198 'add' 'add_ln69_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_1_load_11" [array_io.c:69]   --->   Operation 199 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (2.07ns)   --->   "%add_ln69_23 = add i16 %d_i_1_load_11, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 200 'add' 'add_ln69_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [array_io.c:67]   --->   Operation 201 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [array_io.c:67]   --->   Operation 202 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [array_io.c:67]   --->   Operation 203 'add' 'temp' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [array_io.c:68]   --->   Operation 204 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [array_io.c:67]   --->   Operation 205 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [array_io.c:67]   --->   Operation 206 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [array_io.c:67]   --->   Operation 207 'add' 'temp_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [array_io.c:68]   --->   Operation 208 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [array_io.c:67]   --->   Operation 209 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [array_io.c:67]   --->   Operation 210 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [array_io.c:67]   --->   Operation 211 'add' 'temp_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [array_io.c:68]   --->   Operation 212 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [array_io.c:67]   --->   Operation 213 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [array_io.c:67]   --->   Operation 214 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [array_io.c:67]   --->   Operation 215 'add' 'temp_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [array_io.c:68]   --->   Operation 216 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/2] (2.32ns)   --->   "%d_i_0_load_14 = load i4 %d_i_0_addr_14" [array_io.c:67]   --->   Operation 217 'load' 'd_i_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_0_load_14" [array_io.c:67]   --->   Operation 218 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (2.07ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [array_io.c:67]   --->   Operation 219 'add' 'add_ln67_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [array_io.c:67]   --->   Operation 220 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (2.10ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [array_io.c:67]   --->   Operation 221 'add' 'add_ln67_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/2] (2.32ns)   --->   "%d_i_1_load_14 = load i4 %d_i_1_addr_14" [array_io.c:67]   --->   Operation 222 'load' 'd_i_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_1_load_14" [array_io.c:67]   --->   Operation 223 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (2.07ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [array_io.c:67]   --->   Operation 224 'add' 'add_ln67_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [array_io.c:67]   --->   Operation 225 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (2.10ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [array_io.c:67]   --->   Operation 226 'add' 'add_ln67_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/2] (2.32ns)   --->   "%d_i_0_load_15 = load i4 %d_i_0_addr_15" [array_io.c:67]   --->   Operation 227 'load' 'd_i_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_0_load_15" [array_io.c:67]   --->   Operation 228 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (2.07ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [array_io.c:67]   --->   Operation 229 'add' 'add_ln67_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [array_io.c:67]   --->   Operation 230 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (2.10ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [array_io.c:67]   --->   Operation 231 'add' 'add_ln67_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/2] (2.32ns)   --->   "%d_i_1_load_15 = load i4 %d_i_1_addr_15" [array_io.c:67]   --->   Operation 232 'load' 'd_i_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_1_load_15" [array_io.c:67]   --->   Operation 233 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (2.07ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [array_io.c:67]   --->   Operation 234 'add' 'add_ln67_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [array_io.c:67]   --->   Operation 235 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (2.10ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [array_io.c:67]   --->   Operation 236 'add' 'add_ln67_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_0_load_2" [array_io.c:67]   --->   Operation 237 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_1_load_2" [array_io.c:67]   --->   Operation 238 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_0_load_3" [array_io.c:67]   --->   Operation 239 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_1_load_3" [array_io.c:67]   --->   Operation 240 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 241 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 242 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 242 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [array_io.c:67]   --->   Operation 243 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [array_io.c:67]   --->   Operation 244 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [array_io.c:67]   --->   Operation 245 'add' 'temp_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [array_io.c:68]   --->   Operation 246 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [array_io.c:67]   --->   Operation 247 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [array_io.c:67]   --->   Operation 248 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [array_io.c:67]   --->   Operation 249 'add' 'temp_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [array_io.c:68]   --->   Operation 250 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [array_io.c:67]   --->   Operation 251 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [array_io.c:67]   --->   Operation 252 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [array_io.c:67]   --->   Operation 253 'add' 'temp_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [array_io.c:68]   --->   Operation 254 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [array_io.c:67]   --->   Operation 255 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [array_io.c:67]   --->   Operation 256 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [array_io.c:67]   --->   Operation 257 'add' 'temp_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [array_io.c:68]   --->   Operation 258 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 259 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 259 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 260 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 260 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 261 [1/1] (2.07ns)   --->   "%add_ln69_24 = add i16 %d_i_0_load_12, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 261 'add' 'add_ln69_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (2.07ns)   --->   "%add_ln69_25 = add i16 %d_i_1_load_12, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 262 'add' 'add_ln69_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 263 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 263 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 264 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 264 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 265 [1/1] (2.07ns)   --->   "%add_ln69_26 = add i16 %d_i_0_load_13, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 265 'add' 'add_ln69_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (2.07ns)   --->   "%add_ln69_27 = add i16 %d_i_1_load_13, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 266 'add' 'add_ln69_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 267 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 267 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 268 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 268 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 269 [1/1] (2.07ns)   --->   "%add_ln69_28 = add i16 %d_i_0_load_14, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 269 'add' 'add_ln69_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (2.07ns)   --->   "%add_ln69_29 = add i16 %d_i_1_load_14, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 270 'add' 'add_ln69_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 271 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 271 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 272 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 272 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 273 [1/1] (2.07ns)   --->   "%add_ln69_30 = add i16 %d_i_0_load_15, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 273 'add' 'add_ln69_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (2.07ns)   --->   "%add_ln69_31 = add i16 %d_i_1_load_15, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 274 'add' 'add_ln69_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.47>
ST_15 : Operation 275 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_24" [array_io.c:69]   --->   Operation 275 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 276 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_25" [array_io.c:69]   --->   Operation 276 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 16 <SV = 15> <Delay = 3.47>
ST_16 : Operation 277 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_26" [array_io.c:69]   --->   Operation 277 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 278 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_27" [array_io.c:69]   --->   Operation 278 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 17 <SV = 16> <Delay = 3.47>
ST_17 : Operation 279 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_28" [array_io.c:69]   --->   Operation 279 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 280 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_29" [array_io.c:69]   --->   Operation 280 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 18 <SV = 17> <Delay = 3.47>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [array_io.c:57]   --->   Operation 281 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_30" [array_io.c:69]   --->   Operation 290 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 291 [1/1] (3.47ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_31" [array_io.c:69]   --->   Operation 291 'write' 'write_ln69' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [array_io.c:71]   --->   Operation 292 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('d_i_0_addr', array_io.c:67) [23]  (0 ns)
	'load' operation ('d_i_0_load', array_io.c:67) on array 'd_i_0' [24]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('d_i_0_load', array_io.c:67) on array 'd_i_0' [24]  (2.32 ns)

 <State 3>: 5.55ns
The critical path consists of the following:
	'load' operation ('acc_0_load', array_io.c:67) on static variable 'acc_0' [22]  (0 ns)
	'add' operation ('add_ln69', array_io.c:69) [27]  (2.08 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [28]  (3.48 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	'load' operation ('acc_2_load', array_io.c:67) on static variable 'acc_2' [36]  (0 ns)
	'add' operation ('add_ln69_2', array_io.c:69) [41]  (2.08 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [42]  (3.48 ns)

 <State 5>: 5.55ns
The critical path consists of the following:
	'load' operation ('acc_4_load', array_io.c:67) on static variable 'acc_4' [50]  (0 ns)
	'add' operation ('add_ln69_4', array_io.c:69) [55]  (2.08 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [56]  (3.48 ns)

 <State 6>: 5.55ns
The critical path consists of the following:
	'load' operation ('acc_6_load', array_io.c:67) on static variable 'acc_6' [64]  (0 ns)
	'add' operation ('add_ln69_6', array_io.c:69) [69]  (2.08 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [70]  (3.48 ns)

 <State 7>: 5.55ns
The critical path consists of the following:
	'add' operation ('add_ln69_8', array_io.c:69) [81]  (2.08 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [82]  (3.48 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('d_i_0_load_12', array_io.c:67) on array 'd_i_0' [159]  (2.32 ns)
	'add' operation ('add_ln67_1', array_io.c:67) [162]  (2.08 ns)
	'add' operation ('add_ln67_2', array_io.c:67) [164]  (2.11 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('d_i_0_load_14', array_io.c:67) on array 'd_i_0' [207]  (2.32 ns)
	'add' operation ('add_ln67_17', array_io.c:67) [210]  (2.08 ns)
	'add' operation ('add_ln67_18', array_io.c:67) [212]  (2.11 ns)

 <State 10>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln67_16', array_io.c:67) [209]  (0 ns)
	'add' operation ('temp', array_io.c:67) [214]  (4.37 ns)

 <State 11>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [122]  (3.48 ns)

 <State 12>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [132]  (3.48 ns)

 <State 13>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [142]  (3.48 ns)

 <State 14>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [152]  (3.48 ns)

 <State 15>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [169]  (3.48 ns)

 <State 16>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [193]  (3.48 ns)

 <State 17>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [217]  (3.48 ns)

 <State 18>: 3.48ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_0' (array_io.c:69) [241]  (3.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
