Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCP_tb_behav xil_defaultlib.SCP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.FA32_default
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.SHIFT_2LEFT_26
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.MUX_5BIT
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.EXPANDER
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU_CTRL
Compiling module xil_defaultlib.ALU_BOTTOM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_TOP
Compiling module xil_defaultlib.ALU_32_default
Compiling module xil_defaultlib.DATA_MEMORY
Compiling module xil_defaultlib.SHIFT_2LEFT
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.SCP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCP_tb_behav
