// Seed: 688796924
module module_0 #(
    parameter id_8 = 32'd87
) (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input wand id_3
);
  assign id_2 = id_0;
  logic [7:0][!  -1] id_5;
  wand id_6, id_7, _id_8;
  assign id_6 = 1'd0;
  uwire [  -1 : id_8] id_9;
  logic [(  1  ) : 1] id_10;
  ;
  assign id_9.id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand id_6,
    input uwire id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    input wire id_14,
    output uwire id_15,
    output supply0 id_16
    , id_27,
    output tri0 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input wor id_20,
    output tri0 id_21,
    output logic id_22,
    input tri id_23,
    output supply1 id_24,
    output tri0 id_25
);
  assign id_3  = -1'b0;
  assign id_11 = -1;
  id_28 :
  assert property (@* -1) begin : LABEL_0
    id_22 <= 1;
  end
  module_0 modCall_1 (
      id_14,
      id_20,
      id_16,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
