{
  "Top": "covariance",
  "RtlTop": "covariance",
  "RtlPrefix": "",
  "RtlSubPrefix": "covariance_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck24",
    "Package": "-ubva530",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_we0",
          "name": "data_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_d0",
          "name": "data_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_address1",
          "name": "data_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce1",
          "name": "data_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_we1",
          "name": "data_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_d1",
          "name": "data_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q1",
          "name": "data_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "cov": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cov_address0",
          "name": "cov_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cov_ce0",
          "name": "cov_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cov_we0",
          "name": "cov_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cov_d0",
          "name": "cov_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top covariance -name covariance"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "covariance"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "2293 ~ 18165",
    "Latency": "2292"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "covariance",
    "Version": "1.0",
    "DisplayName": "Covariance",
    "Revision": "2112974668",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_covariance_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Documents\/LAP_hls_benchmarks\/Vitis\/covariance\/covariance.cpp"],
    "Vhdl": [
      "impl\/vhdl\/covariance_covariance_Pipeline_VITIS_LOOP_5_1.vhd",
      "impl\/vhdl\/covariance_covariance_Pipeline_VITIS_LOOP_17_5.vhd",
      "impl\/vhdl\/covariance_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/covariance_mul_31s_31s_31_1_1.vhd",
      "impl\/vhdl\/covariance.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/covariance_covariance_Pipeline_VITIS_LOOP_5_1.v",
      "impl\/verilog\/covariance_covariance_Pipeline_VITIS_LOOP_17_5.v",
      "impl\/verilog\/covariance_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/covariance_mul_31s_31s_31_1_1.v",
      "impl\/verilog\/covariance.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/covariance.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"data_address0": "DATA"},
      "ports": ["data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_d0": "DATA"},
      "ports": ["data_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q0": "DATA"},
      "ports": ["data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"data_address1": "DATA"},
      "ports": ["data_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_d1": "DATA"},
      "ports": ["data_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q1": "DATA"},
      "ports": ["data_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "cov_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"cov_address0": "DATA"},
      "ports": ["cov_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cov"
        }]
    },
    "cov_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"cov_d0": "DATA"},
      "ports": ["cov_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cov"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "data_address0": {
      "dir": "out",
      "width": "10"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_d0": {
      "dir": "out",
      "width": "32"
    },
    "data_q0": {
      "dir": "in",
      "width": "32"
    },
    "data_address1": {
      "dir": "out",
      "width": "10"
    },
    "data_ce1": {
      "dir": "out",
      "width": "1"
    },
    "data_we1": {
      "dir": "out",
      "width": "1"
    },
    "data_d1": {
      "dir": "out",
      "width": "32"
    },
    "data_q1": {
      "dir": "in",
      "width": "32"
    },
    "cov_address0": {
      "dir": "out",
      "width": "10"
    },
    "cov_ce0": {
      "dir": "out",
      "width": "1"
    },
    "cov_we0": {
      "dir": "out",
      "width": "1"
    },
    "cov_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "covariance",
      "Instances": [
        {
          "ModuleName": "covariance_Pipeline_VITIS_LOOP_5_1",
          "InstanceName": "grp_covariance_Pipeline_VITIS_LOOP_5_1_fu_355"
        },
        {
          "ModuleName": "covariance_Pipeline_VITIS_LOOP_17_5",
          "InstanceName": "grp_covariance_Pipeline_VITIS_LOOP_17_5_fu_361"
        }
      ]
    },
    "Info": {
      "covariance_Pipeline_VITIS_LOOP_5_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "covariance_Pipeline_VITIS_LOOP_17_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "covariance": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "covariance_Pipeline_VITIS_LOOP_5_1": {
        "Latency": {
          "LatencyBest": "1042",
          "LatencyAvg": "1042",
          "LatencyWorst": "1042",
          "PipelineII": "1042",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.422"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_5_1",
            "TripCount": "32",
            "Latency": "1040",
            "PipelineII": "32",
            "PipelineDepth": "49"
          }],
        "Area": {
          "FF": "2853",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3105",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "covariance_Pipeline_VITIS_LOOP_17_5": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "",
          "LatencyWorst": "516",
          "PipelineIIMin": "20",
          "PipelineIIMax": "516",
          "PipelineII": "20 ~ 516",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.422"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_5",
            "TripCount": "",
            "LatencyMin": "18",
            "LatencyMax": "514",
            "Latency": "18 ~ 514",
            "PipelineII": "16",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "26",
          "FF": "2469",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2544",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "covariance": {
        "Latency": {
          "LatencyBest": "2292",
          "LatencyAvg": "",
          "LatencyWorst": "18164",
          "PipelineIIMin": "2293",
          "PipelineIIMax": "18165",
          "PipelineII": "2293 ~ 18165",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.422"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_4",
            "TripCount": "32",
            "LatencyMin": "1248",
            "LatencyMax": "17120",
            "Latency": "1248 ~ 17120",
            "PipelineII": "",
            "PipelineDepthMin": "39",
            "PipelineDepthMax": "535",
            "PipelineDepth": "39 ~ 535"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "26",
          "FF": "6421",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "6166",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-05 23:28:31 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
