-- VHDL test case input
label_: target := expression;