// Seed: 3026286725
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  wire id_5;
  assign id_5[1] = id_3 ? id_1 : "" + 1;
  generate
    assign id_0 = id_1;
  endgenerate
endmodule
