#ifdef ZZ_INCLUDE_CODE
ZZ_4A970:
	V0 = 0x80060000;
	V0 = EMU_ReadU32(V0 - 8452); //+ 0xFFFFDEFC
	SP -= 24;
	EMU_Write32(SP + 16,RA); //+ 0x10
	V0 = EMU_ReadU32(V0 + 4); //+ 0x4
	ZZ_JUMPREGISTER_BEGIN(V0);
	RA = 0x8004A990; //ZZ_4A970_20
	ZZ_CLOCKCYCLES_JR(8);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (V0,8004A988)
	ZZ_JUMPREGISTER_END();
ZZ_4A970_20:
	RA = EMU_ReadU32(SP + 16); //+ 0x10
	SP += 24;
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(4);
	ZZ_JUMPREGISTER(0x80050314,ZZ_50300_14);
	ZZ_JUMPREGISTER(0x80047204,ZZ_471F0_14);
	ZZ_JUMPREGISTER(0x8004E4F0,ZZ_4E398_158);
	ZZ_JUMPREGISTER(0x8004E72C,ZZ_4E678_B4);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x8004A970,0x8004A990,ZZ_4A970);
ZZ_MARK_TARGET(0x8004A990,0x8004A9A0,ZZ_4A970_20);
