#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155e0ec50 .scope module, "tb_matrix_multiplier" "tb_matrix_multiplier" 2 7;
 .timescale -9 -12;
P_0x155e0edc0 .param/l "C_DATA_WIDTH" 0 2 16, +C4<00000000000000000000000000000000000000000000000000000000000010100>;
P_0x155e0ee00 .param/l "DATA_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x155e0ee40 .param/l "M" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x155e0ee80 .param/l "N" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x155e0eec0 .param/l "P" 0 2 13, +C4<00000000000000000000000000001000>;
v0x600000756910_0 .var "clk", 0 0;
v0x6000007569a0_0 .net "done", 0 0, v0x600000756130_0;  1 drivers
v0x600000756a30_0 .var/s "dut_val", 7 0;
v0x600000756ac0_0 .var/i "error_count", 31 0;
v0x600000756b50 .array/s "expected_c", 63 0, 7 0;
v0x600000756be0_0 .var/i "i", 31 0;
v0x600000756c70_0 .var/i "j", 31 0;
v0x600000756d00_0 .var/i "k", 31 0;
v0x600000756d90_0 .var "matrix_a_packed", 511 0;
v0x600000756e20 .array/s "matrix_a_tb", 63 0, 7 0;
v0x600000756eb0_0 .var "matrix_b_packed", 511 0;
v0x600000756f40 .array/s "matrix_b_tb", 63 0, 7 0;
v0x600000756fd0_0 .var/i "pack_i", 31 0;
v0x600000757060_0 .net "result_c_tb", 511 0, v0x600000756640_0;  1 drivers
v0x6000007570f0_0 .var "rst", 0 0;
v0x600000757180_0 .var "start", 0 0;
v0x600000757210_0 .var/s "temp_sum", 19 0;
v0x6000007572a0_0 .var/s "val_a", 7 0;
v0x600000757330_0 .var/s "val_b", 7 0;
E_0x60000205e640 .event anyedge, v0x600000756130_0;
v0x600000756e20_0 .array/port v0x600000756e20, 0;
v0x600000756e20_1 .array/port v0x600000756e20, 1;
v0x600000756e20_2 .array/port v0x600000756e20, 2;
v0x600000756e20_3 .array/port v0x600000756e20, 3;
E_0x60000205e680/0 .event anyedge, v0x600000756e20_0, v0x600000756e20_1, v0x600000756e20_2, v0x600000756e20_3;
v0x600000756e20_4 .array/port v0x600000756e20, 4;
v0x600000756e20_5 .array/port v0x600000756e20, 5;
v0x600000756e20_6 .array/port v0x600000756e20, 6;
v0x600000756e20_7 .array/port v0x600000756e20, 7;
E_0x60000205e680/1 .event anyedge, v0x600000756e20_4, v0x600000756e20_5, v0x600000756e20_6, v0x600000756e20_7;
v0x600000756e20_8 .array/port v0x600000756e20, 8;
v0x600000756e20_9 .array/port v0x600000756e20, 9;
v0x600000756e20_10 .array/port v0x600000756e20, 10;
v0x600000756e20_11 .array/port v0x600000756e20, 11;
E_0x60000205e680/2 .event anyedge, v0x600000756e20_8, v0x600000756e20_9, v0x600000756e20_10, v0x600000756e20_11;
v0x600000756e20_12 .array/port v0x600000756e20, 12;
v0x600000756e20_13 .array/port v0x600000756e20, 13;
v0x600000756e20_14 .array/port v0x600000756e20, 14;
v0x600000756e20_15 .array/port v0x600000756e20, 15;
E_0x60000205e680/3 .event anyedge, v0x600000756e20_12, v0x600000756e20_13, v0x600000756e20_14, v0x600000756e20_15;
v0x600000756e20_16 .array/port v0x600000756e20, 16;
v0x600000756e20_17 .array/port v0x600000756e20, 17;
v0x600000756e20_18 .array/port v0x600000756e20, 18;
v0x600000756e20_19 .array/port v0x600000756e20, 19;
E_0x60000205e680/4 .event anyedge, v0x600000756e20_16, v0x600000756e20_17, v0x600000756e20_18, v0x600000756e20_19;
v0x600000756e20_20 .array/port v0x600000756e20, 20;
v0x600000756e20_21 .array/port v0x600000756e20, 21;
v0x600000756e20_22 .array/port v0x600000756e20, 22;
v0x600000756e20_23 .array/port v0x600000756e20, 23;
E_0x60000205e680/5 .event anyedge, v0x600000756e20_20, v0x600000756e20_21, v0x600000756e20_22, v0x600000756e20_23;
v0x600000756e20_24 .array/port v0x600000756e20, 24;
v0x600000756e20_25 .array/port v0x600000756e20, 25;
v0x600000756e20_26 .array/port v0x600000756e20, 26;
v0x600000756e20_27 .array/port v0x600000756e20, 27;
E_0x60000205e680/6 .event anyedge, v0x600000756e20_24, v0x600000756e20_25, v0x600000756e20_26, v0x600000756e20_27;
v0x600000756e20_28 .array/port v0x600000756e20, 28;
v0x600000756e20_29 .array/port v0x600000756e20, 29;
v0x600000756e20_30 .array/port v0x600000756e20, 30;
v0x600000756e20_31 .array/port v0x600000756e20, 31;
E_0x60000205e680/7 .event anyedge, v0x600000756e20_28, v0x600000756e20_29, v0x600000756e20_30, v0x600000756e20_31;
v0x600000756e20_32 .array/port v0x600000756e20, 32;
v0x600000756e20_33 .array/port v0x600000756e20, 33;
v0x600000756e20_34 .array/port v0x600000756e20, 34;
v0x600000756e20_35 .array/port v0x600000756e20, 35;
E_0x60000205e680/8 .event anyedge, v0x600000756e20_32, v0x600000756e20_33, v0x600000756e20_34, v0x600000756e20_35;
v0x600000756e20_36 .array/port v0x600000756e20, 36;
v0x600000756e20_37 .array/port v0x600000756e20, 37;
v0x600000756e20_38 .array/port v0x600000756e20, 38;
v0x600000756e20_39 .array/port v0x600000756e20, 39;
E_0x60000205e680/9 .event anyedge, v0x600000756e20_36, v0x600000756e20_37, v0x600000756e20_38, v0x600000756e20_39;
v0x600000756e20_40 .array/port v0x600000756e20, 40;
v0x600000756e20_41 .array/port v0x600000756e20, 41;
v0x600000756e20_42 .array/port v0x600000756e20, 42;
v0x600000756e20_43 .array/port v0x600000756e20, 43;
E_0x60000205e680/10 .event anyedge, v0x600000756e20_40, v0x600000756e20_41, v0x600000756e20_42, v0x600000756e20_43;
v0x600000756e20_44 .array/port v0x600000756e20, 44;
v0x600000756e20_45 .array/port v0x600000756e20, 45;
v0x600000756e20_46 .array/port v0x600000756e20, 46;
v0x600000756e20_47 .array/port v0x600000756e20, 47;
E_0x60000205e680/11 .event anyedge, v0x600000756e20_44, v0x600000756e20_45, v0x600000756e20_46, v0x600000756e20_47;
v0x600000756e20_48 .array/port v0x600000756e20, 48;
v0x600000756e20_49 .array/port v0x600000756e20, 49;
v0x600000756e20_50 .array/port v0x600000756e20, 50;
v0x600000756e20_51 .array/port v0x600000756e20, 51;
E_0x60000205e680/12 .event anyedge, v0x600000756e20_48, v0x600000756e20_49, v0x600000756e20_50, v0x600000756e20_51;
v0x600000756e20_52 .array/port v0x600000756e20, 52;
v0x600000756e20_53 .array/port v0x600000756e20, 53;
v0x600000756e20_54 .array/port v0x600000756e20, 54;
v0x600000756e20_55 .array/port v0x600000756e20, 55;
E_0x60000205e680/13 .event anyedge, v0x600000756e20_52, v0x600000756e20_53, v0x600000756e20_54, v0x600000756e20_55;
v0x600000756e20_56 .array/port v0x600000756e20, 56;
v0x600000756e20_57 .array/port v0x600000756e20, 57;
v0x600000756e20_58 .array/port v0x600000756e20, 58;
v0x600000756e20_59 .array/port v0x600000756e20, 59;
E_0x60000205e680/14 .event anyedge, v0x600000756e20_56, v0x600000756e20_57, v0x600000756e20_58, v0x600000756e20_59;
v0x600000756e20_60 .array/port v0x600000756e20, 60;
v0x600000756e20_61 .array/port v0x600000756e20, 61;
v0x600000756e20_62 .array/port v0x600000756e20, 62;
v0x600000756e20_63 .array/port v0x600000756e20, 63;
E_0x60000205e680/15 .event anyedge, v0x600000756e20_60, v0x600000756e20_61, v0x600000756e20_62, v0x600000756e20_63;
v0x600000756f40_0 .array/port v0x600000756f40, 0;
v0x600000756f40_1 .array/port v0x600000756f40, 1;
v0x600000756f40_2 .array/port v0x600000756f40, 2;
v0x600000756f40_3 .array/port v0x600000756f40, 3;
E_0x60000205e680/16 .event anyedge, v0x600000756f40_0, v0x600000756f40_1, v0x600000756f40_2, v0x600000756f40_3;
v0x600000756f40_4 .array/port v0x600000756f40, 4;
v0x600000756f40_5 .array/port v0x600000756f40, 5;
v0x600000756f40_6 .array/port v0x600000756f40, 6;
v0x600000756f40_7 .array/port v0x600000756f40, 7;
E_0x60000205e680/17 .event anyedge, v0x600000756f40_4, v0x600000756f40_5, v0x600000756f40_6, v0x600000756f40_7;
v0x600000756f40_8 .array/port v0x600000756f40, 8;
v0x600000756f40_9 .array/port v0x600000756f40, 9;
v0x600000756f40_10 .array/port v0x600000756f40, 10;
v0x600000756f40_11 .array/port v0x600000756f40, 11;
E_0x60000205e680/18 .event anyedge, v0x600000756f40_8, v0x600000756f40_9, v0x600000756f40_10, v0x600000756f40_11;
v0x600000756f40_12 .array/port v0x600000756f40, 12;
v0x600000756f40_13 .array/port v0x600000756f40, 13;
v0x600000756f40_14 .array/port v0x600000756f40, 14;
v0x600000756f40_15 .array/port v0x600000756f40, 15;
E_0x60000205e680/19 .event anyedge, v0x600000756f40_12, v0x600000756f40_13, v0x600000756f40_14, v0x600000756f40_15;
v0x600000756f40_16 .array/port v0x600000756f40, 16;
v0x600000756f40_17 .array/port v0x600000756f40, 17;
v0x600000756f40_18 .array/port v0x600000756f40, 18;
v0x600000756f40_19 .array/port v0x600000756f40, 19;
E_0x60000205e680/20 .event anyedge, v0x600000756f40_16, v0x600000756f40_17, v0x600000756f40_18, v0x600000756f40_19;
v0x600000756f40_20 .array/port v0x600000756f40, 20;
v0x600000756f40_21 .array/port v0x600000756f40, 21;
v0x600000756f40_22 .array/port v0x600000756f40, 22;
v0x600000756f40_23 .array/port v0x600000756f40, 23;
E_0x60000205e680/21 .event anyedge, v0x600000756f40_20, v0x600000756f40_21, v0x600000756f40_22, v0x600000756f40_23;
v0x600000756f40_24 .array/port v0x600000756f40, 24;
v0x600000756f40_25 .array/port v0x600000756f40, 25;
v0x600000756f40_26 .array/port v0x600000756f40, 26;
v0x600000756f40_27 .array/port v0x600000756f40, 27;
E_0x60000205e680/22 .event anyedge, v0x600000756f40_24, v0x600000756f40_25, v0x600000756f40_26, v0x600000756f40_27;
v0x600000756f40_28 .array/port v0x600000756f40, 28;
v0x600000756f40_29 .array/port v0x600000756f40, 29;
v0x600000756f40_30 .array/port v0x600000756f40, 30;
v0x600000756f40_31 .array/port v0x600000756f40, 31;
E_0x60000205e680/23 .event anyedge, v0x600000756f40_28, v0x600000756f40_29, v0x600000756f40_30, v0x600000756f40_31;
v0x600000756f40_32 .array/port v0x600000756f40, 32;
v0x600000756f40_33 .array/port v0x600000756f40, 33;
v0x600000756f40_34 .array/port v0x600000756f40, 34;
v0x600000756f40_35 .array/port v0x600000756f40, 35;
E_0x60000205e680/24 .event anyedge, v0x600000756f40_32, v0x600000756f40_33, v0x600000756f40_34, v0x600000756f40_35;
v0x600000756f40_36 .array/port v0x600000756f40, 36;
v0x600000756f40_37 .array/port v0x600000756f40, 37;
v0x600000756f40_38 .array/port v0x600000756f40, 38;
v0x600000756f40_39 .array/port v0x600000756f40, 39;
E_0x60000205e680/25 .event anyedge, v0x600000756f40_36, v0x600000756f40_37, v0x600000756f40_38, v0x600000756f40_39;
v0x600000756f40_40 .array/port v0x600000756f40, 40;
v0x600000756f40_41 .array/port v0x600000756f40, 41;
v0x600000756f40_42 .array/port v0x600000756f40, 42;
v0x600000756f40_43 .array/port v0x600000756f40, 43;
E_0x60000205e680/26 .event anyedge, v0x600000756f40_40, v0x600000756f40_41, v0x600000756f40_42, v0x600000756f40_43;
v0x600000756f40_44 .array/port v0x600000756f40, 44;
v0x600000756f40_45 .array/port v0x600000756f40, 45;
v0x600000756f40_46 .array/port v0x600000756f40, 46;
v0x600000756f40_47 .array/port v0x600000756f40, 47;
E_0x60000205e680/27 .event anyedge, v0x600000756f40_44, v0x600000756f40_45, v0x600000756f40_46, v0x600000756f40_47;
v0x600000756f40_48 .array/port v0x600000756f40, 48;
v0x600000756f40_49 .array/port v0x600000756f40, 49;
v0x600000756f40_50 .array/port v0x600000756f40, 50;
v0x600000756f40_51 .array/port v0x600000756f40, 51;
E_0x60000205e680/28 .event anyedge, v0x600000756f40_48, v0x600000756f40_49, v0x600000756f40_50, v0x600000756f40_51;
v0x600000756f40_52 .array/port v0x600000756f40, 52;
v0x600000756f40_53 .array/port v0x600000756f40, 53;
v0x600000756f40_54 .array/port v0x600000756f40, 54;
v0x600000756f40_55 .array/port v0x600000756f40, 55;
E_0x60000205e680/29 .event anyedge, v0x600000756f40_52, v0x600000756f40_53, v0x600000756f40_54, v0x600000756f40_55;
v0x600000756f40_56 .array/port v0x600000756f40, 56;
v0x600000756f40_57 .array/port v0x600000756f40, 57;
v0x600000756f40_58 .array/port v0x600000756f40, 58;
v0x600000756f40_59 .array/port v0x600000756f40, 59;
E_0x60000205e680/30 .event anyedge, v0x600000756f40_56, v0x600000756f40_57, v0x600000756f40_58, v0x600000756f40_59;
v0x600000756f40_60 .array/port v0x600000756f40, 60;
v0x600000756f40_61 .array/port v0x600000756f40, 61;
v0x600000756f40_62 .array/port v0x600000756f40, 62;
v0x600000756f40_63 .array/port v0x600000756f40, 63;
E_0x60000205e680/31 .event anyedge, v0x600000756f40_60, v0x600000756f40_61, v0x600000756f40_62, v0x600000756f40_63;
E_0x60000205e680 .event/or E_0x60000205e680/0, E_0x60000205e680/1, E_0x60000205e680/2, E_0x60000205e680/3, E_0x60000205e680/4, E_0x60000205e680/5, E_0x60000205e680/6, E_0x60000205e680/7, E_0x60000205e680/8, E_0x60000205e680/9, E_0x60000205e680/10, E_0x60000205e680/11, E_0x60000205e680/12, E_0x60000205e680/13, E_0x60000205e680/14, E_0x60000205e680/15, E_0x60000205e680/16, E_0x60000205e680/17, E_0x60000205e680/18, E_0x60000205e680/19, E_0x60000205e680/20, E_0x60000205e680/21, E_0x60000205e680/22, E_0x60000205e680/23, E_0x60000205e680/24, E_0x60000205e680/25, E_0x60000205e680/26, E_0x60000205e680/27, E_0x60000205e680/28, E_0x60000205e680/29, E_0x60000205e680/30, E_0x60000205e680/31;
S_0x155e04970 .scope module, "uut" "matrix_multiplier" 2 57, 3 3 0, S_0x155e0ec50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "matrix_a";
    .port_info 4 /INPUT 512 "matrix_b";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 512 "result_c";
P_0x155e06b80 .param/l "C_DATA_WIDTH" 0 3 22, +C4<00000000000000000000000000000000000000000000000000000000000010100>;
P_0x155e06bc0 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x155e06c00 .param/l "M" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x155e06c40 .param/l "N" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x155e06c80 .param/l "P" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x155e06cc0 .param/l "S_CALC" 0 3 27, C4<01>;
P_0x155e06d00 .param/l "S_DONE" 0 3 28, C4<10>;
P_0x155e06d40 .param/l "S_IDLE" 0 3 26, C4<00>;
v0x600000755170_0 .net *"_ivl_0", 31 0, L_0x6000004540a0;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000755200_0 .net *"_ivl_11", 28 0, L_0x1580780a0;  1 drivers
v0x600000755290_0 .net *"_ivl_12", 31 0, L_0x6000004548c0;  1 drivers
v0x600000755320_0 .net *"_ivl_16", 31 0, L_0x600000454a00;  1 drivers
L_0x1580780e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007553b0_0 .net *"_ivl_19", 28 0, L_0x1580780e8;  1 drivers
L_0x158078130 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000755440_0 .net/2u *"_ivl_20", 31 0, L_0x158078130;  1 drivers
v0x6000007554d0_0 .net *"_ivl_23", 31 0, L_0x600000454aa0;  1 drivers
v0x600000755560_0 .net *"_ivl_24", 31 0, L_0x600000454b40;  1 drivers
L_0x158078178 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000007555f0_0 .net *"_ivl_27", 28 0, L_0x158078178;  1 drivers
v0x600000755680_0 .net *"_ivl_28", 31 0, L_0x600000454be0;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000755710_0 .net *"_ivl_3", 28 0, L_0x158078010;  1 drivers
v0x6000007557a0_0 .net *"_ivl_32", 31 0, L_0x600000454d20;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000755830_0 .net *"_ivl_35", 28 0, L_0x1580781c0;  1 drivers
L_0x158078208 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000007558c0_0 .net/2u *"_ivl_36", 31 0, L_0x158078208;  1 drivers
v0x600000755950_0 .net *"_ivl_39", 31 0, L_0x600000454dc0;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000007559e0_0 .net/2u *"_ivl_4", 31 0, L_0x158078058;  1 drivers
v0x600000755a70_0 .net *"_ivl_40", 31 0, L_0x600000454e60;  1 drivers
L_0x158078250 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000755b00_0 .net *"_ivl_43", 28 0, L_0x158078250;  1 drivers
v0x600000755b90_0 .net *"_ivl_44", 31 0, L_0x600000454f00;  1 drivers
v0x600000755c20_0 .net *"_ivl_7", 31 0, L_0x600000454140;  1 drivers
v0x600000755cb0_0 .net *"_ivl_8", 31 0, L_0x600000454640;  1 drivers
v0x600000755d40_0 .net "a_index", 5 0, L_0x600000454960;  1 drivers
v0x600000755dd0_0 .var/s "a_val", 7 0;
v0x600000755e60_0 .net "b_index", 5 0, L_0x600000454c80;  1 drivers
v0x600000755ef0_0 .var/s "b_val", 7 0;
v0x600000755f80 .array/s "c_array", 63 0, 7 0;
v0x600000756010_0 .net "c_index", 5 0, L_0x600000454fa0;  1 drivers
v0x6000007560a0_0 .net "clk", 0 0, v0x600000756910_0;  1 drivers
v0x600000756130_0 .var "done", 0 0;
v0x6000007561c0_0 .var "i", 2 0;
v0x600000756250_0 .var/i "init_idx", 31 0;
v0x6000007562e0_0 .var "j", 2 0;
v0x600000756370_0 .var "k", 2 0;
v0x600000756400_0 .net "matrix_a", 511 0, v0x600000756d90_0;  1 drivers
v0x600000756490_0 .net "matrix_b", 511 0, v0x600000756eb0_0;  1 drivers
v0x600000756520_0 .var "next_state", 1 0;
v0x6000007565b0_0 .var/i "pack_idx", 31 0;
v0x600000756640_0 .var "result_c", 511 0;
v0x6000007566d0_0 .net "rst", 0 0, v0x6000007570f0_0;  1 drivers
v0x600000756760_0 .net "start", 0 0, v0x600000757180_0;  1 drivers
v0x6000007567f0_0 .var "state", 1 0;
v0x600000756880_0 .var "sum", 19 0;
v0x600000755f80_0 .array/port v0x600000755f80, 0;
v0x600000755f80_1 .array/port v0x600000755f80, 1;
v0x600000755f80_2 .array/port v0x600000755f80, 2;
v0x600000755f80_3 .array/port v0x600000755f80, 3;
E_0x60000205e900/0 .event anyedge, v0x600000755f80_0, v0x600000755f80_1, v0x600000755f80_2, v0x600000755f80_3;
v0x600000755f80_4 .array/port v0x600000755f80, 4;
v0x600000755f80_5 .array/port v0x600000755f80, 5;
v0x600000755f80_6 .array/port v0x600000755f80, 6;
v0x600000755f80_7 .array/port v0x600000755f80, 7;
E_0x60000205e900/1 .event anyedge, v0x600000755f80_4, v0x600000755f80_5, v0x600000755f80_6, v0x600000755f80_7;
v0x600000755f80_8 .array/port v0x600000755f80, 8;
v0x600000755f80_9 .array/port v0x600000755f80, 9;
v0x600000755f80_10 .array/port v0x600000755f80, 10;
v0x600000755f80_11 .array/port v0x600000755f80, 11;
E_0x60000205e900/2 .event anyedge, v0x600000755f80_8, v0x600000755f80_9, v0x600000755f80_10, v0x600000755f80_11;
v0x600000755f80_12 .array/port v0x600000755f80, 12;
v0x600000755f80_13 .array/port v0x600000755f80, 13;
v0x600000755f80_14 .array/port v0x600000755f80, 14;
v0x600000755f80_15 .array/port v0x600000755f80, 15;
E_0x60000205e900/3 .event anyedge, v0x600000755f80_12, v0x600000755f80_13, v0x600000755f80_14, v0x600000755f80_15;
v0x600000755f80_16 .array/port v0x600000755f80, 16;
v0x600000755f80_17 .array/port v0x600000755f80, 17;
v0x600000755f80_18 .array/port v0x600000755f80, 18;
v0x600000755f80_19 .array/port v0x600000755f80, 19;
E_0x60000205e900/4 .event anyedge, v0x600000755f80_16, v0x600000755f80_17, v0x600000755f80_18, v0x600000755f80_19;
v0x600000755f80_20 .array/port v0x600000755f80, 20;
v0x600000755f80_21 .array/port v0x600000755f80, 21;
v0x600000755f80_22 .array/port v0x600000755f80, 22;
v0x600000755f80_23 .array/port v0x600000755f80, 23;
E_0x60000205e900/5 .event anyedge, v0x600000755f80_20, v0x600000755f80_21, v0x600000755f80_22, v0x600000755f80_23;
v0x600000755f80_24 .array/port v0x600000755f80, 24;
v0x600000755f80_25 .array/port v0x600000755f80, 25;
v0x600000755f80_26 .array/port v0x600000755f80, 26;
v0x600000755f80_27 .array/port v0x600000755f80, 27;
E_0x60000205e900/6 .event anyedge, v0x600000755f80_24, v0x600000755f80_25, v0x600000755f80_26, v0x600000755f80_27;
v0x600000755f80_28 .array/port v0x600000755f80, 28;
v0x600000755f80_29 .array/port v0x600000755f80, 29;
v0x600000755f80_30 .array/port v0x600000755f80, 30;
v0x600000755f80_31 .array/port v0x600000755f80, 31;
E_0x60000205e900/7 .event anyedge, v0x600000755f80_28, v0x600000755f80_29, v0x600000755f80_30, v0x600000755f80_31;
v0x600000755f80_32 .array/port v0x600000755f80, 32;
v0x600000755f80_33 .array/port v0x600000755f80, 33;
v0x600000755f80_34 .array/port v0x600000755f80, 34;
v0x600000755f80_35 .array/port v0x600000755f80, 35;
E_0x60000205e900/8 .event anyedge, v0x600000755f80_32, v0x600000755f80_33, v0x600000755f80_34, v0x600000755f80_35;
v0x600000755f80_36 .array/port v0x600000755f80, 36;
v0x600000755f80_37 .array/port v0x600000755f80, 37;
v0x600000755f80_38 .array/port v0x600000755f80, 38;
v0x600000755f80_39 .array/port v0x600000755f80, 39;
E_0x60000205e900/9 .event anyedge, v0x600000755f80_36, v0x600000755f80_37, v0x600000755f80_38, v0x600000755f80_39;
v0x600000755f80_40 .array/port v0x600000755f80, 40;
v0x600000755f80_41 .array/port v0x600000755f80, 41;
v0x600000755f80_42 .array/port v0x600000755f80, 42;
v0x600000755f80_43 .array/port v0x600000755f80, 43;
E_0x60000205e900/10 .event anyedge, v0x600000755f80_40, v0x600000755f80_41, v0x600000755f80_42, v0x600000755f80_43;
v0x600000755f80_44 .array/port v0x600000755f80, 44;
v0x600000755f80_45 .array/port v0x600000755f80, 45;
v0x600000755f80_46 .array/port v0x600000755f80, 46;
v0x600000755f80_47 .array/port v0x600000755f80, 47;
E_0x60000205e900/11 .event anyedge, v0x600000755f80_44, v0x600000755f80_45, v0x600000755f80_46, v0x600000755f80_47;
v0x600000755f80_48 .array/port v0x600000755f80, 48;
v0x600000755f80_49 .array/port v0x600000755f80, 49;
v0x600000755f80_50 .array/port v0x600000755f80, 50;
v0x600000755f80_51 .array/port v0x600000755f80, 51;
E_0x60000205e900/12 .event anyedge, v0x600000755f80_48, v0x600000755f80_49, v0x600000755f80_50, v0x600000755f80_51;
v0x600000755f80_52 .array/port v0x600000755f80, 52;
v0x600000755f80_53 .array/port v0x600000755f80, 53;
v0x600000755f80_54 .array/port v0x600000755f80, 54;
v0x600000755f80_55 .array/port v0x600000755f80, 55;
E_0x60000205e900/13 .event anyedge, v0x600000755f80_52, v0x600000755f80_53, v0x600000755f80_54, v0x600000755f80_55;
v0x600000755f80_56 .array/port v0x600000755f80, 56;
v0x600000755f80_57 .array/port v0x600000755f80, 57;
v0x600000755f80_58 .array/port v0x600000755f80, 58;
v0x600000755f80_59 .array/port v0x600000755f80, 59;
E_0x60000205e900/14 .event anyedge, v0x600000755f80_56, v0x600000755f80_57, v0x600000755f80_58, v0x600000755f80_59;
v0x600000755f80_60 .array/port v0x600000755f80, 60;
v0x600000755f80_61 .array/port v0x600000755f80, 61;
v0x600000755f80_62 .array/port v0x600000755f80, 62;
v0x600000755f80_63 .array/port v0x600000755f80, 63;
E_0x60000205e900/15 .event anyedge, v0x600000755f80_60, v0x600000755f80_61, v0x600000755f80_62, v0x600000755f80_63;
E_0x60000205e900 .event/or E_0x60000205e900/0, E_0x60000205e900/1, E_0x60000205e900/2, E_0x60000205e900/3, E_0x60000205e900/4, E_0x60000205e900/5, E_0x60000205e900/6, E_0x60000205e900/7, E_0x60000205e900/8, E_0x60000205e900/9, E_0x60000205e900/10, E_0x60000205e900/11, E_0x60000205e900/12, E_0x60000205e900/13, E_0x60000205e900/14, E_0x60000205e900/15;
E_0x60000205e940 .event posedge, v0x6000007566d0_0, v0x6000007560a0_0;
E_0x60000205e980/0 .event anyedge, v0x6000007567f0_0, v0x600000756760_0, v0x6000007561c0_0, v0x6000007562e0_0;
E_0x60000205e980/1 .event anyedge, v0x600000756370_0;
E_0x60000205e980 .event/or E_0x60000205e980/0, E_0x60000205e980/1;
E_0x60000205e9c0 .event anyedge, v0x600000755d40_0, v0x600000756400_0, v0x600000755e60_0, v0x600000756490_0;
L_0x6000004540a0 .concat [ 3 29 0 0], v0x6000007561c0_0, L_0x158078010;
L_0x600000454140 .arith/mult 32, L_0x6000004540a0, L_0x158078058;
L_0x600000454640 .concat [ 3 29 0 0], v0x600000756370_0, L_0x1580780a0;
L_0x6000004548c0 .arith/sum 32, L_0x600000454140, L_0x600000454640;
L_0x600000454960 .part L_0x6000004548c0, 0, 6;
L_0x600000454a00 .concat [ 3 29 0 0], v0x600000756370_0, L_0x1580780e8;
L_0x600000454aa0 .arith/mult 32, L_0x600000454a00, L_0x158078130;
L_0x600000454b40 .concat [ 3 29 0 0], v0x6000007562e0_0, L_0x158078178;
L_0x600000454be0 .arith/sum 32, L_0x600000454aa0, L_0x600000454b40;
L_0x600000454c80 .part L_0x600000454be0, 0, 6;
L_0x600000454d20 .concat [ 3 29 0 0], v0x6000007561c0_0, L_0x1580781c0;
L_0x600000454dc0 .arith/mult 32, L_0x600000454d20, L_0x158078208;
L_0x600000454e60 .concat [ 3 29 0 0], v0x6000007562e0_0, L_0x158078250;
L_0x600000454f00 .arith/sum 32, L_0x600000454dc0, L_0x600000454e60;
L_0x600000454fa0 .part L_0x600000454f00, 0, 6;
    .scope S_0x155e04970;
T_0 ;
    %wait E_0x60000205e9c0;
    %load/vec4 v0x600000756400_0;
    %load/vec4 v0x600000755d40_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x600000755dd0_0, 0, 8;
    %load/vec4 v0x600000756490_0;
    %load/vec4 v0x600000755e60_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x600000755ef0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x155e04970;
T_1 ;
    %wait E_0x60000205e940;
    %load/vec4 v0x6000007566d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007567f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000756520_0;
    %assign/vec4 v0x6000007567f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155e04970;
T_2 ;
    %wait E_0x60000205e980;
    %load/vec4 v0x6000007567f0_0;
    %store/vec4 v0x600000756520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000756130_0, 0, 1;
    %load/vec4 v0x6000007567f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x600000756760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000756520_0, 0, 2;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x6000007561c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v0x6000007562e0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x600000756370_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000756520_0, 0, 2;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000756130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000756520_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x155e04970;
T_3 ;
    %wait E_0x60000205e940;
    %load/vec4 v0x6000007566d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007561c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007562e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000756370_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000756880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756250_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000756250_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000756250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000755f80, 0, 4;
    %load/vec4 v0x600000756250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756250_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000007567f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x600000756370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x600000755dd0_0;
    %pad/s 20;
    %load/vec4 v0x600000755ef0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0x600000756880_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600000756880_0;
    %load/vec4 v0x600000755dd0_0;
    %pad/u 20;
    %load/vec4 v0x600000755ef0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000756880_0, 0;
T_3.7 ;
    %load/vec4 v0x600000756370_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x600000756880_0;
    %load/vec4 v0x600000755dd0_0;
    %pad/u 20;
    %load/vec4 v0x600000755ef0_0;
    %pad/u 20;
    %mul;
    %add;
    %pad/u 8;
    %load/vec4 v0x600000756010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000755f80, 0, 4;
T_3.8 ;
    %load/vec4 v0x600000756370_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x600000756370_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000756370_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000756370_0, 0;
    %load/vec4 v0x6000007562e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x6000007562e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000007562e0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007562e0_0, 0;
    %load/vec4 v0x6000007561c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x6000007561c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000007561c0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007561c0_0, 0;
T_3.15 ;
T_3.13 ;
T_3.11 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x6000007567f0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.18, 4;
    %load/vec4 v0x600000756760_0;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007561c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007562e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000756370_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000756880_0, 0;
T_3.16 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155e04970;
T_4 ;
    %wait E_0x60000205e900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007565b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6000007565b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x6000007565b0_0;
    %load/vec4a v0x600000755f80, 4;
    %load/vec4 v0x6000007565b0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600000756640_0, 4, 8;
    %load/vec4 v0x6000007565b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007565b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x155e0ec50;
T_5 ;
    %wait E_0x60000205e680;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756fd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x600000756fd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x600000756fd0_0;
    %load/vec4a v0x600000756e20, 4;
    %load/vec4 v0x600000756fd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600000756d90_0, 4, 8;
    %load/vec4 v0x600000756fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756fd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756fd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000756fd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv/s 4, v0x600000756fd0_0;
    %load/vec4a v0x600000756f40, 4;
    %load/vec4 v0x600000756fd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600000756eb0_0, 4, 8;
    %load/vec4 v0x600000756fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756fd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x155e0ec50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000756910_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600000756910_0;
    %inv;
    %store/vec4 v0x600000756910_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x155e0ec50;
T_7 ;
    %vpi_call 2 75 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$display", "Starting Matrix Multiplication Testbench" {0 0 0};
    %vpi_call 2 77 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007570f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000757180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x600000756be0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x600000756be0_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 8;
    %ix/getv/s 4, v0x600000756be0_0;
    %store/vec4a v0x600000756e20, 4, 0;
    %load/vec4 v0x600000756be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000756be0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x600000756be0_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 8;
    %ix/getv/s 4, v0x600000756be0_0;
    %store/vec4a v0x600000756f40, 4, 0;
    %load/vec4 v0x600000756be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 92 "$readmemh", "ram_a_init.txt", v0x600000756e20 {0 0 0};
    %vpi_call 2 93 "$readmemh", "ram_b_init.txt", v0x600000756f40 {0 0 0};
    %vpi_call 2 94 "$display", "Time: %0t ns | Matrices A and B initialized.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x600000756be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756c70_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000756c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000757210_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756d00_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x600000756d00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x600000756be0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x600000756d00_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000756e20, 4;
    %store/vec4 v0x6000007572a0_0, 0, 8;
    %load/vec4 v0x600000756d00_0;
    %muli 8, 0, 32;
    %load/vec4 v0x600000756c70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000756f40, 4;
    %store/vec4 v0x600000757330_0, 0, 8;
    %load/vec4 v0x600000757210_0;
    %load/vec4 v0x6000007572a0_0;
    %pad/s 20;
    %load/vec4 v0x600000757330_0;
    %pad/s 20;
    %mul;
    %add;
    %store/vec4 v0x600000757210_0, 0, 20;
    %load/vec4 v0x600000756d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756d00_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v0x600000757210_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x600000756be0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000756c70_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000756b50, 4, 0;
    %load/vec4 v0x600000756c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756c70_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %load/vec4 v0x600000756be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 108 "$display", "Time: %0t ns | Golden model calculated the expected result.", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007570f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000757180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000757180_0, 0, 1;
    %vpi_call 2 117 "$display", "Time: %0t ns | Start pulse sent to DUT. Waiting for completion...", $time {0 0 0};
T_7.10 ;
    %load/vec4 v0x6000007569a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.11, 6;
    %wait E_0x60000205e640;
    %jmp T_7.10;
T_7.11 ;
    %delay 1000, 0;
    %vpi_call 2 122 "$display", "Time: %0t ns | DUT finished. 'done' signal received.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
T_7.12 ;
    %load/vec4 v0x600000756be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000756c70_0, 0, 32;
T_7.14 ;
    %load/vec4 v0x600000756c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x600000757060_0;
    %load/vec4 v0x600000756be0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x600000756c70_0;
    %add;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x600000756a30_0, 0, 8;
    %load/vec4 v0x600000756a30_0;
    %load/vec4 v0x600000756be0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000756c70_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000756b50, 4;
    %cmp/ne;
    %jmp/0xz  T_7.16, 6;
    %vpi_call 2 130 "$display", "ERROR: Mismatch at C[%0d][%0d]!", v0x600000756be0_0, v0x600000756c70_0 {0 0 0};
    %load/vec4 v0x600000756be0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000756c70_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000756b50, 4;
    %load/vec4 v0x600000756be0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000756c70_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000756b50, 4;
    %vpi_call 2 131 "$display", "  --> Expected: %h (%d), DUT Result: %h (%d)", S<1,vec4,s8>, S<0,vec4,s8>, v0x600000756a30_0, v0x600000756a30_0 {2 0 0};
    %load/vec4 v0x600000756ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756ac0_0, 0, 32;
T_7.16 ;
    %load/vec4 v0x600000756c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756c70_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %load/vec4 v0x600000756be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000756be0_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
    %load/vec4 v0x600000756ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %vpi_call 2 139 "$display", "\012SUCCESS: All %0d elements match the expected result!", 32'sb00000000000000000000000001000000 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call 2 141 "$display", "\012FAILURE: Found %0d mismatches.", v0x600000756ac0_0 {0 0 0};
T_7.19 ;
    %vpi_call 2 144 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 145 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 146 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x155e0ec50;
T_8 ;
    %vpi_call 2 154 "$dumpfile", "matrix_multiplier.vcd" {0 0 0};
    %vpi_call 2 155 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x155e0ec50 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_matrix_multiplier.v";
    "matrix_multiplier.v";
