#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-NN2U833S
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Nov 15 11:08:18 2021
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_buf.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/uart_tx.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/spi.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/defines.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/uart_debug.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v" has been added to project successfully. 
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/key_filter.v" has been added to project successfully. 
Compiling architecture definition.
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 21)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 22)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 23)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 25)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 26)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 27)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 29)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/soc_tb.v(line number: 33)] Could not resolve hierarchical name u_pwm
E: Parsing ERROR.
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Nov 15 11:09:18 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/Misaka/Desktop/riscv_final/risc-v/risc-v.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v(line number: 2)] Analyzing module OLED_drive (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v(line number: 7)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v(line number: 20)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 46)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v(line number: 156)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v(line number: 153)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/source/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 155)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v(line number: 1)] Analyzing module data_conver (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v(line number: 168)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v(line number: 169)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v(line number: 1)] Analyzing module DHT22_drive (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_buf.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 167)] Analyzing module jtag_top (library work)
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 195)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 196)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v(line number: 1)] Analyzing module top_dht22 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v(line number: 154)] Analyzing module pwm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v(line number: 2)] Analyzing module bcd_8421 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v(line number: 23)] Analyzing module HEX8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/uart_tx.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/uart_tx.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/uart_tx.v(line number: 2)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v(line number: 169)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v(line number: 2)] Analyzing module uart_tx (library work)
W: Overwriting previous defined module uart_tx
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v(line number: 168)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/spi.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/spi.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 23)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 48)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 52)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 83)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 90)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 91)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 92)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 93)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v(line number: 27)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v(line number: 154)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v(line number: 155)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v(line number: 167)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v(line number: 156)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v(line number: 170)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v(line number: 168)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v(line number: 168)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/defines.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/defines.v
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/defines.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/uart_debug.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v(line number: 169)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v(line number: 1)] Analyzing module hc05_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/key_filter.v
I: Verilog-0001: Analyzing file C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/key_filter.v
I: Verilog-0002: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/key_filter.v(line number: 2)] Analyzing module key_filter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/Misaka/Desktop/riscv_final/risc-v} C:/Users/Misaka/Desktop/riscv_final/risc-v/source/Desktop/key_filter.v successfully.
 0.052365s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (119.4%)
Start rtl-elaborate.
I: Module "tinyriscv_soc_top" is set as top module.
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 155)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v(line number: 1)] Elaborating module top_dht22
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/DHT22_driver.v(line number: 1)] Elaborating module DHT22_drive
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/hc05_top.v(line number: 1)] Elaborating module hc05_top
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_tx.v(line number: 2)] Elaborating module uart_tx
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/uart/uart_rx.v(line number: 20)] Elaborating module uart_rx
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v(line number: 2)] Elaborating module bcd_8421
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/bcd_8421.v(line number: 2)] Elaborating module bcd_8421
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/data_conv.v(line number: 1)] Elaborating module data_conver
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/HEX8.v(line number: 23)] Elaborating module HEX8
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/OLED_drive.v(line number: 2)] Elaborating module OLED_drive
W: Verilog-2023: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v(line number: 120)] Give initial value 0 for the no drive pin rx in module instance
W: Verilog-2023: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/rtl/top_module.v(line number: 167)] Give initial value 0 for the no drive pin dot_disp in module instance
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/riscv.v(line number: 153)] Elaborating module tinyriscv
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch.v(line number: 168)] Elaborating module pc_reg
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/Control.v(line number: 169)] Elaborating module ctrl
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/regs.v(line number: 154)] Elaborating module regs
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/csr_reg.v(line number: 168)] Elaborating module csr_reg
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/fetch2reg.v(line number: 168)] Elaborating module if_id
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition.v(line number: 169)] Elaborating module id
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/recognition2reg.v(line number: 168)] Elaborating module id_ex
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/execute.v(line number: 169)] Elaborating module ex
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/division.v(line number: 170)] Elaborating module div
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v(line number: 155)] Elaborating module clint
W: Verilog-2024: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/interruptor.v(line number: 155)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 46)] Elaborating module rom
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 63)] Net read_addr in module rom does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/ram.v(line number: 167)] Elaborating module ram
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/timer.v(line number: 156)] Elaborating module timer
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/uart.v(line number: 58)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/gpio.v(line number: 7)] Elaborating module gpio
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/pwm.v(line number: 154)] Elaborating module pwm
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/core/rvbus.v(line number: 156)] Elaborating module rib
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 167)] Elaborating module jtag_top
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_driver.v(line number: 23)] Elaborating module jtag_driver
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_dm.v(line number: 27)] Elaborating module jtag_dm
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 207)] Net dm_op_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 208)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/debug/jtag_top.v(line number: 209)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2023: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 378)] Give initial value 0 for the no drive pin en in module instance
W: Verilog-2036: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 514)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 514)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 514)] Net m3_req_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 514)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 514)] Net s5_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2024: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 155)] Give an initial value for the no drive output pin spi_mosi in graph of sdm module tinyriscv_soc_top
W: Verilog-2024: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 155)] Give an initial value for the no drive output pin spi_ss in graph of sdm module tinyriscv_soc_top
W: Verilog-2024: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 155)] Give an initial value for the no drive output pin spi_clk in graph of sdm module tinyriscv_soc_top
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 206)] Net m1_data_i in module tinyriscv_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 208)] Net m1_req_i in module tinyriscv_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/soc/riscv_soc_top.v(line number: 209)] Net m1_we_i in module tinyriscv_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.286135s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (98.3%)
Start rtl-prep.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[217]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[218]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[219]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[220]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[221]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[222]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[223]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[224]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[225]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[226]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[227]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[228]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[229]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[230]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[231]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[232]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[233]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[234]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[235]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[236]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[237]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[238]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[239]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[240]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[241]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[242]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[243]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[244]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[245]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[246]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[247]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[248]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[249]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[250]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[251]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[252]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[253]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[254]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[255]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[256]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[257]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[258]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[259]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[260]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[261]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[262]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[263]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[264]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[265]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[266]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[267]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[268]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[269]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[270]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[271]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[272]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[273]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[274]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[275]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[276]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[277]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[278]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[279]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[280]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[281]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[282]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[283]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[284]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[285]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[286]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[287]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[288]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[289]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[290]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[291]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[292]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[293]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[294]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[295]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[296]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[297]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[298]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[299]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[300]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[301]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[302]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[303]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[304]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[305]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[306]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[307]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[308]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[309]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[310]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[311]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[312]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[313]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[314]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[315]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[316]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[317]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[318]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[319]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[320]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[321]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[322]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[323]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[324]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[325]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[326]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[327]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[328]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[329]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[330]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[331]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[332]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[333]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[334]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[335]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[336]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[337]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[338]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[339]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[340]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[341]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[342]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[343]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[344]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[345]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[346]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[347]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[348]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[349]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[350]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[351]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[352]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[353]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[354]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[355]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[356]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[357]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[358]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[359]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[360]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[361]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[362]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[363]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[364]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[365]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[366]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[367]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[368]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[369]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[370]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[371]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[372]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[373]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[374]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[375]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[376]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[377]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[378]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[379]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[380]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[381]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[382]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[383]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[384]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[385]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[386]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[387]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[388]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[389]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[390]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[391]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[392]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[393]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[394]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[395]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[396]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[397]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[398]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[399]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[400]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[401]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[402]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[403]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[404]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[405]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[406]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[407]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[408]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[409]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[410]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[411]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[412]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[413]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[414]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[415]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[416]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[417]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[418]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[419]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[420]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[421]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[422]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[423]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[424]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[425]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[426]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[427]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[428]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[429]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[430]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[431]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[432]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[433]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[434]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[435]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[436]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[437]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[438]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[439]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[440]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[441]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[442]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[443]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[444]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[445]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[446]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[447]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[448]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[449]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[450]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[451]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[452]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[453]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[454]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[455]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[456]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[457]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[458]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[459]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[460]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[461]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[462]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[463]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[464]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[465]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[466]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[467]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[468]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[469]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[470]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[471]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[472]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[473]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[474]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[475]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[476]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[477]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[478]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[479]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[480]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[481]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[482]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[483]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[484]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[485]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[486]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[487]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[488]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[489]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[490]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[491]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[492]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[493]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[494]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[495]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[496]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[497]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[498]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[499]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[500]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[501]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[502]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[503]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[504]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[505]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[506]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[507]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[508]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[509]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[510]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] The net 'ROM[511]' in tinyriscv_soc_top.u_rom is un-driven.
Executing : rtl-prep successfully.
 0.560626s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (100.3%)
Start rtl-infer.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[216], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[215], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[0], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[1], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[2], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[3], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[4], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[5], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[6], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[7], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[8], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[9], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[10], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[11], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[12], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[13], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[14], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[15], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[16], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[17], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[18], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[19], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[20], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[21], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[22], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[23], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[24], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[25], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[26], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[27], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[28], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[29], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[30], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[31], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[32], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[33], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[34], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[35], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[36], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[37], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[38], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[39], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[40], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[41], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[42], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[43], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[44], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[45], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[46], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[47], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[48], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[49], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[50], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[51], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[52], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[53], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[54], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[55], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[56], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[57], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[58], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[59], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[60], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[61], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[62], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[63], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[64], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[65], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[66], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[67], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[68], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[69], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[70], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[71], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[72], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[73], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[74], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[75], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[76], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[77], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[78], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[79], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[80], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[81], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[82], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[83], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[84], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[85], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[86], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[87], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[88], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[89], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[90], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[91], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[92], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[93], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[94], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[95], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[96], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[97], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[98], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[99], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[100], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[101], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[102], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[103], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[104], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[105], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[106], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[107], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[108], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[109], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[110], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[111], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[112], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[113], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[114], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[115], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[116], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[117], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[118], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[119], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[120], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[121], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[122], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[123], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[124], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[125], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[126], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[127], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[128], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[129], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[130], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[131], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[132], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[133], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[134], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[135], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[136], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[137], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[138], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[139], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[140], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[141], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[142], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[143], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[144], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[145], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[146], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[147], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[148], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[149], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[150], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[151], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[152], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[153], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[154], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[155], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[156], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[157], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[158], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[159], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[160], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[161], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[162], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[163], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[164], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[165], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[166], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[167], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[168], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[169], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[170], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[171], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[172], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[173], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[174], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[175], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[176], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[177], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[178], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[179], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[180], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[181], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[182], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[183], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[184], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[185], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[186], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[187], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[188], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[189], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[190], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[191], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[192], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[193], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[194], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[195], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[196], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[197], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[198], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[199], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[200], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[201], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[202], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[203], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[204], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[205], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[206], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[207], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[208], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[209], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[210], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[211], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[212], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[213], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/perips/rom.v(line number: 61)] Latch is generated for signal ROM[214], possible missing assignment in an if or case statement.
I: Sdm-0001: Found Ram _ram, depth=256, width=32.
I: Sdm-0001: Found Ram regs_jtag, depth=32, width=32.
I: Sdm-0001: Found Ram regs_2, depth=32, width=32.
I: Sdm-0001: Found Ram regs_1, depth=32, width=32.
Executing : rtl-infer successfully.
 3.351771s wall, 2.937500s user + 0.406250s system = 3.343750s CPU (99.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.202721s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 1.129352s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.6%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N80 N218 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): 0xx
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): 1x1
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): x11
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N180 N190 N192 
S0(00001)-->S2(00100): 1xx
S0(00001)-->S2(00100): x1x
S0(00001)-->S3(01000): 001
S1(00010)-->S4(10000): xxx
S2(00100)-->S1(00010): xxx
S4(10000)-->S0(00001): xxx
S3(01000)-->S0(00001): xxx
S3(01000)-->S0(00001): xxx
S4(10000)-->S0(00001): xxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N249 rst tx_data_valid 
S0(0001)-->S1(0010): x11
S1(0010)-->S2(0100): x1x
S2(0100)-->S3(1000): 11x
S3(1000)-->S0(0001): xxx
S0(0001)-->S0(0001): x0x
S1(0010)-->S0(0001): x0x
S2(0100)-->S0(0001): x0x
S3(1000)-->S0(0001): x0x

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

Executing : FSM inference successfully.
 0.245992s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (101.6%)
Start sdm2adm.
I: Constant propagation done on N12 (bmsWIDEMUX).
I: Constant propagation done on N107 (bmsWIDEMUX).
I: Constant propagation done on N95_2 (bmsWIDEMUX).
I: Constant propagation done on csr_we_o_1 (bmsWIDEMUX).
I: Constant propagation done on N99 (bmsWIDEMUX).
I: Constant propagation done on N29 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N15 (bmsWIDEMUX).
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N29_1 (bmsREDAND).
Executing : sdm2adm successfully.
 1.769149s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.8%)
Saving design to DB.
Action compile: Real time elapsed is 12.000 sec
Action compile: CPU time elapsed is 11.328 sec
Current time: Mon Nov 15 11:09:30 2021
Action compile: Peak memory pool usage is 154,730,496 bytes
Process "Compile" done.
File "C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v" has been added to project successfully. 
Compiling architecture definition.
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 21)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 22)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 23)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 25)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 26)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 27)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 29)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/riscv_final/risc-v/source/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 33)] Could not resolve hierarchical name u_pwm
E: Parsing ERROR.


Process "Synthesize" started.
Current time: Mon Nov 15 11:09:57 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/Misaka/Desktop/riscv_final/risc-v/risc-v.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_tinyriscv/u_div/state[3] u_tinyriscv/u_div/state[2] u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_rst[4:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
Executing : pre-mapping successfully.
 2.262490s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (100.1%)
Start mod-gen.
W: Public-4008: Instance 'u_id_ex/inst_addr_ff/qout_r[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/start_nedge' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/work_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/baud_cnt[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[26][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[27][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'top_dht22_inst/led_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[1] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[2] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[3] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[4] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[5] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[6] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[7] is reduced to constant 0.
W: Register uart_0/uart_rx[8] is reduced to constant 0.
W: Register uart_0/uart_rx[9] is reduced to constant 0.
W: Register uart_0/uart_rx[10] is reduced to constant 0.
W: Register uart_0/uart_rx[11] is reduced to constant 0.
W: Register uart_0/uart_rx[12] is reduced to constant 0.
W: Register uart_0/uart_rx[13] is reduced to constant 0.
W: Register uart_0/uart_rx[14] is reduced to constant 0.
W: Register uart_0/uart_rx[15] is reduced to constant 0.
W: Register uart_0/uart_rx[16] is reduced to constant 0.
W: Register uart_0/uart_rx[17] is reduced to constant 0.
W: Register uart_0/uart_rx[18] is reduced to constant 0.
W: Register uart_0/uart_rx[19] is reduced to constant 0.
W: Register uart_0/uart_rx[20] is reduced to constant 0.
W: Register uart_0/uart_rx[21] is reduced to constant 0.
W: Register uart_0/uart_rx[22] is reduced to constant 0.
W: Register uart_0/uart_rx[23] is reduced to constant 0.
W: Register uart_0/uart_rx[24] is reduced to constant 0.
W: Register uart_0/uart_rx[25] is reduced to constant 0.
W: Register uart_0/uart_rx[26] is reduced to constant 0.
W: Register uart_0/uart_rx[27] is reduced to constant 0.
W: Register uart_0/uart_rx[28] is reduced to constant 0.
W: Register uart_0/uart_rx[29] is reduced to constant 0.
W: Register uart_0/uart_rx[30] is reduced to constant 0.
W: Register uart_0/uart_rx[31] is reduced to constant 0.
W: Register u_pwm/hum_flag[1] is reduced to constant 0.
W: Register u_pwm/hum_flag[2] is reduced to constant 0.
W: Register u_pwm/hum_flag[3] is reduced to constant 0.
W: Register u_pwm/hum_flag[4] is reduced to constant 0.
W: Register u_pwm/hum_flag[5] is reduced to constant 0.
W: Register u_pwm/hum_flag[6] is reduced to constant 0.
W: Register u_pwm/hum_flag[7] is reduced to constant 0.
W: Register u_pwm/hum_flag[8] is reduced to constant 0.
W: Register u_pwm/hum_flag[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 4.516861s wall, 4.500000s user + 0.000000s system = 4.500000s CPU (99.6%)
Start logic-optimization.
I: Removed bmsWIDEMUX inst u_tinyriscv/u_ex/reg_wdata_18 that is redundant to u_tinyriscv/u_ex/N295_7
I: Removed bmsWIDEMUX inst u_tinyriscv/u_ex/reg_wdata_19 that is redundant to u_tinyriscv/u_ex/N295_8
Executing : logic-optimization successfully.
 35.311177s wall, 34.593750s user + 0.703125s system = 35.296875s CPU (100.0%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[9] that is redundant to u_tinyriscv/u_clint/waddr_o[8]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/we_o that is redundant to u_tinyriscv/u_clint/waddr_o[8]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[21] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[22] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[23] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[24] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[25] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[26] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[27] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[28] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[29] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[30] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[31] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[31] that is redundant to u_tinyriscv/u_clint/cause[2]
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[5] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[6] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[7] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[8] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[9] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[10] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[11] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[12] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[13] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[14] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[15] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[16] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[17] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[18] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[19] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[20] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[21] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[22] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[23] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[24] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[25] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[26] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[27] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[28] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[29] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[30] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[3] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[4] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[5] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[7] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[10] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[11] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst u_tinyriscv/u_div/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 2.231307s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (100.1%)
Start tech-mapping phase 2.
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[1] that is redundant to u_tinyriscv/u_clint/cause[0]
Executing : tech-mapping phase 2 successfully.
 152.726974s wall, 152.046875s user + 0.609375s system = 152.656250s CPU (100.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 3.303255s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (100.3%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 2.100902s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (99.7%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      70 uses
GTP_DFF_C                   164 uses
GTP_DFF_CE                  646 uses
GTP_DFF_E                    85 uses
GTP_DFF_P                    10 uses
GTP_DFF_PE                   10 uses
GTP_DFF_R                   488 uses
GTP_DFF_RE                  757 uses
GTP_DFF_SE                    8 uses
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     46 uses
GTP_LUT2                    483 uses
GTP_LUT3                    464 uses
GTP_LUT4                    707 uses
GTP_LUT5                   1693 uses
GTP_LUT5CARRY               853 uses
GTP_LUT5M                  1922 uses
GTP_MUX2LUT6                496 uses
GTP_MUX2LUT7                 33 uses
GTP_RAM16X1DP               192 uses
GTP_RAM16X1SP               512 uses
GTP_ROM32X1                   1 use

I/O ports: 34
GTP_INBUF                   7 uses
GTP_IOBUF                  11 uses
GTP_OUTBUF                 13 uses
GTP_OUTBUFT                 3 uses

Mapping Summary:
Total LUTs: 6873 of 17536 (39.19%)
	LUTs as dram: 704 of 4440 (15.86%)
	LUTs as logic: 6169
Total Registers: 2238 of 26304 (8.51%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 34 of 240 (14.17%)


Number of unique control sets : 82
  CLK(nt_clk)                                      : 70
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CE(top_dht22_inst.DHT22_drive_inst.N241)      : 1
  CLK(nt_clk), CE(uart_0.N364)                     : 4
  CLK(nt_clk), CE(uart_0.N351)                     : 8
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CE(top_dht22_inst.DHT22_drive_inst.N234)      : 32
  CLK(nt_jtag_TCK), CE(u_jtag_top.u_jtag_driver.N231)    : 40
  CLK(top_dht22_inst.HEX8_inst.clk_1k), CP(~nt_rst)      : 8
      CLK(top_dht22_inst.HEX8_inst.clk_1k), C(~nt_rst)   : 7
      CLK(top_dht22_inst.HEX8_inst.clk_1k), P(~nt_rst)   : 1
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CP(~nt_rst)           : 29
      CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst)  : 27
      CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), P(~nt_rst)  : 2
  CLK(nt_jtag_TCK), CP(~nt_rst)                    : 30
      CLK(nt_jtag_TCK), C(~nt_rst)                 : 26
      CLK(nt_jtag_TCK), P(~nt_rst)                 : 4
  CLK(nt_clk), CP(~nt_rst)                         : 107
      CLK(nt_clk), C(~nt_rst)                      : 104
      CLK(nt_clk), P(~nt_rst)                      : 3
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst), CE(top_dht22_inst.DHT22_drive_inst.N181)      : 3
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.N112)       : 4
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.hc05_top_inst.uart_tx_inst.N121)    : 4
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.OLED_drive_inst.sck_pluse)    : 5
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N147)    : 5
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N147)    : 5
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N387)       : 5
  CLK(nt_clk), CP(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)      : 7
      CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)   : 1
      CLK(nt_clk), P(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)   : 6
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N152)    : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N97)     : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N152)    : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N97)     : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N155)    : 16
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N155)    : 16
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N307)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N337)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N373)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N396)       : 32
  CLK(nt_clk), CP(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)      : 32
      CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)   : 28
      CLK(nt_clk), P(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)   : 4
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N431)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N448)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N455)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.tx.N70)     : 38
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.rx_valid)      : 38
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.rx.N52)  : 39
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.N233)    : 40
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.tx.N70)  : 40
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.rx.N52)     : 41
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst), CE(top_dht22_inst.DHT22_drive_inst.N247)      : 46
  CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.N266)    : 1
  CLK(nt_clk), R(u_pwm.N48)                        : 2
  CLK(nt_clk), R(u_pwm.N120)                       : 6
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.csr_waddr_ff._N13)  : 12
  CLK(nt_clk), R(uart_0._N8)                       : 16
  CLK(nt_clk), R(timer_0._N0)                      : 32
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.reg1_rdata_ff._N11)       : 32
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.reg2_rdata_ff._N12)       : 32
  CLK(nt_clk), R(~nt_rst)                          : 168
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.op1_ff.N1)    : 187
  CLK(nt_clk), R(_N22550), CE(uart_0.N386)         : 4
  CLK(nt_clk), R(uart_0.N416), CE(uart_0.N404)     : 4
  CLK(nt_clk), RS(~nt_rst), CE(u_tinyriscv.u_div.N223)         : 4
      CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N223)      : 3
      CLK(nt_clk), S(~nt_rst), CE(u_tinyriscv.u_div.N223)      : 1
  CLK(nt_clk), RS(~nt_rst), CE(u_tinyriscv.u_clint.N205)       : 5
      CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_clint.N205)    : 4
      CLK(nt_clk), S(~nt_rst), CE(u_tinyriscv.u_clint.N205)    : 1
  CLK(~nt_jtag_TCK), RS(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 1
  CLK(nt_clk), R(u_tinyriscv.u_div.N258), CE(u_tinyriscv.u_div.N217)       : 8
  CLK(nt_clk), R(uart_0.N444), CE(uart_0.N425)     : 8
  CLK(nt_clk), R(~nt_rst), CE(uart_0.N333)         : 8
  CLK(nt_clk), R(u_pwm.N122), CE(u_pwm.N104)       : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N110)          : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N114)          : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N117)          : 10
  CLK(nt_clk), R(uart_0.N371), CE(~uart_0.state_0)       : 16
  CLK(nt_clk), R(~nt_rst), CE(gpio_0.N127)         : 22
  CLK(nt_clk), R(~nt_rst), CE(timer_0.N101)        : 30
  CLK(nt_clk), R(u_tinyriscv.u_pc_reg.N2), CE(u_tinyriscv.u_pc_reg.N16)    : 32
  CLK(nt_clk), R(~nt_rst), CE(gpio_0.N131)         : 32
  CLK(nt_clk), R(~nt_rst), CE(timer_0.N105)        : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N204)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N213)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N222)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N231)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N240)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N249)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N249)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N270)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N275)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N281)    : 32
  CLK(nt_clk), R(~nt_rst), CE(uart_0.N327)         : 32
  CLK(nt_clk), RS(~nt_rst), CE(uart_0.N335)        : 32
      CLK(nt_clk), R(~nt_rst), CE(uart_0.N335)     : 27
      CLK(nt_clk), S(~nt_rst), CE(uart_0.N335)     : 5
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N230)    : 33
  CLK(nt_clk), R(~nt_rst), CE(_N22566)             : 35
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N243)    : 63


Number of DFF:CE Signals : 67
  top_dht22_inst.DHT22_drive_inst.N241(from GTP_LUT5:Z)  : 1
  top_dht22_inst.DHT22_drive_inst.N181(from GTP_LUT4:Z)  : 3
  top_dht22_inst.N112(from GTP_LUT5:Z)             : 4
  top_dht22_inst.hc05_top_inst.uart_tx_inst.N121(from GTP_LUT3:Z)    : 4
  u_tinyriscv.u_div.N223(from GTP_LUT5:Z)          : 4
  uart_0.N364(from GTP_LUT5M:Z)                    : 4
  uart_0.N386(from GTP_LUT4:Z)                     : 4
  uart_0.N404(from GTP_LUT2:Z)                     : 4
  top_dht22_inst.OLED_drive_inst.sck_pluse(from GTP_LUT2:Z)    : 5
  top_dht22_inst.bcd_8421_inst0.N147(from GTP_DFF_C:Q)   : 5
  top_dht22_inst.bcd_8421_inst1.N147(from GTP_DFF_C:Q)   : 5
  u_jtag_top.u_jtag_dm.N387(from GTP_LUT5:Z)       : 5
  u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)     : 5
  u_tinyriscv.u_clint.N205(from GTP_LUT5M:Z)       : 5
  u_jtag_top.u_jtag_dm.N349(from GTP_LUT4:Z)       : 7
  u_tinyriscv.u_div.N217(from GTP_LUT3:Z)          : 8
  uart_0.N333(from GTP_LUT3:Z)                     : 8
  uart_0.N351(from GTP_LUT2:Z)                     : 8
  uart_0.N425(from GTP_LUT5:Z)                     : 8
  u_pwm.N104(from GTP_LUT5:Z)                      : 10
  u_pwm.N110(from GTP_LUT4:Z)                      : 10
  u_pwm.N114(from GTP_LUT4:Z)                      : 10
  u_pwm.N117(from GTP_LUT4:Z)                      : 10
  top_dht22_inst.bcd_8421_inst0.N152(from GTP_LUT5:Z)    : 12
  top_dht22_inst.bcd_8421_inst0.N97(from GTP_LUT5:Z)     : 12
  top_dht22_inst.bcd_8421_inst1.N152(from GTP_LUT5:Z)    : 12
  top_dht22_inst.bcd_8421_inst1.N97(from GTP_LUT5:Z)     : 12
  top_dht22_inst.bcd_8421_inst0.N155(from GTP_LUT3:Z)    : 16
  top_dht22_inst.bcd_8421_inst1.N155(from GTP_LUT3:Z)    : 16
  ~uart_0.state_0(from GTP_INV:Z)                  : 16
  gpio_0.N127(from GTP_LUT5:Z)                     : 22
  timer_0.N101(from GTP_LUT3:Z)                    : 30
  gpio_0.N131(from GTP_LUT5:Z)                     : 32
  timer_0.N105(from GTP_LUT3:Z)                    : 32
  top_dht22_inst.DHT22_drive_inst.N234(from GTP_LUT3:Z)  : 32
  u_jtag_top.u_jtag_dm.N307(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N337(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N373(from GTP_LUT3:Z)       : 32
  u_jtag_top.u_jtag_dm.N396(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N419(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N431(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N448(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N455(from GTP_LUT3:Z)       : 32
  u_tinyriscv.u_csr_reg.N204(from GTP_LUT3:Z)      : 32
  u_tinyriscv.u_csr_reg.N213(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N222(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N231(from GTP_LUT3:Z)      : 32
  u_tinyriscv.u_csr_reg.N240(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N249(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_div.N249(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_div.N270(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_div.N275(from GTP_LUT2:Z)          : 32
  u_tinyriscv.u_div.N281(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_pc_reg.N16(from GTP_LUT4:Z)        : 32
  uart_0.N327(from GTP_LUT5:Z)                     : 32
  uart_0.N335(from GTP_LUT5:Z)                     : 32
  u_tinyriscv.u_div.N230(from GTP_LUT5M:Z)         : 33
  _N22566(from GTP_LUT5M:Z)                        : 35
  u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)     : 38
  u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)   : 38
  u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)       : 39
  u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)   : 40
  u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)   : 40
  u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)       : 40
  u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)     : 41
  top_dht22_inst.DHT22_drive_inst.N247(from GTP_LUT5:Z)  : 46
  u_tinyriscv.u_div.N243(from GTP_LUT4:Z)          : 63

Number of DFF:CLK Signals : 5
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  top_dht22_inst.HEX8_inst.clk_1k(from GTP_DFF_C:Q)      : 8
  top_dht22_inst.DHT22_drive_inst.clk_1m(from GTP_DFF_C:Q)     : 111
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  nt_clk(from GTP_INBUF:O)                         : 1886

Number of DFF:CP Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 830

Number of DFF:RS Signals : 18
  u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)   : 1
  u_pwm.N48(from GTP_LUT2:Z)                       : 2
  _N22550(from GTP_LUT3:Z)                         : 4
  uart_0.N416(from GTP_LUT4:Z)                     : 4
  u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)      : 5
  u_pwm.N120(from GTP_LUT4:Z)                      : 6
  u_tinyriscv.u_div.N258(from GTP_LUT4:Z)          : 8
  uart_0.N444(from GTP_LUT2:Z)                     : 8
  u_pwm.N122(from GTP_LUT5:Z)                      : 10
  u_tinyriscv.u_id_ex.csr_waddr_ff._N13(from GTP_LUT5:Z)       : 12
  uart_0.N371(from GTP_LUT4:Z)                     : 16
  uart_0._N8(from GTP_LUT3:Z)                      : 16
  timer_0._N0(from GTP_LUT3:Z)                     : 32
  u_tinyriscv.u_id_ex.reg1_rdata_ff._N11(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_id_ex.reg2_rdata_ff._N12(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_pc_reg.N2(from GTP_LUT2:Z)         : 32
  u_tinyriscv.u_id_ex.op1_ff.N1(from GTP_LUT5:Z)   : 187
  ~nt_rst(from GTP_INV:Z)                          : 846

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared              2590           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared               111           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/Q}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
 Inferred_clock_group_2        asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz      50.439 MHz       1000.000         19.826        980.174
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     178.667 MHz       1000.000          5.597        994.403
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     510.465 MHz       1000.000          1.959        998.041
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               980.174       0.000              0           7717
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.403       0.000              0            192
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.041       0.000              0              8
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.654       0.000              0           7717
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.654       0.000              0            192
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.795       0.000              0              8
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      497.999       0.000              0           2590
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.380       0.000              0            111
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.380       0.000              0              8
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/Q (GTP_DFF)
                                   net (fanout=8)        0.582       4.673         u_tinyriscv/ie_inst_o [0]
                                                                                   u_tinyriscv/u_ex/N677_1/I0 (GTP_LUT2)
                                   td                    0.206       4.879 f       u_tinyriscv/u_ex/N677_1/Z (GTP_LUT2)
                                   net (fanout=67)       0.888       5.767         u_tinyriscv/u_ex/_N22509
                                                                                   u_tinyriscv/u_ex/N720_1/I4 (GTP_LUT5)
                                   td                    0.239       6.006 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.559         _N30411          
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.733 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=37)       0.768       7.501         _N13381          
                                                                                   u_tinyriscv/N1[30]/I4 (GTP_LUT5)
                                   td                    0.174       7.675 f       u_tinyriscv/N1[30]/Z (GTP_LUT5)
                                   net (fanout=17)       0.659       8.334         m0_addr_i[30]    
                                                                                   u_rib/N306/I0 (GTP_LUT1)
                                   td                    0.174       8.508 f       u_rib/N306/Z (GTP_LUT1)
                                   net (fanout=45)       0.800       9.308         u_rib/N306       
                                                                                   u_rib/N308/I3 (GTP_LUT4)
                                   td                    0.174       9.482 f       u_rib/N308/Z (GTP_LUT4)
                                   net (fanout=14)       0.639      10.121         u_rib/N308       
                                                                                   u_rom/N1483_4/I0 (GTP_LUT5M)
                                   td                    0.239      10.360 f       u_rom/N1483_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      10.801         u_rom/_N27094    
                                                                                   u_rom/N1484_15/I0 (GTP_LUT2)
                                   td                    0.206      11.007 f       u_rom/N1484_15/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      11.575         u_rom/_N27128    
                                                                                   u_rom/N1485_19/I1 (GTP_LUT2)
                                   td                    0.190      11.765 f       u_rom/N1485_19/Z (GTP_LUT2)
                                   net (fanout=6)        0.553      12.318         u_rom/_N27157    
                                                                                   u_rom/N1499_22/I4 (GTP_LUT5)
                                   td                    0.174      12.492 f       u_rom/N1499_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.862         u_rom/_N27249    
                                                                                   u_rom/N1499_24/I1 (GTP_LUT5M)
                                   td                    0.282      13.144 r       u_rom/N1499_24/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      13.585         u_rom/_N21450    
                                                                                   u_rom/N1499_2/I1 (GTP_LUT2)
                                   td                    0.174      13.759 f       u_rom/N1499_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      14.200         u_rom/N1499      
                                                                                   u_rom/data_o[9]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.374 f       u_rom/data_o[9]_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      14.856         u_rom/_N22477    
                                                                                   u_rom/data_o[14]_1/I0 (GTP_LUT2)
                                   td                    0.205      15.061 f       u_rom/data_o[14]_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      15.502         u_rom/_N22988    
                                                                                   u_rom/data_o[18]_1/I1 (GTP_LUT2)
                                   td                    0.174      15.676 f       u_rom/data_o[18]_1/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      16.158         u_rom/_N23147    
                                                                                   u_rom/data_o[30]_5/I1 (GTP_LUT2)
                                   td                    0.179      16.337 f       u_rom/data_o[30]_5/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      16.848         u_rom/_N23248    
                                                                                   u_rom/data_o[8]_7/I2 (GTP_LUT3)
                                   td                    0.174      17.022 f       u_rom/data_o[8]_7/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      17.463         u_rom/_N23350    
                                                                                   u_rom/data_o[28]_11/I1 (GTP_LUT2)
                                   td                    0.174      17.637 f       u_rom/data_o[28]_11/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      18.119         s0_data_i[28]    
                                                                                   u_rib/N70_6[28]/I2 (GTP_LUT3)
                                   td                    0.174      18.293 f       u_rib/N70_6[28]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370      18.663         u_rib/_N10217    
                                                                                   u_rib/N70_8[28]/I0 (GTP_LUT5M)
                                   td                    0.239      18.902 f       u_rib/N70_8[28]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      19.343         _N10281          
                                                                                   u_rib/m0_data_o_1[28]/I1 (GTP_LUT2)
                                   td                    0.174      19.517 f       u_rib/m0_data_o_1[28]/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      20.051         _N18000          
                                                                                   u_tinyriscv/u_ex/N391_1[4]/I2 (GTP_LUT3)
                                   td                    0.174      20.225 f       u_tinyriscv/u_ex/N391_1[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370      20.595         u_tinyriscv/u_ex/_N5196
                                                                                   u_tinyriscv/u_ex/reg_wdata_29[4]/I0 (GTP_LUT5M)
                                   td                    0.239      20.834 f       u_tinyriscv/u_ex/reg_wdata_29[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      20.834         u_tinyriscv/u_ex/_N13023
                                                                                   u_tinyriscv/u_ex/reg_wdata_32[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.834 f       u_tinyriscv/u_ex/reg_wdata_32[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370      21.204         u_tinyriscv/u_ex/_N13119
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[4]/ID (GTP_LUT5M)
                                   td                    0.235      21.439 f       u_tinyriscv/u_ex/reg_wdata_35[4]/Z (GTP_LUT5M)
                                   net (fanout=6)        0.553      21.992         u_tinyriscv/_N13215
                                                                                   u_tinyriscv/u_ex/N37_39/I2 (GTP_LUT3)
                                   td                    0.174      22.166 f       u_tinyriscv/u_ex/N37_39/Z (GTP_LUT3)
                                   net (fanout=4)        0.511      22.677         u_tinyriscv/ex_reg_wdata_o [4]
                                                                                   u_tinyriscv/u_id/op2_o_8[4]/I0 (GTP_LUT5M)
                                   td                    0.239      22.916 f       u_tinyriscv/u_id/op2_o_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.916         u_tinyriscv/u_id/_N17844
                                                                                   u_tinyriscv/u_id/op2_o_10[4]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      22.916 f       u_tinyriscv/u_id/op2_o_10[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370      23.286         u_tinyriscv/u_id/_N7632
                                                                                   u_tinyriscv/u_id/op2_o_17[4]_1/I0 (GTP_LUT5M)
                                   td                    0.239      23.525 f       u_tinyriscv/u_id/op2_o_17[4]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.525         u_tinyriscv/id_op2_o [4]
                                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/D (GTP_DFF_R)

 Data arrival time                                                  23.525         Logic Levels: 29 
                                                                                   Logic: 5.698ns(28.837%), Route: 14.061ns(71.163%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                 -23.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       980.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/Q (GTP_DFF)
                                   net (fanout=8)        0.582       4.673         u_tinyriscv/ie_inst_o [0]
                                                                                   u_tinyriscv/u_ex/N677_1/I0 (GTP_LUT2)
                                   td                    0.206       4.879 f       u_tinyriscv/u_ex/N677_1/Z (GTP_LUT2)
                                   net (fanout=67)       0.888       5.767         u_tinyriscv/u_ex/_N22509
                                                                                   u_tinyriscv/u_ex/N720_1/I4 (GTP_LUT5)
                                   td                    0.239       6.006 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.559         _N30411          
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.733 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=37)       0.768       7.501         _N13381          
                                                                                   u_tinyriscv/N1[30]/I4 (GTP_LUT5)
                                   td                    0.174       7.675 f       u_tinyriscv/N1[30]/Z (GTP_LUT5)
                                   net (fanout=17)       0.659       8.334         m0_addr_i[30]    
                                                                                   u_rib/N306/I0 (GTP_LUT1)
                                   td                    0.174       8.508 f       u_rib/N306/Z (GTP_LUT1)
                                   net (fanout=45)       0.800       9.308         u_rib/N306       
                                                                                   u_rib/N308/I3 (GTP_LUT4)
                                   td                    0.174       9.482 f       u_rib/N308/Z (GTP_LUT4)
                                   net (fanout=14)       0.639      10.121         u_rib/N308       
                                                                                   u_rib/N274_3[9]/I4 (GTP_LUT5)
                                   td                    0.174      10.295 f       u_rib/N274_3[9]/Z (GTP_LUT5)
                                   net (fanout=127)      1.128      11.423         _N9262           
                                                                                   top_dht22_inst/N43_5/I2 (GTP_LUT3)
                                   td                    0.181      11.604 f       top_dht22_inst/N43_5/Z (GTP_LUT3)
                                   net (fanout=14)       0.639      12.243         _N22637          
                                                                                   u_tinyriscv/u_div/N227_2/I1 (GTP_LUT2)
                                   td                    0.206      12.449 f       u_tinyriscv/u_div/N227_2/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      12.983         _N22760          
                                                                                   u_rom/N1508_59_55/I2 (GTP_LUT5M)
                                   td                    0.383      13.366 r       u_rom/N1508_59_55/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      13.736         u_rom/_N27024    
                                                                                   u_rom/N1508_59_88/I1 (GTP_LUT5M)
                                   td                    0.282      14.018 r       u_rom/N1508_59_88/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      14.388         u_rom/_N27053    
                                                                                   u_rom/N1508_59_106/I4 (GTP_LUT5)
                                   td                    0.174      14.562 f       u_rom/N1508_59_106/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.932         u_rom/_N27067    
                                                                                   u_rom/N1508_59_116/I4 (GTP_LUT5)
                                   td                    0.174      15.106 f       u_rom/N1508_59_116/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.476         u_rom/_N27074    
                                                                                   u_rom/N1508_59_120/I4 (GTP_LUT5)
                                   td                    0.174      15.650 f       u_rom/N1508_59_120/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      16.020         u_rom/_N27078    
                                                                                   u_rom/N1508_59_123/I4 (GTP_LUT5)
                                   td                    0.174      16.194 f       u_rom/N1508_59_123/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      16.564         u_rom/_N27080    
                                                                                   u_rom/N1508_20/I3 (GTP_LUT4)
                                   td                    0.174      16.738 f       u_rom/N1508_20/Z (GTP_LUT4)
                                   net (fanout=2)        0.441      17.179         u_rom/_N28118    
                                                                                   u_rom/N1508_28/I1 (GTP_LUT2)
                                   td                    0.174      17.353 f       u_rom/N1508_28/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      17.794         u_rom/N1508      
                                                                                   u_rom/N1508inv/I0 (GTP_LUT1)
                                   td                    0.174      17.968 f       u_rom/N1508inv/Z (GTP_LUT1)
                                   net (fanout=6)        0.553      18.521         u_rom/N1508_inv  
                                                                                   u_rib/N70_8[0]/ID (GTP_LUT5M)
                                   td                    0.235      18.756 f       u_rib/N70_8[0]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      19.197         _N10253          
                                                                                   u_rib/m0_data_o_1[0]/I1 (GTP_LUT2)
                                   td                    0.174      19.371 f       u_rib/m0_data_o_1[0]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      19.812         _N17972          
                                                                                   u_tinyriscv/u_ex/reg_wdata_29[0]/ID (GTP_LUT5M)
                                   td                    0.235      20.047 f       u_tinyriscv/u_ex/reg_wdata_29[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.417         u_tinyriscv/u_ex/_N13019
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[0]_1/ID (GTP_LUT5M)
                                   td                    0.235      20.652 f       u_tinyriscv/u_ex/reg_wdata_34[0]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      20.652         u_tinyriscv/u_ex/_N15416
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.652 f       u_tinyriscv/u_ex/reg_wdata_35[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      21.186         u_tinyriscv/_N13211
                                                                                   u_tinyriscv/u_ex/N37_36/I2 (GTP_LUT3)
                                   td                    0.174      21.360 f       u_tinyriscv/u_ex/N37_36/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      21.842         u_tinyriscv/ex_reg_wdata_o [0]
                                                                                   u_tinyriscv/u_regs/N42_6[0]/I1 (GTP_LUT5M)
                                   td                    0.282      22.124 r       u_tinyriscv/u_regs/N42_6[0]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      22.565         u_tinyriscv/u_regs/N42 [0]
                                                                                   u_tinyriscv/u_id/op2_o_10[0]/I1 (GTP_LUT5M)
                                   td                    0.282      22.847 r       u_tinyriscv/u_id/op2_o_10[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      23.217         u_tinyriscv/u_id/_N7628
                                                                                   u_tinyriscv/u_id/op2_o_17[0]/I0 (GTP_LUT5M)
                                   td                    0.239      23.456 f       u_tinyriscv/u_id/op2_o_17[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.456         u_tinyriscv/id_op2_o [0]
                                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/D (GTP_DFF_R)

 Data arrival time                                                  23.456         Logic Levels: 27 
                                                                                   Logic: 5.766ns(29.284%), Route: 13.924ns(70.716%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                 -23.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       980.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/Q (GTP_DFF)
                                   net (fanout=8)        0.582       4.673         u_tinyriscv/ie_inst_o [0]
                                                                                   u_tinyriscv/u_ex/N677_1/I0 (GTP_LUT2)
                                   td                    0.206       4.879 f       u_tinyriscv/u_ex/N677_1/Z (GTP_LUT2)
                                   net (fanout=67)       0.888       5.767         u_tinyriscv/u_ex/_N22509
                                                                                   u_tinyriscv/u_ex/N720_1/I4 (GTP_LUT5)
                                   td                    0.239       6.006 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.559         _N30411          
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.733 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=37)       0.768       7.501         _N13381          
                                                                                   u_tinyriscv/N1[30]/I4 (GTP_LUT5)
                                   td                    0.174       7.675 f       u_tinyriscv/N1[30]/Z (GTP_LUT5)
                                   net (fanout=17)       0.659       8.334         m0_addr_i[30]    
                                                                                   u_rib/N306/I0 (GTP_LUT1)
                                   td                    0.174       8.508 f       u_rib/N306/Z (GTP_LUT1)
                                   net (fanout=45)       0.800       9.308         u_rib/N306       
                                                                                   u_rib/N308/I3 (GTP_LUT4)
                                   td                    0.174       9.482 f       u_rib/N308/Z (GTP_LUT4)
                                   net (fanout=14)       0.639      10.121         u_rib/N308       
                                                                                   u_rom/N1483_4/I0 (GTP_LUT5M)
                                   td                    0.239      10.360 f       u_rom/N1483_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      10.801         u_rom/_N27094    
                                                                                   u_rom/N1484_15/I0 (GTP_LUT2)
                                   td                    0.206      11.007 f       u_rom/N1484_15/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      11.575         u_rom/_N27128    
                                                                                   u_rom/N1485_19/I1 (GTP_LUT2)
                                   td                    0.190      11.765 f       u_rom/N1485_19/Z (GTP_LUT2)
                                   net (fanout=6)        0.553      12.318         u_rom/_N27157    
                                                                                   u_rom/N1499_22/I4 (GTP_LUT5)
                                   td                    0.174      12.492 f       u_rom/N1499_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.862         u_rom/_N27249    
                                                                                   u_rom/N1499_24/I1 (GTP_LUT5M)
                                   td                    0.282      13.144 r       u_rom/N1499_24/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      13.585         u_rom/_N21450    
                                                                                   u_rom/N1499_2/I1 (GTP_LUT2)
                                   td                    0.174      13.759 f       u_rom/N1499_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      14.200         u_rom/N1499      
                                                                                   u_rom/data_o[9]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.374 f       u_rom/data_o[9]_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      14.856         u_rom/_N22477    
                                                                                   u_rom/data_o[14]_1/I0 (GTP_LUT2)
                                   td                    0.205      15.061 f       u_rom/data_o[14]_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      15.502         u_rom/_N22988    
                                                                                   u_rom/data_o[18]_1/I1 (GTP_LUT2)
                                   td                    0.174      15.676 f       u_rom/data_o[18]_1/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      16.158         u_rom/_N23147    
                                                                                   u_rom/data_o[30]_5/I1 (GTP_LUT2)
                                   td                    0.179      16.337 f       u_rom/data_o[30]_5/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      16.848         u_rom/_N23248    
                                                                                   u_rom/data_o[8]_7/I2 (GTP_LUT3)
                                   td                    0.174      17.022 f       u_rom/data_o[8]_7/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      17.463         u_rom/_N23350    
                                                                                   u_rom/data_o[28]_11/I1 (GTP_LUT2)
                                   td                    0.174      17.637 f       u_rom/data_o[28]_11/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      18.119         s0_data_i[28]    
                                                                                   u_rib/N70_6[28]/I2 (GTP_LUT3)
                                   td                    0.174      18.293 f       u_rib/N70_6[28]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370      18.663         u_rib/_N10217    
                                                                                   u_rib/N70_8[28]/I0 (GTP_LUT5M)
                                   td                    0.239      18.902 f       u_rib/N70_8[28]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      19.343         _N10281          
                                                                                   u_rib/m0_data_o_1[28]/I1 (GTP_LUT2)
                                   td                    0.174      19.517 f       u_rib/m0_data_o_1[28]/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      20.051         _N18000          
                                                                                   u_tinyriscv/u_ex/N391_1[4]/I2 (GTP_LUT3)
                                   td                    0.174      20.225 f       u_tinyriscv/u_ex/N391_1[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370      20.595         u_tinyriscv/u_ex/_N5196
                                                                                   u_tinyriscv/u_ex/reg_wdata_29[4]/I0 (GTP_LUT5M)
                                   td                    0.239      20.834 f       u_tinyriscv/u_ex/reg_wdata_29[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      20.834         u_tinyriscv/u_ex/_N13023
                                                                                   u_tinyriscv/u_ex/reg_wdata_32[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.834 f       u_tinyriscv/u_ex/reg_wdata_32[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370      21.204         u_tinyriscv/u_ex/_N13119
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[4]/ID (GTP_LUT5M)
                                   td                    0.235      21.439 f       u_tinyriscv/u_ex/reg_wdata_35[4]/Z (GTP_LUT5M)
                                   net (fanout=6)        0.553      21.992         u_tinyriscv/_N13215
                                                                                   u_tinyriscv/u_id/op1_o_8[4]/I1 (GTP_LUT5M)
                                   td                    0.282      22.274 r       u_tinyriscv/u_id/op1_o_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.644         u_tinyriscv/u_id/_N6864
                                                                                   u_tinyriscv/u_id/op1_o_13[4]/I0 (GTP_LUT4)
                                   td                    0.239      22.883 f       u_tinyriscv/u_id/op1_o_13[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      23.253         u_tinyriscv/u_id/_N7024
                                                                                   u_tinyriscv/u_id/op1_o_17[4]_1/I4 (GTP_LUT5)
                                   td                    0.164      23.417 r       u_tinyriscv/u_id/op1_o_17[4]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.417         u_tinyriscv/id_op1_o [4]
                                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/D (GTP_DFF_R)

 Data arrival time                                                  23.417         Logic Levels: 28 
                                                                                   Logic: 5.731ns(29.164%), Route: 13.920ns(70.836%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                 -23.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       980.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/tx/ack_d/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/ack/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/ack_d/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/tx/ack_d/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/tx/ack_d
                                                                           f       u_jtag_top/u_jtag_dm/tx/ack/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/ack/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/req_d/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx/req_d
                                                                           f       u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9
                                                                           f       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2590)     2.555       3.766         nt_clk           
                                                                           r       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[30]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[30]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[30]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[0]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[0]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [0]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[1]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[1]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [1]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[2]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[2]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [2]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/D (GTP_DFF_P)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[3]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       1.430         top_dht22_inst/HEX8_inst/N84 [4]
                                                                                   top_dht22_inst/HEX8_inst/N72_1/I0 (GTP_LUT2)
                                   td                    0.206       1.636 f       top_dht22_inst/HEX8_inst/N72_1/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       2.189         top_dht22_inst/HEX8_inst/_N22800
                                                                                   top_dht22_inst/HEX8_inst/N71_2/I1 (GTP_LUT5)
                                   td                    0.282       2.471 r       top_dht22_inst/HEX8_inst/N71_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.471         top_dht22_inst/HEX8_inst/N84 [0]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/D (GTP_DFF_P)

 Data arrival time                                                   2.471         Logic Levels: 2  
                                                                                   Logic: 0.813ns(43.314%), Route: 1.064ns(56.686%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -2.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.041                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/CLK (GTP_DFF_P)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[0]/Q (GTP_DFF_P)
                                   net (fanout=5)        0.534       1.453         top_dht22_inst/HEX8_inst/N84 [1]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.453         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.835%), Route: 0.534ns(62.165%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -1.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.059                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[1]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.453         top_dht22_inst/HEX8_inst/N84 [2]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.453         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.835%), Route: 0.534ns(62.165%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -1.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.059                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[3]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       1.422         top_dht22_inst/HEX8_inst/N84 [4]
                                                                           f       top_dht22_inst/HEX8_inst/sel_r[4]/D (GTP_DFF_C)

 Data arrival time                                                   1.422         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.033       0.627                          

 Data required time                                                  0.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.627                          
 Data arrival time                                                  -1.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[4]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       1.422         top_dht22_inst/HEX8_inst/N84 [5]
                                                                           f       top_dht22_inst/HEX8_inst/sel_r[5]/D (GTP_DFF_C)

 Data arrival time                                                   1.422         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.033       0.627                          

 Data required time                                                  0.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.627                          
 Data arrival time                                                  -1.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[6]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.445         top_dht22_inst/HEX8_inst/N84 [7]
                                                                           f       top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)

 Data arrival time                                                   1.445         Logic Levels: 0  
                                                                                   Logic: 0.317ns(37.250%), Route: 0.534ns(62.750%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.033       0.627                          

 Data required time                                                  0.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.627                          
 Data arrival time                                                  -1.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11126
                                                                                   u_jtag_top/u_jtag_driver/N230_20[13]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22755
                                                                                   u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11126
                                                                                   u_jtag_top/u_jtag_driver/N230_20[13]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22755
                                                                                   u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11126
                                                                                   u_jtag_top/u_jtag_driver/N230_20[13]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22755
                                                                                   u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=224)      3.766       5.078         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.317 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=11)       0.615       5.932         _N22485          
                                                                                   u_pwm/N83[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.214 r       u_pwm/N83[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.696         _N13528          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.935 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.935         u_rib/_N10228    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.935 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.305         u_rib/_N10260    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.479 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.990         _N17979          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.225 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.819         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.993 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.652         u_tinyriscv/u_ex/_N13066
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.826 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.196         u_tinyriscv/u_ex/_N13098
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.431 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.801         u_tinyriscv/u_ex/_N17932
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_2/I4 (GTP_LUT5)
                                   td                    0.174      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.975         u_tinyriscv/u_ex/_N28181
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.528         u_tinyriscv/_N13226
                                                                                   u_tinyriscv/u_id/op1_o_8[15]/I1 (GTP_LUT5M)
                                   td                    0.282      11.810 r       u_tinyriscv/u_id/op1_o_8[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.180         u_tinyriscv/u_id/_N6875
                                                                                   u_tinyriscv/u_id/op1_o_13[15]/I0 (GTP_LUT4)
                                   td                    0.239      12.419 f       u_tinyriscv/u_id/op1_o_13[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.789         u_tinyriscv/u_id/_N7035
                                                                                   u_tinyriscv/u_id/op1_o_17[15]_1/I4 (GTP_LUT5)
                                   td                    0.174      12.963 f       u_tinyriscv/u_id/op1_o_17[15]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.963         u_tinyriscv/id_op1_o [15]
                                                                           f       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)

 Data arrival time                                                  12.963         Logic Levels: 15 
                                                                                   Logic: 3.933ns(30.340%), Route: 9.030ns(69.660%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_15/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=224)      3.766       5.078         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.317 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=11)       0.615       5.932         _N22485          
                                                                                   u_pwm/N83[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.214 r       u_pwm/N83[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.696         _N13528          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.935 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.935         u_rib/_N10228    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.935 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.305         u_rib/_N10260    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.479 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.990         _N17979          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.225 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.819         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.993 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.652         u_tinyriscv/u_ex/_N13066
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.826 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.196         u_tinyriscv/u_ex/_N13098
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.431 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.801         u_tinyriscv/u_ex/_N17932
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_2/I4 (GTP_LUT5)
                                   td                    0.174      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.975         u_tinyriscv/u_ex/_N28181
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.528         u_tinyriscv/_N13226
                                                                                   u_tinyriscv/u_ex/N37_72/I2 (GTP_LUT3)
                                   td                    0.174      11.702 f       u_tinyriscv/u_ex/N37_72/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.184         u_tinyriscv/ex_reg_wdata_o [15]
                                                                                   u_tinyriscv/u_regs/N79[15]/I2 (GTP_LUT3)
                                   td                    0.174      12.358 f       u_tinyriscv/u_regs/N79[15]/Z (GTP_LUT3)
                                   net (fanout=6)        0.553      12.911         u_tinyriscv/u_regs/N79 [15]
                                                                           f       u_tinyriscv/u_regs/regs_jtag_1_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                  12.911         Logic Levels: 14 
                                                                                   Logic: 3.586ns(27.775%), Route: 9.325ns(72.225%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_15/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=224)      3.766       5.078         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.317 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=11)       0.615       5.932         _N22485          
                                                                                   u_pwm/N83[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.214 r       u_pwm/N83[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.696         _N13528          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.935 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.935         u_rib/_N10228    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.935 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.305         u_rib/_N10260    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.479 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.990         _N17979          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.225 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.819         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.993 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.652         u_tinyriscv/u_ex/_N13066
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.826 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.196         u_tinyriscv/u_ex/_N13098
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.431 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.801         u_tinyriscv/u_ex/_N17932
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_2/I4 (GTP_LUT5)
                                   td                    0.174      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.975         u_tinyriscv/u_ex/_N28181
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.975 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.528         u_tinyriscv/_N13226
                                                                                   u_tinyriscv/u_ex/N37_72/I2 (GTP_LUT3)
                                   td                    0.174      11.702 f       u_tinyriscv/u_ex/N37_72/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.184         u_tinyriscv/ex_reg_wdata_o [15]
                                                                                   u_tinyriscv/u_regs/N79[15]/I2 (GTP_LUT3)
                                   td                    0.174      12.358 f       u_tinyriscv/u_regs/N79[15]/Z (GTP_LUT3)
                                   net (fanout=6)        0.553      12.911         u_tinyriscv/u_regs/N79 [15]
                                                                           f       u_tinyriscv/u_regs/regs_1_0_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                  12.911         Logic Levels: 14 
                                                                                   Logic: 3.586ns(27.775%), Route: 9.325ns(72.225%)
====================================================================================================

====================================================================================================

Startpoint  : dht22 (port)
Endpoint    : top_dht22_inst/DHT22_drive_inst/dht22_d0/D (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 dht22                                                   0.000       0.000 r       dht22 (port)     
                                   net (fanout=1)        0.000       0.000         nt_dht22         
                                                                                   top_dht22_inst.DHT22_drive_inst.dht22_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       top_dht22_inst.DHT22_drive_inst.dht22_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       top_dht22_inst/DHT22_drive_inst/dht22_d0/D (GTP_DFF_P)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.982       2.193         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_R)

 Data arrival time                                                   2.193         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.221%), Route: 0.982ns(44.779%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[2] (port)
Endpoint    : gpio_0/gpio_data[2]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio[2]                                                 0.000       0.000 r       gpio[2] (port)   
                                   net (fanout=1)        0.000       0.000         nt_gpio[2]       
                                                                                   gpio_tri[2]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       gpio_tri[2]/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N3              
                                                                                   gpio_0/gpio_data[2]_ce_mux[0]/I2 (GTP_LUT5)
                                   td                    0.371       2.452 f       gpio_0/gpio_data[2]_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.452         gpio_0/_N25742   
                                                                           f       gpio_0/gpio_data[2]/D (GTP_DFF_R)

 Data arrival time                                                   2.452         Logic Levels: 2  
                                                                                   Logic: 1.582ns(64.519%), Route: 0.870ns(35.481%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 211.000 sec
Action synthesize: CPU time elapsed is 209.828 sec
Current time: Mon Nov 15 11:13:29 2021
Action synthesize: Peak memory pool usage is 413,196,288 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 15 11:13:30 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/Misaka/Desktop/riscv_final/risc-v/risc-v.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/Misaka/Desktop/riscv_final/risc-v/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N260).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance gpio_0/gpio_ctrl[0]).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/N69_11_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/N69_11_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[1]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/tx/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/work_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[0]/opit_0_inv_A2Q20' is overwritten by new value.
Device mapping done.
Total device mapping takes 5.890625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2238     | 26304         | 9                   
| LUT                   | 6873     | 17536         | 40                  
| Distributed RAM       | 704      | 4440          | 16                  
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 34       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 16.000 sec
Action dev_map: CPU time elapsed is 15.750 sec
Current time: Mon Nov 15 11:13:46 2021
Action dev_map: Peak memory pool usage is 285,040,640 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 15 11:13:47 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/Misaka/Desktop/riscv_final/risc-v/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
Mapping instance jtag_TCK_ibuf/opit_1 to IOL_7_50.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_105.
Pre global placement takes 40.86 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 40%.
Global placement takes 30.09 sec.
Wirelength after global placement is 69669.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_7_50.
Wirelength after Macro cell placement is 69727.
Macro cell placement takes 0.05 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 40%.
Wirelength after post global placement is 71978.
Post global placement takes 31.20 sec.
Wirelength after legalization is 78816.
Legalization takes 7.95 sec.
Worst slack before Replication Place is 497062.
Wirelength after replication placement is 78816.
Legalized cost 497062.000000.
The detailed placement ends at 14th iteration.
Wirelength after detailed placement is 78819.
Timing-driven detailed placement takes 13.63 sec.
Placement done.
Total placement takes 128.38 sec.
Finished placement. (CPU time elapsed 0h:02m:13s)

Routing started.
Building routing graph takes 4.38 sec.
Worst slack is 497195.
Processing design graph takes 1.92 sec.
Total memory for routing:
	51.802692 M.
Total nets for routing : 7954.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.08 sec.
Global Routing step 2 processed 0 nets, it takes 0.08 sec.
Unrouted nets 324 at the end of iteration 0.
Unrouted nets 245 at the end of iteration 1.
Unrouted nets 202 at the end of iteration 2.
Unrouted nets 156 at the end of iteration 3.
Unrouted nets 146 at the end of iteration 4.
Unrouted nets 125 at the end of iteration 5.
Unrouted nets 116 at the end of iteration 6.
Unrouted nets 111 at the end of iteration 7.
Unrouted nets 109 at the end of iteration 8.
Unrouted nets 78 at the end of iteration 9.
Unrouted nets 75 at the end of iteration 10.
Unrouted nets 54 at the end of iteration 11.
Unrouted nets 56 at the end of iteration 12.
Unrouted nets 52 at the end of iteration 13.
Unrouted nets 41 at the end of iteration 14.
Unrouted nets 27 at the end of iteration 15.
Unrouted nets 24 at the end of iteration 16.
Unrouted nets 21 at the end of iteration 17.
Unrouted nets 13 at the end of iteration 18.
Unrouted nets 17 at the end of iteration 19.
Unrouted nets 11 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 3 processed 441 nets, it takes 23.42 sec.
Global routing takes 23.59 sec.
Total 11356 subnets.
    forward max bucket size 219 , backward 275.
        Unrouted nets 8801 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.031250 sec.
    forward max bucket size 354 , backward 368.
        Unrouted nets 6983 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.968750 sec.
    forward max bucket size 517 , backward 758.
        Unrouted nets 5562 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.781250 sec.
    forward max bucket size 644 , backward 706.
        Unrouted nets 4554 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.015625 sec.
    forward max bucket size 910 , backward 996.
        Unrouted nets 3806 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.562500 sec.
    forward max bucket size 664 , backward 828.
        Unrouted nets 3251 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.562500 sec.
    forward max bucket size 696 , backward 868.
        Unrouted nets 3556 at the end of iteration 6.
    route iteration 6, CPU time elapsed 4.453125 sec.
    forward max bucket size 550 , backward 725.
        Unrouted nets 3367 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.734375 sec.
    forward max bucket size 499 , backward 974.
        Unrouted nets 2992 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.281250 sec.
    forward max bucket size 1216 , backward 825.
        Unrouted nets 2532 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.843750 sec.
    forward max bucket size 1119 , backward 1047.
        Unrouted nets 2098 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.359375 sec.
    forward max bucket size 458 , backward 557.
        Unrouted nets 1712 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.812500 sec.
    forward max bucket size 677 , backward 845.
        Unrouted nets 1392 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.515625 sec.
    forward max bucket size 463 , backward 1025.
        Unrouted nets 1175 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.265625 sec.
    forward max bucket size 641 , backward 955.
        Unrouted nets 969 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.031250 sec.
    forward max bucket size 491 , backward 579.
        Unrouted nets 799 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.906250 sec.
    forward max bucket size 576 , backward 345.
        Unrouted nets 641 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.750000 sec.
    forward max bucket size 511 , backward 465.
        Unrouted nets 484 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.640625 sec.
    forward max bucket size 481 , backward 444.
        Unrouted nets 382 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.500000 sec.
    forward max bucket size 270 , backward 309.
        Unrouted nets 323 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.500000 sec.
    forward max bucket size 916 , backward 773.
        Unrouted nets 232 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.359375 sec.
    forward max bucket size 923 , backward 442.
        Unrouted nets 159 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.265625 sec.
    forward max bucket size 120 , backward 97.
        Unrouted nets 133 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.250000 sec.
    forward max bucket size 90 , backward 159.
        Unrouted nets 97 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.234375 sec.
    forward max bucket size 260 , backward 177.
        Unrouted nets 84 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.156250 sec.
    forward max bucket size 305 , backward 330.
        Unrouted nets 61 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.140625 sec.
    forward max bucket size 222 , backward 299.
        Unrouted nets 50 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.140625 sec.
    forward max bucket size 215 , backward 145.
        Unrouted nets 50 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.125000 sec.
    forward max bucket size 151 , backward 110.
        Unrouted nets 58 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.140625 sec.
    forward max bucket size 155 , backward 409.
        Unrouted nets 48 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.171875 sec.
    forward max bucket size 177 , backward 287.
        Unrouted nets 37 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.156250 sec.
    forward max bucket size 218 , backward 177.
        Unrouted nets 37 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.125000 sec.
    forward max bucket size 144 , backward 236.
        Unrouted nets 47 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.156250 sec.
    forward max bucket size 368 , backward 56.
        Unrouted nets 39 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.156250 sec.
    forward max bucket size 185 , backward 48.
        Unrouted nets 29 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 48 , backward 47.
        Unrouted nets 20 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.093750 sec.
    forward max bucket size 39 , backward 60.
        Unrouted nets 10 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 19 , backward 89.
        Unrouted nets 4 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.078125 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 4 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.062500 sec.
    forward max bucket size 16 , backward 20.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/dht22_d0/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 60.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_98_72.
I: Route-6001: Insert route through in CLMA_98_157.
I: Route-6001: Insert route through in CLMA_90_165.
I: Route-6001: Insert route through in CLMA_98_237.
I: Route-6001: Insert route through in CLMA_90_144.
I: Route-6001: Insert route through in CLMA_78_84.
I: Route-6001: Insert route through in CLMA_54_228.
I: Route-6001: Insert route through in CLMA_78_220.
I: Route-6001: Insert route through in CLMA_82_220.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_50_197.
I: Route-6001: Insert route through in CLMS_102_237.
I: Route-6001: Insert route through in CLMA_42_129.
I: Route-6001: Insert route through in CLMA_90_172.
I: Route-6001: Insert route through in CLMA_102_152.
I: Route-6001: Insert route through in CLMA_90_220.
I: Route-6001: Insert route through in CLMA_102_180.
I: Route-6001: Insert route through in CLMA_42_144.
I: Route-6001: Insert route through in CLMS_86_181.
I: Route-6001: Insert route through in CLMA_106_193.
I: Route-6001: Insert route through in CLMA_70_205.
I: Route-6001: Insert route through in CLMA_98_200.
I: Route-6001: Insert route through in CLMA_82_145.
I: Route-6001: Insert route through in CLMA_90_161.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_98_68.
I: Route-6001: Insert route through in CLMA_106_160.
I: Route-6001: Insert route through in CLMA_90_172.
I: Route-6001: Insert route through in CLMS_86_173.
I: Route-6001: Insert route through in CLMA_78_264.
I: Route-6001: Insert route through in CLMA_78_264.
I: Route-6001: Insert route through in CLMA_90_208.
I: Route-6001: Insert route through in CLMA_106_209.
I: Route-6001: Insert route through in CLMA_26_304.
I: Route-6001: Insert route through in CLMA_78_252.
I: Route-6001: Insert route through in CLMA_26_56.
I: Route-6001: Insert route through in CLMA_30_68.
    Annotate routing result again.
Finish routing takes 7.33 sec.
Used srb routing arc is 124460.
Cleanup routing takes 0.17 sec.
Routing done.
Total routing takes 102.41 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 1910     | 3274          | 58                  
|   FF                     | 1794     | 19644         | 9                   
|   LUT                    | 5136     | 13096         | 39                  
|   LUT-FF pairs           | 1222     | 13096         | 9                   
| Use of CLMS              | 691      | 1110          | 62                  
|   FF                     | 444      | 6660          | 7                   
|   LUT                    | 1866     | 4440          | 42                  
|   LUT-FF pairs           | 314      | 4440          | 7                   
|   Distributed RAM        | 704      | 4440          | 16                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 34       | 240           | 14                  
|   IOBD                   | 18       | 120           | 15                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 16       | 114           | 14                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 34       | 240           | 14                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:55s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 245.000 sec
Action pnr: CPU time elapsed is 244.406 sec
Current time: Mon Nov 15 11:17:53 2021
Action pnr: Peak memory pool usage is 717,664,256 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:56s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 15 11:17:58 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Nov 15 11:18:34 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared              2496           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
 Inferred_clock_group_2        asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz      31.507 MHz       1000.000         31.739        968.261
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     138.870 MHz       1000.000          7.201        992.799
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     486.381 MHz       1000.000          2.056        997.944
 jtag_TCK_Inferred            1.000 MHz     136.874 MHz       1000.000          7.306        496.347
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               968.261       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.799       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.944       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.347       0.000              0            751
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.217       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.138       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.205       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.302       0.000              0            751
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      498.009       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.183       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.438       0.000              0              8
 jtag_TCK_Inferred                                 499.289       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               974.248       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.144       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.360       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.202       0.000              0            751
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.279       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.192       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.262       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.282       0.000              0            751
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      499.052       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.629       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.647       0.000              0              8
 jtag_TCK_Inferred                                 499.651       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.347
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.636      14.760         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.209      14.969 r       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        2.202      17.171         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.282      17.453 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.429      17.882         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.282      18.164 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       1.062      19.226         _N26218          
 CLMA_14_269/Y1                    td                    0.169      19.395 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.878      20.273         _N22670          
 CLMS_38_265/Y2                    td                    0.384      20.657 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.264      20.921         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.284      21.205 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.261      21.466         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.164      21.630 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.677      22.307         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.164      22.471 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.428      22.899         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.164      23.063 r       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        2.231      25.294         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.214      25.508 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903      26.411         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165      26.576 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675      28.251         _N17979          
 CLMA_82_213/Y2                    td                    0.213      28.464 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      29.176         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      29.460 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      30.697         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      30.904 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      31.831         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      32.045 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      32.763         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      33.146 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      34.179         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      34.344 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.295      35.639         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_197/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD

 Data arrival time                                                  35.639         Logic Levels: 22 
                                                                                   Logic: 5.302ns(16.759%), Route: 26.334ns(83.241%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.521    1003.347         ntclkbufg_1      
 CLMS_54_197/CLK                                                           r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WCLK
 clock pessimism                                         0.312    1003.659                          
 clock uncertainty                                      -0.050    1003.609                          

 Setup time                                              0.291    1003.900                          

 Data required time                                               1003.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.900                          
 Data arrival time                                                 -35.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       0.505      13.629         u_rib/N308       
 CLMA_58_145/Y6AB                  td                    0.276      13.905 r       u_rib/N274_3[6]_muxf6_perm/Z
                                   net (fanout=81)       3.384      17.289         _N9259           
 CLMA_38_288/Y1                    td                    0.276      17.565 r       uart_0/N397_1/gateop_perm/Z
                                   net (fanout=24)       1.240      18.805         _N22621          
 CLMA_18_236/Y1                    td                    0.169      18.974 r       u_tinyriscv/u_div/N227_2/gateop_perm/Z
                                   net (fanout=5)        0.618      19.592         _N22760          
 CLMA_22_260/Y1                    td                    0.382      19.974 r       u_rom/N1508_59_55/gateop/F
                                   net (fanout=1)        0.574      20.548         u_rom/_N27024    
 CLMA_22_268/Y0                    td                    0.282      20.830 r       u_rom/N1508_59_88/gateop/F
                                   net (fanout=1)        0.295      21.125         u_rom/_N27053    
 CLMA_22_276/Y0                    td                    0.214      21.339 r       u_rom/N1508_59_106/gateop_perm/Z
                                   net (fanout=1)        0.420      21.759         u_rom/_N27067    
 CLMA_18_276/Y3                    td                    0.381      22.140 r       u_rom/N1508_59_116/gateop_perm/Z
                                   net (fanout=1)        0.421      22.561         u_rom/_N27074    
 CLMA_14_276/Y0                    td                    0.214      22.775 r       u_rom/N1508_59_120/gateop_perm/Z
                                   net (fanout=1)        0.419      23.194         u_rom/_N27078    
 CLMA_14_281/Y0                    td                    0.164      23.358 r       u_rom/N1508_59_123/gateop_perm/Z
                                   net (fanout=1)        0.743      24.101         u_rom/_N27080    
 CLMA_30_280/Y0                    td                    0.164      24.265 r       u_rom/N1508_20/gateop_perm/Z
                                   net (fanout=2)        0.606      24.871         u_rom/_N28118    
 CLMA_30_260/Y3                    td                    0.169      25.040 r       u_rom/N1508_28/gateop_perm/Z
                                   net (fanout=2)        0.929      25.969         u_rom/N1508      
 CLMA_30_220/Y3                    td                    0.169      26.138 r       u_rom/N1508inv/gateop_perm/Z
                                   net (fanout=6)        1.578      27.716         u_rom/N1508_inv  
 CLMA_50_153/Y2                    td                    0.213      27.929 r       u_rib/N70_8[0]/gateop/F
                                   net (fanout=2)        0.849      28.778         _N10253          
 CLMA_70_172/Y3                    td                    0.169      28.947 r       u_rib/m0_data_o_1[0]/gateop_perm/Z
                                   net (fanout=2)        1.037      29.984         _N17972          
 CLMS_86_193/Y3                    td                    0.207      30.191 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.261      30.452         u_tinyriscv/u_ex/_N13019
 CLMS_86_193/Y6AB                  td                    0.214      30.666 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=5)        1.344      32.010         u_tinyriscv/_N13211
 CLMA_82_133/Y1                    td                    0.209      32.219 r       u_tinyriscv/u_ex/N37_36/gateop_perm/Z
                                   net (fanout=3)        0.483      32.702         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_70_132/Y0                    td                    0.282      32.984 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.810      33.794         u_tinyriscv/u_regs/N42 [0]
 CLMA_90_141/Y1                    td                    0.276      34.070 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.076      35.146         u_tinyriscv/u_id/_N7628
 CLMS_102_169/A0                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  35.146         Logic Levels: 24 
                                                                                   Logic: 5.785ns(18.576%), Route: 25.358ns(81.424%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.529    1003.355         ntclkbufg_1      
 CLMS_102_169/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.312    1003.667                          
 clock uncertainty                                      -0.050    1003.617                          

 Setup time                                             -0.180    1003.437                          

 Data required time                                               1003.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.437                          
 Data arrival time                                                 -35.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.331
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.636      14.760         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.209      14.969 r       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        2.202      17.171         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.282      17.453 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.429      17.882         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.282      18.164 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       1.062      19.226         _N26218          
 CLMA_14_269/Y1                    td                    0.169      19.395 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.878      20.273         _N22670          
 CLMS_38_265/Y2                    td                    0.384      20.657 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.264      20.921         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.284      21.205 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.261      21.466         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.164      21.630 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.677      22.307         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.164      22.471 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.428      22.899         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.164      23.063 r       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        2.231      25.294         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.214      25.508 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903      26.411         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165      26.576 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675      28.251         _N17979          
 CLMA_82_213/Y2                    td                    0.213      28.464 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.586      29.050         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.282      29.332 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.979      31.311         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.214      31.525 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.018      32.543         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.276      32.819 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.840      33.659         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.165      33.824 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.643      35.467         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  35.467         Logic Levels: 21 
                                                                                   Logic: 4.986ns(15.847%), Route: 26.478ns(84.153%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.505    1003.331         ntclkbufg_1      
 CLMS_114_189/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.312    1003.643                          
 clock uncertainty                                      -0.050    1003.593                          

 Setup time                                              0.291    1003.884                          

 Data required time                                               1003.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.884                          
 Data arrival time                                                 -35.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_28/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.564       3.390         ntclkbufg_1      
 CLMA_82_217/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK

 CLMA_82_217/Q0                    tco                   0.223       3.613 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/Q
                                   net (fanout=1)        0.144       3.757         jtag_reg_data_o[28]
 CLMA_82_216/Y0                    td                    0.234       3.991 f       u_tinyriscv/u_regs/N79[28]/gateop_perm/Z
                                   net (fanout=6)        0.293       4.284         u_tinyriscv/u_regs/N79 [28]
 CLMS_86_217/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_28/gateop/WD

 Data arrival time                                                   4.284         Logic Levels: 1  
                                                                                   Logic: 0.457ns(51.119%), Route: 0.437ns(48.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.839       3.977         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_28/gateop/WCLK
 clock pessimism                                        -0.312       3.665                          
 clock uncertainty                                       0.000       3.665                          

 Hold time                                               0.402       4.067                          

 Data required time                                                  4.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.067                          
 Data arrival time                                                  -4.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_31/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.031
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.591       3.417         ntclkbufg_1      
 CLMS_86_241/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK

 CLMS_86_241/Q0                    tco                   0.223       3.640 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/Q
                                   net (fanout=1)        0.222       3.862         jtag_reg_data_o[31]
 CLMS_86_257/Y0                    td                    0.197       4.059 f       u_tinyriscv/u_regs/N79[31]/gateop_perm/Z
                                   net (fanout=6)        0.291       4.350         u_tinyriscv/u_regs/N79 [31]
 CLMS_86_249/AD                                                            f       u_tinyriscv/u_regs/regs_2_1_31/gateop/WD

 Data arrival time                                                   4.350         Logic Levels: 1  
                                                                                   Logic: 0.420ns(45.016%), Route: 0.513ns(54.984%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.893       4.031         ntclkbufg_1      
 CLMS_86_249/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_31/gateop/WCLK
 clock pessimism                                        -0.312       3.719                          
 clock uncertainty                                       0.000       3.719                          

 Hold time                                               0.402       4.121                          

 Data required time                                                  4.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.121                          
 Data arrival time                                                  -4.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.551       3.377         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223       3.600 f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       3.837         u_tinyriscv/csr_clint_csr_mepc [28]
 CLMA_82_85/A4                                                             f       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.832       3.970         ntclkbufg_1      
 CLMA_82_85/CLK                                                            r       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Hold time                                              -0.081       3.577                          

 Data required time                                                  3.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.577                          
 Data arrival time                                                  -3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.087
  Launch Clock Delay      :  0.672
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.672       0.672         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_33/Q2                     tco                   0.223       0.895 f       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.363       1.258         top_dht22_inst/DHT22_drive_inst/data_temp [39]
 CLMA_54_44/AD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D

 Data arrival time                                                   1.258         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.055%), Route: 0.363ns(61.945%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.087       1.087         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000       1.087                          
 clock uncertainty                                       0.000       1.087                          

 Hold time                                               0.033       1.120                          

 Data required time                                                  1.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.120                          
 Data arrival time                                                  -1.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.954
  Launch Clock Delay      :  0.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612       0.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q3                     tco                   0.223       0.835 f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.290       1.125         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_58_44/CD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D

 Data arrival time                                                   1.125         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.954       0.954         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000       0.954                          
 clock uncertainty                                       0.000       0.954                          

 Hold time                                               0.033       0.987                          

 Data required time                                                  0.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.987                          
 Data arrival time                                                  -1.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.954
  Launch Clock Delay      :  0.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612       0.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q1                     tco                   0.223       0.835 f       top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.284       1.119         top_dht22_inst/DHT22_drive_inst/data_temp [12]
 CLMA_58_44/M1                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/D

 Data arrival time                                                   1.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.984%), Route: 0.284ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.954       0.954         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/CLK
 clock pessimism                                         0.000       0.954                          
 clock uncertainty                                       0.000       0.954                          

 Hold time                                              -0.016       0.938                          

 Data required time                                                  0.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.938                          
 Data arrival time                                                  -1.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.598       0.598         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_30_37/Q0                     tco                   0.261       0.859 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.417       1.276         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_30_33/Y1                     td                    0.276       1.552 r       top_dht22_inst/HEX8_inst/N72_1/gateop_perm/Z
                                   net (fanout=6)        0.483       2.035         top_dht22_inst/HEX8_inst/_N22800
 CLMA_38_32/A4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.035         Logic Levels: 1  
                                                                                   Logic: 0.537ns(37.370%), Route: 0.900ns(62.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.159                          
 clock uncertainty                                      -0.050    1000.109                          

 Setup time                                             -0.130     999.979                          

 Data required time                                                999.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.979                          
 Data arrival time                                                  -2.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.944                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.223
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.223       0.223         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.261       0.484 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.481       0.965         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_30_32/Y2                     td                    0.384       1.349 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.622       1.971         top_dht22_inst/HEX8_inst/_N22568
 CLMA_38_32/A1                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.971         Logic Levels: 1  
                                                                                   Logic: 0.645ns(36.899%), Route: 1.103ns(63.101%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.064    1000.223                          
 clock uncertainty                                      -0.050    1000.173                          

 Setup time                                             -0.248     999.925                          

 Data required time                                                999.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.925                          
 Data arrival time                                                  -1.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.954                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.388
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.388       0.388         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_38_36/Q0                     tco                   0.261       0.649 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.419       1.068         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_32/Y1                     td                    0.169       1.237 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.263       1.500         top_dht22_inst/HEX8_inst/_N23017
 CLMA_38_32/A0                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.500         Logic Levels: 1  
                                                                                   Logic: 0.430ns(38.669%), Route: 0.682ns(61.331%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.159                          
 clock uncertainty                                      -0.050    1000.109                          

 Setup time                                             -0.180     999.929                          

 Data required time                                                999.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.929                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.429                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.223       0.382 f       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.405       0.787         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_30_37/M0                                                             f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   0.787         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.510%), Route: 0.405ns(64.490%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.598       0.598         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.598                          
 clock uncertainty                                       0.000       0.598                          

 Hold time                                              -0.016       0.582                          

 Data required time                                                  0.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.582                          
 Data arrival time                                                  -0.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.388
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_38_32/Y2                     tco                   0.281       0.440 f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.235       0.675         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_36/M2                                                             f       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.675         Logic Levels: 0  
                                                                                   Logic: 0.281ns(54.457%), Route: 0.235ns(45.543%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.388       0.388         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.388                          
 clock uncertainty                                       0.000       0.388                          

 Hold time                                              -0.016       0.372                          

 Data required time                                                  0.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.372                          
 Data arrival time                                                  -0.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.223
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  -0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.224       0.383 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.141       0.524         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.524         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.223       0.223         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.064       0.159                          
 clock uncertainty                                       0.000       0.159                          

 Hold time                                              -0.012       0.147                          

 Data required time                                                  0.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.147                          
 Data arrival time                                                  -0.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  4.024
  Clock Pessimism Removal :  0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.764     504.024         ntclkbufg_0      
 CLMA_46_176/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_46_176/Q0                    tco                   0.241     504.265 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.988     505.253         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_42_204/Y1                    td                    0.209     505.462 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.892     506.354         u_jtag_top/u_jtag_driver/_N11126
 CLMA_50_192/Y0                    td                    0.164     506.518 r       u_jtag_top/u_jtag_driver/N118_27[27]/gateop_perm/Z
                                   net (fanout=1)        0.955     507.473         u_jtag_top/u_jtag_driver/N118 [27]
 CLMA_50_189/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.473         Logic Levels: 2  
                                                                                   Logic: 0.614ns(17.802%), Route: 2.835ns(82.198%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.508    1003.348         ntclkbufg_0      
 CLMA_50_189/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.655    1004.003                          
 clock uncertainty                                      -0.050    1003.953                          

 Setup time                                             -0.133    1003.820                          

 Data required time                                               1003.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.820                          
 Data arrival time                                                -507.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.342
  Launch Clock Delay      :  4.036
  Clock Pessimism Removal :  0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     504.036         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.241     504.277 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.827     505.104         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.164     505.268 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.811     506.079         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.164     506.243 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       1.109     507.352         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_181/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.352         Logic Levels: 2  
                                                                                   Logic: 0.569ns(17.159%), Route: 2.747ns(82.841%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.502    1003.342         ntclkbufg_0      
 CLMA_42_181/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.655    1003.997                          
 clock uncertainty                                      -0.050    1003.947                          

 Setup time                                             -0.177    1003.770                          

 Data required time                                               1003.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.770                          
 Data arrival time                                                -507.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.342
  Launch Clock Delay      :  4.036
  Clock Pessimism Removal :  0.673

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     504.036         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.241     504.277 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.827     505.104         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.164     505.268 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.811     506.079         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.164     506.243 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       1.119     507.362         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_188/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.362         Logic Levels: 2  
                                                                                   Logic: 0.569ns(17.108%), Route: 2.757ns(82.892%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.502    1003.342         ntclkbufg_0      
 CLMA_42_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.673    1004.015                          
 clock uncertainty                                      -0.050    1003.965                          

 Setup time                                             -0.180    1003.785                          

 Data required time                                               1003.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.785                          
 Data arrival time                                                -507.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.505       3.345         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK

 CLMA_46_180/Q0                    tco                   0.223       3.568 f       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.145       3.713         u_jtag_top/u_jtag_driver/shift_reg [8]
 CLMS_46_181/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D

 Data arrival time                                                   3.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.783       3.935         ntclkbufg_0      
 CLMS_46_181/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.378                          
 clock uncertainty                                       0.000       3.378                          

 Hold time                                               0.033       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                  -3.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.350
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.510       3.350         ntclkbufg_0      
 CLMS_46_193/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK

 CLMS_46_193/Q0                    tco                   0.224       3.574 r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140       3.714         u_jtag_top/u_jtag_driver/shift_reg [25]
 CLMA_46_192/M1                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.788       3.940         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.383                          
 clock uncertainty                                       0.000       3.383                          

 Hold time                                              -0.012       3.371                          

 Data required time                                                  3.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.371                          
 Data arrival time                                                  -3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.946
  Launch Clock Delay      :  3.361
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       3.361         ntclkbufg_0      
 CLMA_30_173/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_173/Q0                    tco                   0.223       3.584 f       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.161       3.745         u_jtag_top/u_jtag_driver/rx_data [4]
 CLMA_30_177/M2                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       3.946         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.389                          
 clock uncertainty                                       0.000       3.389                          

 Hold time                                              -0.016       3.373                          

 Data required time                                                  3.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.373                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      10.704         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      10.988 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      12.225         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      12.432 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      13.359         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      13.573 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      14.291         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      14.674 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      15.707         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      15.872 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.295      17.167         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_197/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD

 Data arrival time                                                  17.167         Logic Levels: 12 
                                                                                   Logic: 3.610ns(21.029%), Route: 13.557ns(78.971%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.586      10.578         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.282      10.860 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.979      12.839         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.214      13.053 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.018      14.071         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.276      14.347 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.840      15.187         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.165      15.352 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.643      16.995         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  16.995         Logic Levels: 11 
                                                                                   Logic: 3.294ns(19.382%), Route: 13.701ns(80.618%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_30/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      10.704         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      10.988 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      12.225         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      12.432 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      13.359         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      13.573 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      14.291         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      14.674 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      15.707         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      15.872 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.110      16.982         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_213/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_1_30/gateop/WD

 Data arrival time                                                  16.982         Logic Levels: 12 
                                                                                   Logic: 3.610ns(21.258%), Route: 13.372ns(78.742%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[4] (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       gpio[4] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[4]       
 IOBS_0_205/DIN                    td                    1.020       1.080 f       gpio_tri[4]/opit_0/O
                                   net (fanout=1)        0.000       1.080         gpio_tri[4]/ntI  
 IOL_7_205/RX_DATA_DD              td                    0.095       1.175 f       gpio_tri[4]/opit_1/OUT
                                   net (fanout=1)        0.328       1.503         _N5              
 CLMA_14_189/A3                                                            f       gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.503         Logic Levels: 2  
                                                                                   Logic: 1.115ns(74.185%), Route: 0.388ns(25.815%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L5                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.038       0.038         nt_gpio[1]       
 IOBS_0_137/DIN                    td                    0.935       0.973 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.973         gpio_tri[1]/ntI  
 IOL_7_137/RX_DATA_DD              td                    0.094       1.067 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.446       1.513         _N2              
 CLMA_26_128/A0                                                            r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.513         Logic Levels: 2  
                                                                                   Logic: 1.029ns(68.011%), Route: 0.484ns(31.989%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[9] (port)
Endpoint    : gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G2                                                      0.000       0.000 r       gpio[9] (port)   
                                   net (fanout=1)        0.064       0.064         nt_gpio[9]       
 IOBS_0_213/DIN                    td                    0.935       0.999 r       gpio_tri[9]/opit_0/O
                                   net (fanout=1)        0.000       0.999         gpio_tri[9]/ntI  
 IOL_7_213/RX_DATA_DD              td                    0.094       1.093 r       gpio_tri[9]/opit_1/OUT
                                   net (fanout=1)        0.458       1.551         _N10             
 CLMA_10_196/A2                                                            r       gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.551         Logic Levels: 2  
                                                                                   Logic: 1.029ns(66.344%), Route: 0.522ns(33.656%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.253      11.959         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.185      12.144 f       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        1.661      13.805         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.226      14.031 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.359      14.390         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.226      14.616 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       0.838      15.454         _N26218          
 CLMA_14_269/Y1                    td                    0.135      15.589 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.677      16.266         _N22670          
 CLMS_38_265/Y2                    td                    0.308      16.574 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.243      16.817         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.227      17.044 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.240      17.284         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.131      17.415 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.545      17.960         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.131      18.091 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.358      18.449         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.139      18.588 f       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        1.929      20.517         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.171      20.688 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686      21.374         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141      21.515 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371      22.886         _N17979          
 CLMA_82_213/Y2                    td                    0.171      23.057 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478      23.535         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225      23.760 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      25.693         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      25.864 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      26.635         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      26.856 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      27.524         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.132      27.656 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.260      28.916         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  28.916         Logic Levels: 21 
                                                                                   Logic: 4.039ns(15.739%), Route: 21.624ns(84.261%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.244    1002.757         ntclkbufg_1      
 CLMS_114_189/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.218    1002.975                          
 clock uncertainty                                      -0.050    1002.925                          

 Setup time                                              0.239    1003.164                          

 Data required time                                               1003.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.164                          
 Data arrival time                                                 -28.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.253      11.959         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.185      12.144 f       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        1.661      13.805         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.226      14.031 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.359      14.390         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.226      14.616 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       0.838      15.454         _N26218          
 CLMA_14_269/Y1                    td                    0.135      15.589 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.677      16.266         _N22670          
 CLMS_38_265/Y2                    td                    0.308      16.574 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.243      16.817         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.227      17.044 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.240      17.284         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.131      17.415 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.545      17.960         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.131      18.091 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.358      18.449         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.139      18.588 f       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        1.929      20.517         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.171      20.688 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686      21.374         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141      21.515 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371      22.886         _N17979          
 CLMA_82_213/Y2                    td                    0.171      23.057 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478      23.535         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225      23.760 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      25.693         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      25.864 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      26.635         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      26.856 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      27.524         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.132      27.656 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.191      28.847         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_189/DD                                                            r       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD

 Data arrival time                                                  28.847         Logic Levels: 21 
                                                                                   Logic: 4.039ns(15.781%), Route: 21.555ns(84.219%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.261    1002.774         ntclkbufg_1      
 CLMS_66_189/CLK                                                           r       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WCLK
 clock pessimism                                         0.218    1002.992                          
 clock uncertainty                                      -0.050    1002.942                          

 Setup time                                              0.239    1003.181                          

 Data required time                                               1003.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.181                          
 Data arrival time                                                 -28.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.781
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       0.399      11.105         u_rib/N308       
 CLMA_58_145/Y6AB                  td                    0.211      11.316 f       u_rib/N274_3[6]_muxf6_perm/Z
                                   net (fanout=81)       2.725      14.041         _N9259           
 CLMA_38_288/Y1                    td                    0.217      14.258 f       uart_0/N397_1/gateop_perm/Z
                                   net (fanout=24)       0.960      15.218         _N22621          
 CLMA_18_236/Y1                    td                    0.135      15.353 r       u_tinyriscv/u_div/N227_2/gateop_perm/Z
                                   net (fanout=5)        0.479      15.832         _N22760          
 CLMA_22_260/Y1                    td                    0.307      16.139 r       u_rom/N1508_59_55/gateop/F
                                   net (fanout=1)        0.466      16.605         u_rom/_N27024    
 CLMA_22_268/Y0                    td                    0.226      16.831 r       u_rom/N1508_59_88/gateop/F
                                   net (fanout=1)        0.242      17.073         u_rom/_N27053    
 CLMA_22_276/Y0                    td                    0.171      17.244 r       u_rom/N1508_59_106/gateop_perm/Z
                                   net (fanout=1)        0.355      17.599         u_rom/_N27067    
 CLMA_18_276/Y3                    td                    0.305      17.904 r       u_rom/N1508_59_116/gateop_perm/Z
                                   net (fanout=1)        0.356      18.260         u_rom/_N27074    
 CLMA_14_276/Y0                    td                    0.171      18.431 r       u_rom/N1508_59_120/gateop_perm/Z
                                   net (fanout=1)        0.358      18.789         u_rom/_N27078    
 CLMA_14_281/Y0                    td                    0.131      18.920 r       u_rom/N1508_59_123/gateop_perm/Z
                                   net (fanout=1)        0.591      19.511         u_rom/_N27080    
 CLMA_30_280/Y0                    td                    0.131      19.642 r       u_rom/N1508_20/gateop_perm/Z
                                   net (fanout=2)        0.494      20.136         u_rom/_N28118    
 CLMA_30_260/Y3                    td                    0.135      20.271 r       u_rom/N1508_28/gateop_perm/Z
                                   net (fanout=2)        0.725      20.996         u_rom/N1508      
 CLMA_30_220/Y3                    td                    0.143      21.139 f       u_rom/N1508inv/gateop_perm/Z
                                   net (fanout=6)        1.266      22.405         u_rom/N1508_inv  
 CLMA_50_153/Y2                    td                    0.171      22.576 r       u_rib/N70_8[0]/gateop/F
                                   net (fanout=2)        0.673      23.249         _N10253          
 CLMA_70_172/Y3                    td                    0.143      23.392 f       u_rib/m0_data_o_1[0]/gateop_perm/Z
                                   net (fanout=2)        0.757      24.149         _N17972          
 CLMS_86_193/Y3                    td                    0.165      24.314 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.240      24.554         u_tinyriscv/u_ex/_N13019
 CLMS_86_193/Y6AB                  td                    0.171      24.725 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=5)        1.036      25.761         u_tinyriscv/_N13211
 CLMA_82_133/Y1                    td                    0.167      25.928 r       u_tinyriscv/u_ex/N37_36/gateop_perm/Z
                                   net (fanout=3)        0.405      26.333         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_70_132/Y0                    td                    0.226      26.559 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.716      27.275         u_tinyriscv/u_regs/N42 [0]
 CLMA_90_141/Y1                    td                    0.217      27.492 f       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        0.807      28.299         u_tinyriscv/u_id/_N7628
 CLMS_102_169/A0                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  28.299         Logic Levels: 24 
                                                                                   Logic: 4.642ns(18.534%), Route: 20.404ns(81.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.268    1002.781         ntclkbufg_1      
 CLMS_102_169/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.218    1002.999                          
 clock uncertainty                                      -0.050    1002.949                          

 Setup time                                             -0.121    1002.828                          

 Data required time                                               1002.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.828                          
 Data arrival time                                                 -28.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.222
  Launch Clock Delay      :  2.804
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.291       2.804         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.197       3.001 f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227       3.228         u_tinyriscv/csr_clint_csr_mepc [28]
 CLMA_82_85/A4                                                             f       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.462%), Route: 0.227ns(53.538%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.491       3.222         ntclkbufg_1      
 CLMA_82_85/CLK                                                            r       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.004                          
 clock uncertainty                                       0.000       3.004                          

 Hold time                                              -0.055       2.949                          

 Data required time                                                  2.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.949                          
 Data arrival time                                                  -3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.255       2.768         ntclkbufg_1      
 CLMA_30_53/CLK                                                            r       top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_53/Q2                     tco                   0.197       2.965 f       top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.139       3.104         top_dht22_inst/bcd_8421_inst0/data_shift [16]
 CLMA_30_52/CD                                                             f       top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/D

 Data arrival time                                                   3.104         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.452       3.183         ntclkbufg_1      
 CLMA_30_52/CLK                                                            r       top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.027       2.822                          

 Data required time                                                  2.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.822                          
 Data arrival time                                                  -3.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[0]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.290       2.803         ntclkbufg_1      
 CLMS_38_105/CLK                                                           r       uart_0/rx_data[0]/opit_0_L5Q_perm/CLK

 CLMS_38_105/Q2                    tco                   0.197       3.000 f       uart_0/rx_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.138         uart_0/rx_data [0]
 CLMA_38_104/CD                                                            f       uart_0/uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   3.138         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.486       3.217         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       uart_0/uart_rx[0]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.829                          
 clock uncertainty                                       0.000       2.829                          

 Hold time                                               0.027       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                  -3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.891
  Launch Clock Delay      :  0.567
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.567       0.567         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_33/Q2                     tco                   0.197       0.764 f       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.347       1.111         top_dht22_inst/DHT22_drive_inst/data_temp [39]
 CLMA_54_44/AD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D

 Data arrival time                                                   1.111         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.213%), Route: 0.347ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.891       0.891         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000       0.891                          
 clock uncertainty                                       0.000       0.891                          

 Hold time                                               0.028       0.919                          

 Data required time                                                  0.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.919                          
 Data arrival time                                                  -1.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.891
  Launch Clock Delay      :  0.647
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.647       0.647         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_45/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/CLK

 CLMA_58_45/Q2                     tco                   0.197       0.844 f       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.235       1.079         top_dht22_inst/DHT22_drive_inst/data_temp [31]
 CLMA_54_44/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D

 Data arrival time                                                   1.079         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.891       0.891         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CLK
 clock pessimism                                        -0.016       0.875                          
 clock uncertainty                                       0.000       0.875                          

 Hold time                                              -0.010       0.865                          

 Data required time                                                  0.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.865                          
 Data arrival time                                                  -1.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.746
  Launch Clock Delay      :  0.521
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.521       0.521         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q3                     tco                   0.197       0.718 f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.278       0.996         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_58_44/CD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D

 Data arrival time                                                   0.996         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.474%), Route: 0.278ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.746       0.746         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000       0.746                          
 clock uncertainty                                       0.000       0.746                          

 Hold time                                               0.027       0.773                          

 Data required time                                                  0.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.773                          
 Data arrival time                                                  -0.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.481
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.481       0.481         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_30_37/Q0                     tco                   0.209       0.690 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.355       1.045         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_30_33/Y1                     td                    0.221       1.266 r       top_dht22_inst/HEX8_inst/N72_1/gateop_perm/Z
                                   net (fanout=6)        0.405       1.671         top_dht22_inst/HEX8_inst/_N22800
 CLMA_38_32/A4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.671         Logic Levels: 1  
                                                                                   Logic: 0.430ns(36.134%), Route: 0.760ns(63.866%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.152                          
 clock uncertainty                                      -0.050    1000.102                          

 Setup time                                             -0.071    1000.031                          

 Data required time                                               1000.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.031                          
 Data arrival time                                                  -1.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.360                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.207
  Clock Pessimism Removal :  0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.207       0.207         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.209       0.416 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.404       0.820         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_30_32/Y2                     td                    0.308       1.128 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.507       1.635         top_dht22_inst/HEX8_inst/_N22568
 CLMA_38_32/A1                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.635         Logic Levels: 1  
                                                                                   Logic: 0.517ns(36.204%), Route: 0.911ns(63.796%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.054    1000.206                          
 clock uncertainty                                      -0.050    1000.156                          

 Setup time                                             -0.149    1000.007                          

 Data required time                                               1000.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.007                          
 Data arrival time                                                  -1.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.372                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.326       0.326         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_38_36/Q0                     tco                   0.209       0.535 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.357       0.892         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_32/Y1                     td                    0.135       1.027 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.242       1.269         top_dht22_inst/HEX8_inst/_N23017
 CLMA_38_32/A0                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.269         Logic Levels: 1  
                                                                                   Logic: 0.344ns(36.479%), Route: 0.599ns(63.521%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.152                          
 clock uncertainty                                      -0.050    1000.102                          

 Setup time                                             -0.109     999.993                          

 Data required time                                                999.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.993                          
 Data arrival time                                                  -1.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.724                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.481
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.198       0.350 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.390       0.740         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_30_37/M0                                                             r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   0.740         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.673%), Route: 0.390ns(66.327%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.481       0.481         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.481                          
 clock uncertainty                                       0.000       0.481                          

 Hold time                                              -0.003       0.478                          

 Data required time                                                  0.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.478                          
 Data arrival time                                                  -0.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.326
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_38_32/Y2                     tco                   0.272       0.424 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.239       0.663         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_36/M2                                                             r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.663         Logic Levels: 0  
                                                                                   Logic: 0.272ns(53.229%), Route: 0.239ns(46.771%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.326       0.326         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.326                          
 clock uncertainty                                       0.000       0.326                          

 Hold time                                              -0.003       0.323                          

 Data required time                                                  0.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.323                          
 Data arrival time                                                  -0.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.207
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  -0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.198       0.350 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.493         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.493         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.207       0.207         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.054       0.153                          
 clock uncertainty                                       0.000       0.153                          

 Hold time                                              -0.003       0.150                          

 Data required time                                                  0.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.150                          
 Data arrival time                                                  -0.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.421     503.223         ntclkbufg_0      
 CLMA_46_176/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_46_176/Q0                    tco                   0.193     503.416 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.754     504.170         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_42_204/Y1                    td                    0.167     504.337 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.706     505.043         u_jtag_top/u_jtag_driver/_N11126
 CLMA_50_192/Y0                    td                    0.131     505.174 r       u_jtag_top/u_jtag_driver/N118_27[27]/gateop_perm/Z
                                   net (fanout=1)        0.716     505.890         u_jtag_top/u_jtag_driver/N118 [27]
 CLMA_50_189/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4

 Data arrival time                                                 505.890         Logic Levels: 2  
                                                                                   Logic: 0.491ns(18.410%), Route: 2.176ns(81.590%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.247    1002.774         ntclkbufg_0      
 CLMA_50_189/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.441    1003.215                          
 clock uncertainty                                      -0.050    1003.165                          

 Setup time                                             -0.073    1003.092                          

 Data required time                                               1003.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.092                          
 Data arrival time                                                -505.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     503.234         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.193     503.427 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.635     504.062         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.131     504.193 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.650     504.843         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.131     504.974 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       0.837     505.811         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_181/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 505.811         Logic Levels: 2  
                                                                                   Logic: 0.455ns(17.656%), Route: 2.122ns(82.344%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.240    1002.767         ntclkbufg_0      
 CLMA_42_181/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.441    1003.208                          
 clock uncertainty                                      -0.050    1003.158                          

 Setup time                                             -0.111    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                -505.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     503.234         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.193     503.427 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.635     504.062         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.131     504.193 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.650     504.843         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.131     504.974 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       0.843     505.817         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_188/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 505.817         Logic Levels: 2  
                                                                                   Logic: 0.455ns(17.615%), Route: 2.128ns(82.385%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.240    1002.767         ntclkbufg_0      
 CLMA_42_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.453    1003.220                          
 clock uncertainty                                      -0.050    1003.170                          

 Setup time                                             -0.112    1003.058                          

 Data required time                                               1003.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.058                          
 Data arrival time                                                -505.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.185
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.244       2.771         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK

 CLMA_46_180/Q0                    tco                   0.197       2.968 f       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.139       3.107         u_jtag_top/u_jtag_driver/shift_reg [8]
 CLMS_46_181/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D

 Data arrival time                                                   3.107         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.440       3.185         ntclkbufg_0      
 CLMS_46_181/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.797                          
 clock uncertainty                                       0.000       2.797                          

 Hold time                                               0.028       2.825                          

 Data required time                                                  2.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.825                          
 Data arrival time                                                  -3.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.248       2.775         ntclkbufg_0      
 CLMS_46_193/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK

 CLMS_46_193/Q0                    tco                   0.198       2.973 r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.142       3.115         u_jtag_top/u_jtag_driver/shift_reg [25]
 CLMA_46_192/M1                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.445       3.190         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.802                          
 clock uncertainty                                       0.000       2.802                          

 Hold time                                              -0.003       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.260       2.787         ntclkbufg_0      
 CLMA_30_173/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_173/Q0                    tco                   0.198       2.985 r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.154       3.139         u_jtag_top/u_jtag_driver/rx_data [4]
 CLMA_30_177/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D

 Data arrival time                                                   3.139         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.250%), Route: 0.154ns(43.750%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       3.197         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.809                          
 clock uncertainty                                       0.000       2.809                          

 Hold time                                              -0.003       2.806                          

 Data required time                                                  2.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.806                          
 Data arrival time                                                  -3.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.261      13.952         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           f       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  13.952         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.531%), Route: 11.227ns(80.469%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.212      13.903         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_189/DD                                                            f       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD

 Data arrival time                                                  13.903         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.600%), Route: 11.178ns(80.400%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        0.953      13.644         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_169/DD                                                            f       u_tinyriscv/u_regs/regs_jtag_0_10/gateop/WD

 Data arrival time                                                  13.644         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.972%), Route: 10.919ns(80.028%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[4] (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       gpio[4] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[4]       
 IOBS_0_205/DIN                    td                    0.834       0.894 f       gpio_tri[4]/opit_0/O
                                   net (fanout=1)        0.000       0.894         gpio_tri[4]/ntI  
 IOL_7_205/RX_DATA_DD              td                    0.071       0.965 f       gpio_tri[4]/opit_1/OUT
                                   net (fanout=1)        0.310       1.275         _N5              
 CLMA_14_189/A3                                                            f       gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 0.905ns(70.980%), Route: 0.370ns(29.020%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L5                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.038       0.038         nt_gpio[1]       
 IOBS_0_137/DIN                    td                    0.781       0.819 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.819         gpio_tri[1]/ntI  
 IOL_7_137/RX_DATA_DD              td                    0.071       0.890 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.402       1.292         _N2              
 CLMA_26_128/A0                                                            r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.292         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.944%), Route: 0.440ns(34.056%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[9] (port)
Endpoint    : gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G2                                                      0.000       0.000 r       gpio[9] (port)   
                                   net (fanout=1)        0.064       0.064         nt_gpio[9]       
 IOBS_0_213/DIN                    td                    0.781       0.845 r       gpio_tri[9]/opit_0/O
                                   net (fanout=1)        0.000       0.845         gpio_tri[9]/ntI  
 IOL_7_213/RX_DATA_DD              td                    0.071       0.916 r       gpio_tri[9]/opit_1/OUT
                                   net (fanout=1)        0.380       1.296         _N10             
 CLMA_10_196/A2                                                            r       gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.296         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.741%), Route: 0.444ns(34.259%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 37.000 sec
Action report_timing: CPU time elapsed is 36.359 sec
Current time: Mon Nov 15 11:18:35 2021
Action report_timing: Peak memory pool usage is 526,561,280 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 15 11:18:40 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 7.703125 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/Misaka/Desktop/riscv_final/risc-v/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 110.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 119.000 sec
Action gen_bit_stream: CPU time elapsed is 117.688 sec
Current time: Mon Nov 15 11:20:39 2021
Action gen_bit_stream: Peak memory pool usage is 429,944,832 bytes
Process "Generate Bitstream" done.
