

================================================================
== Vivado HLS Report for 'traceback'
================================================================
* Date:           Wed Mar 11 10:47:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.941 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1103|     1105| 11.030 us | 11.050 us |  1103|  1105|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Traceback_Loop  |      800|      801|         4|          -|          -|   200|    no    |
        |- Loop 2          |      150|      150|         3|          -|          -|    50|    no    |
        |- Loop 3          |      150|      150|         3|          -|          -|    50|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      -|        0|      602|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      276|    -|
|Register             |        -|      -|      661|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      661|      878|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |SmithWaterman_mulbkb_U6  |SmithWaterman_mulbkb  |  i0 * i1  |
    |SmithWaterman_mulbkb_U7  |SmithWaterman_mulbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln130_fu_375_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln133_2_fu_424_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln140_fu_405_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln141_fu_434_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln146_fu_361_p2     |     +    |      0|  0|  32|          32|           1|
    |diag_score_1_fu_466_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_554_p2           |     +    |      0|  0|  32|          32|           1|
    |i_2_fu_582_p2           |     +    |      0|  0|  32|          32|           1|
    |i_fu_410_p2             |     +    |      0|  0|  32|           2|          32|
    |j_1_fu_391_p2           |     +    |      0|  0|  32|           2|          32|
    |j_2_fu_570_p2           |     +    |      0|  0|  32|          32|           2|
    |j_fu_542_p2             |     +    |      0|  0|  32|          32|           2|
    |left_score_fu_483_p2    |     +    |      0|  0|  32|           3|          32|
    |up_score_fu_489_p2      |     +    |      0|  0|  32|           3|          32|
    |and_ln127_fu_355_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln142_fu_477_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln148_fu_506_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln153_fu_517_p2     |    and   |      0|  0|   2|           1|           1|
    |grp_fu_313_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln127_1_fu_349_p2  |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln127_fu_343_p2    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln130_fu_385_p2    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln134_fu_452_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln142_1_fu_472_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln148_1_fu_501_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln148_fu_495_p2    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln153_1_fu_512_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln66_1_fu_576_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln66_fu_548_p2     |   icmp   |      0|  0|  20|          32|          32|
    |select_ln134_fu_458_p3  |  select  |      0|  0|   3|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 602|         595|         406|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |H_address0             |  21|          4|   14|         56|
    |aligned_seq1_address0  |  41|          8|    7|         56|
    |aligned_seq1_d0        |  27|          5|    8|         40|
    |aligned_seq2_address0  |  44|          9|    7|         63|
    |aligned_seq2_d0        |  27|          5|    8|         40|
    |ap_NS_fsm              |  53|         12|    1|         12|
    |i_0_fu_58              |   9|          2|   32|         64|
    |i_0_i2_reg_292         |   9|          2|   32|         64|
    |i_0_i_reg_271          |   9|          2|   32|         64|
    |j_0_fu_54              |   9|          2|   32|         64|
    |j_0_in_i3_reg_303      |   9|          2|   32|         64|
    |j_0_in_i_reg_282       |   9|          2|   32|         64|
    |len_assign_reg_259     |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 276|         57|  269|        715|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |H_load_reg_661               |  32|   0|   32|          0|
    |add_ln140_reg_676            |  15|   0|   15|          0|
    |add_ln141_reg_691            |  15|   0|   15|          0|
    |add_ln146_reg_641            |  32|   0|   32|          0|
    |aligned_seq1_addr_4_reg_749  |   7|   0|    7|          0|
    |aligned_seq1_addr_5_reg_754  |   7|   0|    7|          0|
    |aligned_seq2_addr_5_reg_772  |   7|   0|    7|          0|
    |aligned_seq2_addr_6_reg_777  |   7|   0|    7|          0|
    |and_ln127_reg_637            |   1|   0|    1|          0|
    |and_ln142_reg_726            |   1|   0|    1|          0|
    |ap_CS_fsm                    |  11|   0|   11|          0|
    |i_0_fu_58                    |  32|   0|   32|          0|
    |i_0_i2_reg_292               |  32|   0|   32|          0|
    |i_0_i_reg_271                |  32|   0|   32|          0|
    |i_0_load_reg_632             |  32|   0|   32|          0|
    |i_1_reg_744                  |  32|   0|   32|          0|
    |i_2_reg_767                  |  32|   0|   32|          0|
    |i_reg_681                    |  32|   0|   32|          0|
    |j_0_fu_54                    |  32|   0|   32|          0|
    |j_0_in_i3_reg_303            |  32|   0|   32|          0|
    |j_0_in_i_reg_282             |  32|   0|   32|          0|
    |j_0_load_reg_627             |  32|   0|   32|          0|
    |j_1_reg_671                  |  32|   0|   32|          0|
    |j_2_reg_759                  |  32|   0|   32|          0|
    |j_reg_736                    |  32|   0|   32|          0|
    |len_assign_reg_259           |  32|   0|   32|          0|
    |mul_ln130_reg_651            |  15|   0|   15|          0|
    |seq1_load_reg_716            |   8|   0|    8|          0|
    |seq2_load_reg_721            |   8|   0|    8|          0|
    |trunc_ln130_reg_646          |  15|   0|   15|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 661|   0|  661|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   traceback  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   traceback  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   traceback  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   traceback  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   traceback  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   traceback  | return value |
|ap_return              | out |   32| ap_ctrl_hs |   traceback  | return value |
|seq1_address0          | out |    7|  ap_memory |     seq1     |     array    |
|seq1_ce0               | out |    1|  ap_memory |     seq1     |     array    |
|seq1_q0                |  in |    8|  ap_memory |     seq1     |     array    |
|seq2_address0          | out |    7|  ap_memory |     seq2     |     array    |
|seq2_ce0               | out |    1|  ap_memory |     seq2     |     array    |
|seq2_q0                |  in |    8|  ap_memory |     seq2     |     array    |
|H_address0             | out |   14|  ap_memory |       H      |     array    |
|H_ce0                  | out |    1|  ap_memory |       H      |     array    |
|H_q0                   |  in |   32|  ap_memory |       H      |     array    |
|H_address1             | out |   14|  ap_memory |       H      |     array    |
|H_ce1                  | out |    1|  ap_memory |       H      |     array    |
|H_q1                   |  in |   32|  ap_memory |       H      |     array    |
|pos_0_read             |  in |   32|   ap_none  |  pos_0_read  |    scalar    |
|pos_1_read             |  in |   32|   ap_none  |  pos_1_read  |    scalar    |
|aligned_seq1_address0  | out |    7|  ap_memory | aligned_seq1 |     array    |
|aligned_seq1_ce0       | out |    1|  ap_memory | aligned_seq1 |     array    |
|aligned_seq1_we0       | out |    1|  ap_memory | aligned_seq1 |     array    |
|aligned_seq1_d0        | out |    8|  ap_memory | aligned_seq1 |     array    |
|aligned_seq1_q0        |  in |    8|  ap_memory | aligned_seq1 |     array    |
|aligned_seq2_address0  | out |    7|  ap_memory | aligned_seq2 |     array    |
|aligned_seq2_ce0       | out |    1|  ap_memory | aligned_seq2 |     array    |
|aligned_seq2_we0       | out |    1|  ap_memory | aligned_seq2 |     array    |
|aligned_seq2_d0        | out |    8|  ap_memory | aligned_seq2 |     array    |
|aligned_seq2_q0        |  in |    8|  ap_memory | aligned_seq2 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 2 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_0 = alloca i32"   --->   Operation 12 'alloca' 'j_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = alloca i32"   --->   Operation 13 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pos_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pos_1_read)" [SmithWaterman.c:113]   --->   Operation 14 'read' 'pos_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pos_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pos_0_read)" [SmithWaterman.c:113]   --->   Operation 15 'read' 'pos_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "store i32 %pos_0_read_1, i32* %i_0" [SmithWaterman.c:127]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 17 [1/1] (0.60ns)   --->   "store i32 %pos_1_read_1, i32* %j_0" [SmithWaterman.c:127]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %1" [SmithWaterman.c:127]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%len_assign = phi i32 [ 0, %0 ], [ %add_ln146, %Traceback_Loop_end ]" [SmithWaterman.c:146]   --->   Operation 19 'phi' 'len_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_0_load = load i32* %j_0" [SmithWaterman.c:133]   --->   Operation 20 'load' 'j_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_load = load i32* %i_0" [SmithWaterman.c:133]   --->   Operation 21 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln127 = icmp sgt i32 %i_0_load, 0" [SmithWaterman.c:127]   --->   Operation 22 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln127_1 = icmp sgt i32 %j_0_load, 0" [SmithWaterman.c:127]   --->   Operation 23 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln127 = and i1 %icmp_ln127, %icmp_ln127_1" [SmithWaterman.c:127]   --->   Operation 24 'and' 'and_ln127' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.66ns)   --->   "%add_ln146 = add nsw i32 %len_assign, 1" [SmithWaterman.c:146]   --->   Operation 25 'add' 'add_ln146' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %and_ln127, label %Traceback_Loop_begin, label %.loopexit" [SmithWaterman.c:127]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %j_0_load to i15" [SmithWaterman.c:130]   --->   Operation 27 'trunc' 'trunc_ln130' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %i_0_load to i15" [SmithWaterman.c:130]   --->   Operation 28 'trunc' 'trunc_ln130_1' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln130 = mul i15 101, %trunc_ln130_1" [SmithWaterman.c:130]   --->   Operation 29 'mul' 'mul_ln130' <Predicate = (and_ln127)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.58ns)   --->   "%add_ln130 = add i15 %mul_ln130, %trunc_ln130" [SmithWaterman.c:130]   --->   Operation 30 'add' 'add_ln130' <Predicate = (and_ln127)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i15 %add_ln130 to i64" [SmithWaterman.c:130]   --->   Operation 31 'sext' 'sext_ln130' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%H_addr = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln130" [SmithWaterman.c:130]   --->   Operation 32 'getelementptr' 'H_addr' <Predicate = (and_ln127)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.15ns)   --->   "%H_load = load i32* %H_addr, align 4" [SmithWaterman.c:130]   --->   Operation 33 'load' 'H_load' <Predicate = (and_ln127)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind" [SmithWaterman.c:127]   --->   Operation 34 'specloopname' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6)" [SmithWaterman.c:127]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 200, i32 200, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:128]   --->   Operation 36 'speclooptripcount' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.15ns)   --->   "%H_load = load i32* %H_addr, align 4" [SmithWaterman.c:130]   --->   Operation 37 'load' 'H_load' <Predicate = (and_ln127)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln130 = icmp eq i32 %H_load, 0" [SmithWaterman.c:130]   --->   Operation 38 'icmp' 'icmp_ln130' <Predicate = (and_ln127)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.loopexit, label %2" [SmithWaterman.c:130]   --->   Operation 39 'br' <Predicate = (and_ln127)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.66ns)   --->   "%j_1 = add nsw i32 -1, %j_0_load" [SmithWaterman.c:133]   --->   Operation 40 'add' 'j_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i32 %j_1 to i64" [SmithWaterman.c:133]   --->   Operation 41 'zext' 'zext_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %j_1 to i15" [SmithWaterman.c:140]   --->   Operation 42 'trunc' 'trunc_ln140' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.58ns)   --->   "%add_ln140 = add i15 %mul_ln130, %trunc_ln140" [SmithWaterman.c:140]   --->   Operation 43 'add' 'add_ln140' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.66ns)   --->   "%i = add nsw i32 -1, %i_0_load" [SmithWaterman.c:133]   --->   Operation 44 'add' 'i' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i32 %i to i64" [SmithWaterman.c:133]   --->   Operation 45 'zext' 'zext_ln133_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %i to i15" [SmithWaterman.c:133]   --->   Operation 46 'trunc' 'trunc_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln133 = mul i15 101, %trunc_ln133" [SmithWaterman.c:133]   --->   Operation 47 'mul' 'mul_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.58ns)   --->   "%add_ln133_2 = add i15 %mul_ln133, %trunc_ln140" [SmithWaterman.c:133]   --->   Operation 48 'add' 'add_ln133_2' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i15 %add_ln133_2 to i64" [SmithWaterman.c:133]   --->   Operation 49 'sext' 'sext_ln133' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%H_addr_1 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln133" [SmithWaterman.c:133]   --->   Operation 50 'getelementptr' 'H_addr_1' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.58ns)   --->   "%add_ln141 = add i15 %mul_ln133, %trunc_ln130" [SmithWaterman.c:141]   --->   Operation 51 'add' 'add_ln141' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr_1, align 4" [SmithWaterman.c:133]   --->   Operation 52 'load' 'diag_score' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%seq1_addr = getelementptr [100 x i8]* %seq1, i64 0, i64 %zext_ln133_1" [SmithWaterman.c:134]   --->   Operation 53 'getelementptr' 'seq1_addr' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:134]   --->   Operation 54 'load' 'seq1_load' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%seq2_addr = getelementptr [100 x i8]* %seq2, i64 0, i64 %zext_ln133" [SmithWaterman.c:134]   --->   Operation 55 'getelementptr' 'seq2_addr' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:134]   --->   Operation 56 'load' 'seq2_load' <Predicate = (and_ln127 & !icmp_ln130)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i32 %len_assign to i64" [SmithWaterman.c:165]   --->   Operation 57 'sext' 'sext_ln165' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%aligned_seq1_addr = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln165" [SmithWaterman.c:165]   --->   Operation 58 'getelementptr' 'aligned_seq1_addr' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.61ns)   --->   "store i8 0, i8* %aligned_seq1_addr, align 1" [SmithWaterman.c:165]   --->   Operation 59 'store' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%aligned_seq2_addr = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln165" [SmithWaterman.c:166]   --->   Operation 60 'getelementptr' 'aligned_seq2_addr' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.61ns)   --->   "store i8 0, i8* %aligned_seq2_addr, align 1" [SmithWaterman.c:166]   --->   Operation 61 'store' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 62 [1/1] (0.60ns)   --->   "br label %6" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 62 'br' <Predicate = (icmp_ln130) | (!and_ln127)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i15 %add_ln140 to i64" [SmithWaterman.c:140]   --->   Operation 63 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%H_addr_2 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln140" [SmithWaterman.c:140]   --->   Operation 64 'getelementptr' 'H_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i15 %add_ln141 to i64" [SmithWaterman.c:141]   --->   Operation 65 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%H_addr_3 = getelementptr [10201 x i32]* %H, i64 0, i64 %sext_ln141" [SmithWaterman.c:141]   --->   Operation 66 'getelementptr' 'H_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr_1, align 4" [SmithWaterman.c:133]   --->   Operation 67 'load' 'diag_score' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 68 [1/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:134]   --->   Operation 68 'load' 'seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 69 [1/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:134]   --->   Operation 69 'load' 'seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln134 = icmp eq i8 %seq1_load, %seq2_load" [SmithWaterman.c:134]   --->   Operation 70 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node diag_score_1)   --->   "%select_ln134 = select i1 %icmp_ln134, i32 3, i32 -3" [SmithWaterman.c:134]   --->   Operation 71 'select' 'select_ln134' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.66ns) (out node of the LUT)   --->   "%diag_score_1 = add i32 %select_ln134, %diag_score" [SmithWaterman.c:134]   --->   Operation 72 'add' 'diag_score_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (1.15ns)   --->   "%H_load_2 = load i32* %H_addr_2, align 4" [SmithWaterman.c:140]   --->   Operation 73 'load' 'H_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 74 [2/2] (1.15ns)   --->   "%H_load_3 = load i32* %H_addr_3, align 4" [SmithWaterman.c:141]   --->   Operation 74 'load' 'H_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln142 = icmp ne i32 %diag_score, 0" [SmithWaterman.c:142]   --->   Operation 75 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln142_1 = icmp eq i32 %diag_score_1, %H_load" [SmithWaterman.c:142]   --->   Operation 76 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.12ns)   --->   "%and_ln142 = and i1 %icmp_ln142, %icmp_ln142_1" [SmithWaterman.c:142]   --->   Operation 77 'and' 'and_ln142' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 78 [1/2] (1.15ns)   --->   "%H_load_2 = load i32* %H_addr_2, align 4" [SmithWaterman.c:140]   --->   Operation 78 'load' 'H_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 79 [1/1] (0.66ns)   --->   "%left_score = add nsw i32 -2, %H_load_2" [SmithWaterman.c:140]   --->   Operation 79 'add' 'left_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (1.15ns)   --->   "%H_load_3 = load i32* %H_addr_3, align 4" [SmithWaterman.c:141]   --->   Operation 80 'load' 'H_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 81 [1/1] (0.66ns)   --->   "%up_score = add nsw i32 -2, %H_load_3" [SmithWaterman.c:141]   --->   Operation 81 'add' 'up_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %and_ln142, label %3, label %._crit_edge" [SmithWaterman.c:142]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp ne i32 %H_load_3, 0" [SmithWaterman.c:148]   --->   Operation 83 'icmp' 'icmp_ln148' <Predicate = (!and_ln142)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln148_1 = icmp eq i32 %up_score, %H_load" [SmithWaterman.c:148]   --->   Operation 84 'icmp' 'icmp_ln148_1' <Predicate = (!and_ln142)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.12ns)   --->   "%and_ln148 = and i1 %icmp_ln148, %icmp_ln148_1" [SmithWaterman.c:148]   --->   Operation 85 'and' 'and_ln148' <Predicate = (!and_ln142)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %and_ln148, label %4, label %._crit_edge3" [SmithWaterman.c:148]   --->   Operation 86 'br' <Predicate = (!and_ln142)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.85ns)   --->   "%icmp_ln153 = icmp ne i32 %H_load_2, 0" [SmithWaterman.c:153]   --->   Operation 87 'icmp' 'icmp_ln153' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln153_1 = icmp eq i32 %left_score, %H_load" [SmithWaterman.c:153]   --->   Operation 88 'icmp' 'icmp_ln153_1' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.12ns)   --->   "%and_ln153 = and i1 %icmp_ln153, %icmp_ln153_1" [SmithWaterman.c:153]   --->   Operation 89 'and' 'and_ln153' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i32 %len_assign to i64" [SmithWaterman.c:155]   --->   Operation 90 'sext' 'sext_ln155' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_3 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln155" [SmithWaterman.c:155]   --->   Operation 91 'getelementptr' 'aligned_seq1_addr_3' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %and_ln153, label %5, label %._crit_edge5" [SmithWaterman.c:153]   --->   Operation 92 'br' <Predicate = (!and_ln142 & !and_ln148)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_3, align 1" [SmithWaterman.c:161]   --->   Operation 93 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_4 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln155" [SmithWaterman.c:162]   --->   Operation 94 'getelementptr' 'aligned_seq2_addr_4' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_4, align 1" [SmithWaterman.c:162]   --->   Operation 95 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 96 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:133]   --->   Operation 96 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.60>
ST_5 : Operation 97 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:133]   --->   Operation 97 'store' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.60>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end"   --->   Operation 98 'br' <Predicate = (!and_ln142 & !and_ln148 & !and_ln153)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.61ns)   --->   "store i8 45, i8* %aligned_seq1_addr_3, align 1" [SmithWaterman.c:155]   --->   Operation 99 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_3 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln155" [SmithWaterman.c:156]   --->   Operation 100 'getelementptr' 'aligned_seq2_addr_3' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_3, align 1" [SmithWaterman.c:156]   --->   Operation 101 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 102 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:157]   --->   Operation 102 'store' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.60>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:157]   --->   Operation 103 'br' <Predicate = (!and_ln142 & !and_ln148 & and_ln153)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i32 %len_assign to i64" [SmithWaterman.c:150]   --->   Operation 104 'sext' 'sext_ln150' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_2 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln150" [SmithWaterman.c:150]   --->   Operation 105 'getelementptr' 'aligned_seq1_addr_2' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_2, align 1" [SmithWaterman.c:150]   --->   Operation 106 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_2 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln150" [SmithWaterman.c:151]   --->   Operation 107 'getelementptr' 'aligned_seq2_addr_2' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.61ns)   --->   "store i8 45, i8* %aligned_seq2_addr_2, align 1" [SmithWaterman.c:151]   --->   Operation 108 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 109 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:152]   --->   Operation 109 'store' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.60>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:152]   --->   Operation 110 'br' <Predicate = (!and_ln142 & and_ln148)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i32 %len_assign to i64" [SmithWaterman.c:145]   --->   Operation 111 'sext' 'sext_ln145' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_1 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln145" [SmithWaterman.c:145]   --->   Operation 112 'getelementptr' 'aligned_seq1_addr_1' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.61ns)   --->   "store i8 %seq1_load, i8* %aligned_seq1_addr_1, align 1" [SmithWaterman.c:145]   --->   Operation 113 'store' <Predicate = (and_ln142)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_1 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln145" [SmithWaterman.c:146]   --->   Operation 114 'getelementptr' 'aligned_seq2_addr_1' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.61ns)   --->   "store i8 %seq2_load, i8* %aligned_seq2_addr_1, align 1" [SmithWaterman.c:146]   --->   Operation 115 'store' <Predicate = (and_ln142)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 116 [1/1] (0.60ns)   --->   "store i32 %i, i32* %i_0" [SmithWaterman.c:147]   --->   Operation 116 'store' <Predicate = (and_ln142)> <Delay = 0.60>
ST_5 : Operation 117 [1/1] (0.60ns)   --->   "store i32 %j_1, i32* %j_0" [SmithWaterman.c:147]   --->   Operation 117 'store' <Predicate = (and_ln142)> <Delay = 0.60>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %Traceback_Loop_end" [SmithWaterman.c:147]   --->   Operation 118 'br' <Predicate = (and_ln142)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp)" [SmithWaterman.c:164]   --->   Operation 119 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [SmithWaterman.c:164]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.52>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %.loopexit ], [ %i_1, %hls_label_0 ]"   --->   Operation 121 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%j_0_in_i = phi i32 [ %len_assign, %.loopexit ], [ %j, %hls_label_0 ]"   --->   Operation 122 'phi' 'j_0_in_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.66ns)   --->   "%j = add nsw i32 %j_0_in_i, -1" [SmithWaterman.c:65->SmithWaterman.c:167]   --->   Operation 123 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp slt i32 %i_0_i, %j" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 124 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.66ns)   --->   "%i_1 = add nsw i32 %i_0_i, 1" [SmithWaterman.c:71->SmithWaterman.c:167]   --->   Operation 125 'add' 'i_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %hls_label_0, label %strrev.exit.preheader" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %i_0_i to i64" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 127 'sext' 'sext_ln68' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_4 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln68" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 128 'getelementptr' 'aligned_seq1_addr_4' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i32 %j to i64" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 129 'sext' 'sext_ln69' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%aligned_seq1_addr_5 = getelementptr [100 x i8]* %aligned_seq1, i64 0, i64 %sext_ln69" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 130 'getelementptr' 'aligned_seq1_addr_5' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (0.61ns)   --->   "%aligned_seq1_load_1 = load i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 131 'load' 'aligned_seq1_load_1' <Predicate = (icmp_ln66)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_6 : Operation 132 [1/1] (0.60ns)   --->   "br label %strrev.exit" [SmithWaterman.c:65->SmithWaterman.c:168]   --->   Operation 132 'br' <Predicate = (!icmp_ln66)> <Delay = 0.60>

State 7 <SV = 4> <Delay = 1.22>
ST_7 : Operation 133 [2/2] (0.61ns)   --->   "%aligned_seq1_load = load i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 133 'load' 'aligned_seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_7 : Operation 134 [1/2] (0.61ns)   --->   "%aligned_seq1_load_1 = load i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 134 'load' 'aligned_seq1_load_1' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_7 : Operation 135 [1/1] (0.61ns)   --->   "store i8 %aligned_seq1_load_1, i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:69->SmithWaterman.c:167]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>

State 8 <SV = 5> <Delay = 1.22>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [SmithWaterman.c:66->SmithWaterman.c:167]   --->   Operation 136 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 50, i32 50, i32 50, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:67->SmithWaterman.c:167]   --->   Operation 137 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/2] (0.61ns)   --->   "%aligned_seq1_load = load i8* %aligned_seq1_addr_4, align 1" [SmithWaterman.c:68->SmithWaterman.c:167]   --->   Operation 138 'load' 'aligned_seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_8 : Operation 139 [1/1] (0.61ns)   --->   "store i8 %aligned_seq1_load, i8* %aligned_seq1_addr_5, align 1" [SmithWaterman.c:70->SmithWaterman.c:167]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i)" [SmithWaterman.c:73->SmithWaterman.c:167]   --->   Operation 140 'specregionend' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %6" [SmithWaterman.c:73->SmithWaterman.c:167]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.52>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i32 [ %i_2, %hls_label_01 ], [ 0, %strrev.exit.preheader ]"   --->   Operation 142 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%j_0_in_i3 = phi i32 [ %j_2, %hls_label_01 ], [ %len_assign, %strrev.exit.preheader ]"   --->   Operation 143 'phi' 'j_0_in_i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.66ns)   --->   "%j_2 = add nsw i32 %j_0_in_i3, -1" [SmithWaterman.c:65->SmithWaterman.c:168]   --->   Operation 144 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.85ns)   --->   "%icmp_ln66_1 = icmp slt i32 %i_0_i2, %j_2" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 145 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.66ns)   --->   "%i_2 = add nsw i32 %i_0_i2, 1" [SmithWaterman.c:71->SmithWaterman.c:168]   --->   Operation 146 'add' 'i_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66_1, label %hls_label_01, label %strrev.exit14" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i32 %i_0_i2 to i64" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 148 'sext' 'sext_ln68_1' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_5 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln68_1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 149 'getelementptr' 'aligned_seq2_addr_5' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i32 %j_2 to i64" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 150 'sext' 'sext_ln69_1' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%aligned_seq2_addr_6 = getelementptr [100 x i8]* %aligned_seq2, i64 0, i64 %sext_ln69_1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 151 'getelementptr' 'aligned_seq2_addr_6' <Predicate = (icmp_ln66_1)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (0.61ns)   --->   "%aligned_seq2_load_1 = load i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 152 'load' 'aligned_seq2_load_1' <Predicate = (icmp_ln66_1)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "ret i32 %len_assign" [SmithWaterman.c:169]   --->   Operation 153 'ret' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.22>
ST_10 : Operation 154 [2/2] (0.61ns)   --->   "%aligned_seq2_load = load i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 154 'load' 'aligned_seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_10 : Operation 155 [1/2] (0.61ns)   --->   "%aligned_seq2_load_1 = load i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 155 'load' 'aligned_seq2_load_1' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_10 : Operation 156 [1/1] (0.61ns)   --->   "store i8 %aligned_seq2_load_1, i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:69->SmithWaterman.c:168]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>

State 11 <SV = 6> <Delay = 1.22>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [SmithWaterman.c:66->SmithWaterman.c:168]   --->   Operation 157 'specregionbegin' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 50, i32 50, i32 50, [1 x i8]* @p_str3) nounwind" [SmithWaterman.c:67->SmithWaterman.c:168]   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/2] (0.61ns)   --->   "%aligned_seq2_load = load i8* %aligned_seq2_addr_5, align 1" [SmithWaterman.c:68->SmithWaterman.c:168]   --->   Operation 159 'load' 'aligned_seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_11 : Operation 160 [1/1] (0.61ns)   --->   "store i8 %aligned_seq2_load, i8* %aligned_seq2_addr_6, align 1" [SmithWaterman.c:70->SmithWaterman.c:168]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i6)" [SmithWaterman.c:73->SmithWaterman.c:168]   --->   Operation 161 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br label %strrev.exit" [SmithWaterman.c:73->SmithWaterman.c:168]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seq1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ seq2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ H]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pos_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pos_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aligned_seq1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aligned_seq2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_0                     (alloca           ) [ 011111000000]
i_0                     (alloca           ) [ 011111000000]
pos_1_read_1            (read             ) [ 000000000000]
pos_0_read_1            (read             ) [ 000000000000]
store_ln127             (store            ) [ 000000000000]
store_ln127             (store            ) [ 000000000000]
br_ln127                (br               ) [ 011111000000]
len_assign              (phi              ) [ 001111111111]
j_0_load                (load             ) [ 000100000000]
i_0_load                (load             ) [ 000100000000]
icmp_ln127              (icmp             ) [ 000000000000]
icmp_ln127_1            (icmp             ) [ 000000000000]
and_ln127               (and              ) [ 001111000000]
add_ln146               (add              ) [ 011111000000]
br_ln127                (br               ) [ 000000000000]
trunc_ln130             (trunc            ) [ 000100000000]
trunc_ln130_1           (trunc            ) [ 000000000000]
mul_ln130               (mul              ) [ 000100000000]
add_ln130               (add              ) [ 000000000000]
sext_ln130              (sext             ) [ 000000000000]
H_addr                  (getelementptr    ) [ 000100000000]
specloopname_ln127      (specloopname     ) [ 000000000000]
tmp                     (specregionbegin  ) [ 000011000000]
speclooptripcount_ln128 (speclooptripcount) [ 000000000000]
H_load                  (load             ) [ 000011000000]
icmp_ln130              (icmp             ) [ 001111000000]
br_ln130                (br               ) [ 000000000000]
j_1                     (add              ) [ 000011000000]
zext_ln133              (zext             ) [ 000000000000]
trunc_ln140             (trunc            ) [ 000000000000]
add_ln140               (add              ) [ 000010000000]
i                       (add              ) [ 000011000000]
zext_ln133_1            (zext             ) [ 000000000000]
trunc_ln133             (trunc            ) [ 000000000000]
mul_ln133               (mul              ) [ 000000000000]
add_ln133_2             (add              ) [ 000000000000]
sext_ln133              (sext             ) [ 000000000000]
H_addr_1                (getelementptr    ) [ 000010000000]
add_ln141               (add              ) [ 000010000000]
seq1_addr               (getelementptr    ) [ 000010000000]
seq2_addr               (getelementptr    ) [ 000010000000]
sext_ln165              (sext             ) [ 000000000000]
aligned_seq1_addr       (getelementptr    ) [ 000000000000]
store_ln165             (store            ) [ 000000000000]
aligned_seq2_addr       (getelementptr    ) [ 000000000000]
store_ln166             (store            ) [ 000000000000]
br_ln66                 (br               ) [ 001111111000]
sext_ln140              (sext             ) [ 000000000000]
H_addr_2                (getelementptr    ) [ 000001000000]
sext_ln141              (sext             ) [ 000000000000]
H_addr_3                (getelementptr    ) [ 000001000000]
diag_score              (load             ) [ 000000000000]
seq1_load               (load             ) [ 000001000000]
seq2_load               (load             ) [ 000001000000]
icmp_ln134              (icmp             ) [ 000000000000]
select_ln134            (select           ) [ 000000000000]
diag_score_1            (add              ) [ 000000000000]
icmp_ln142              (icmp             ) [ 000000000000]
icmp_ln142_1            (icmp             ) [ 000000000000]
and_ln142               (and              ) [ 000001000000]
H_load_2                (load             ) [ 000000000000]
left_score              (add              ) [ 000000000000]
H_load_3                (load             ) [ 000000000000]
up_score                (add              ) [ 000000000000]
br_ln142                (br               ) [ 000000000000]
icmp_ln148              (icmp             ) [ 000000000000]
icmp_ln148_1            (icmp             ) [ 000000000000]
and_ln148               (and              ) [ 001111000000]
br_ln148                (br               ) [ 000000000000]
icmp_ln153              (icmp             ) [ 000000000000]
icmp_ln153_1            (icmp             ) [ 000000000000]
and_ln153               (and              ) [ 001111000000]
sext_ln155              (sext             ) [ 000000000000]
aligned_seq1_addr_3     (getelementptr    ) [ 000000000000]
br_ln153                (br               ) [ 000000000000]
store_ln161             (store            ) [ 000000000000]
aligned_seq2_addr_4     (getelementptr    ) [ 000000000000]
store_ln162             (store            ) [ 000000000000]
store_ln133             (store            ) [ 000000000000]
store_ln133             (store            ) [ 000000000000]
br_ln0                  (br               ) [ 000000000000]
store_ln155             (store            ) [ 000000000000]
aligned_seq2_addr_3     (getelementptr    ) [ 000000000000]
store_ln156             (store            ) [ 000000000000]
store_ln157             (store            ) [ 000000000000]
br_ln157                (br               ) [ 000000000000]
sext_ln150              (sext             ) [ 000000000000]
aligned_seq1_addr_2     (getelementptr    ) [ 000000000000]
store_ln150             (store            ) [ 000000000000]
aligned_seq2_addr_2     (getelementptr    ) [ 000000000000]
store_ln151             (store            ) [ 000000000000]
store_ln152             (store            ) [ 000000000000]
br_ln152                (br               ) [ 000000000000]
sext_ln145              (sext             ) [ 000000000000]
aligned_seq1_addr_1     (getelementptr    ) [ 000000000000]
store_ln145             (store            ) [ 000000000000]
aligned_seq2_addr_1     (getelementptr    ) [ 000000000000]
store_ln146             (store            ) [ 000000000000]
store_ln147             (store            ) [ 000000000000]
store_ln147             (store            ) [ 000000000000]
br_ln147                (br               ) [ 000000000000]
empty                   (specregionend    ) [ 000000000000]
br_ln164                (br               ) [ 011111000000]
i_0_i                   (phi              ) [ 000000100000]
j_0_in_i                (phi              ) [ 000000100000]
j                       (add              ) [ 000100111000]
icmp_ln66               (icmp             ) [ 000000111000]
i_1                     (add              ) [ 000100111000]
br_ln66                 (br               ) [ 000000000000]
sext_ln68               (sext             ) [ 000000000000]
aligned_seq1_addr_4     (getelementptr    ) [ 000000011000]
sext_ln69               (sext             ) [ 000000000000]
aligned_seq1_addr_5     (getelementptr    ) [ 000000011000]
br_ln65                 (br               ) [ 000000111111]
aligned_seq1_load_1     (load             ) [ 000000000000]
store_ln69              (store            ) [ 000000000000]
tmp_i                   (specregionbegin  ) [ 000000000000]
speclooptripcount_ln67  (speclooptripcount) [ 000000000000]
aligned_seq1_load       (load             ) [ 000000000000]
store_ln70              (store            ) [ 000000000000]
empty_3                 (specregionend    ) [ 000000000000]
br_ln73                 (br               ) [ 000100111000]
i_0_i2                  (phi              ) [ 000000000100]
j_0_in_i3               (phi              ) [ 000000000100]
j_2                     (add              ) [ 000000100111]
icmp_ln66_1             (icmp             ) [ 000000000111]
i_2                     (add              ) [ 000000100111]
br_ln66                 (br               ) [ 000000000000]
sext_ln68_1             (sext             ) [ 000000000000]
aligned_seq2_addr_5     (getelementptr    ) [ 000000000011]
sext_ln69_1             (sext             ) [ 000000000000]
aligned_seq2_addr_6     (getelementptr    ) [ 000000000011]
ret_ln169               (ret              ) [ 000000000000]
aligned_seq2_load_1     (load             ) [ 000000000000]
store_ln69              (store            ) [ 000000000000]
tmp_i6                  (specregionbegin  ) [ 000000000000]
speclooptripcount_ln67  (speclooptripcount) [ 000000000000]
aligned_seq2_load       (load             ) [ 000000000000]
store_ln70              (store            ) [ 000000000000]
empty_4                 (specregionend    ) [ 000000000000]
br_ln73                 (br               ) [ 000000100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seq1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seq2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="H">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pos_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pos_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="aligned_seq1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aligned_seq1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aligned_seq2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aligned_seq2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_0_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_0_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pos_1_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_1_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="pos_0_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_0_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="H_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_load/2 diag_score/3 H_load_2/4 H_load_3/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="H_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="15" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="seq1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq1_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq1_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="seq2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq2_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq2_load/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="aligned_seq1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln165/3 store_ln161/5 store_ln155/5 store_ln150/5 store_ln145/5 aligned_seq1_load_1/6 aligned_seq1_load/7 store_ln69/7 store_ln70/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="aligned_seq2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln166/3 store_ln162/5 store_ln156/5 store_ln151/5 store_ln146/5 aligned_seq2_load_1/9 aligned_seq2_load/10 store_ln69/10 store_ln70/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="H_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="15" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_2/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="H_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="15" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_3/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="aligned_seq1_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr_3/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="aligned_seq2_addr_4_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_4/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="aligned_seq2_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_3/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="aligned_seq1_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr_2/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="aligned_seq2_addr_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_2/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="aligned_seq1_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="aligned_seq2_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_1/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="aligned_seq1_addr_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr_4/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="aligned_seq1_addr_5_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq1_addr_5/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="aligned_seq2_addr_5_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_5/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="aligned_seq2_addr_6_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aligned_seq2_addr_6/9 "/>
</bind>
</comp>

<comp id="259" class="1005" name="len_assign_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="len_assign (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="len_assign_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="len_assign/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_0_i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_0_i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="j_0_in_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_0_in_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i/6 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_0_i2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_0_i2_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/9 "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_0_in_i3_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i3 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_0_in_i3_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="3"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i3/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/4 icmp_ln153/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2"/>
<pin id="321" dir="0" index="1" bw="32" slack="4"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/5 store_ln152/5 store_ln147/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2"/>
<pin id="325" dir="0" index="1" bw="32" slack="4"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/5 store_ln157/5 store_ln147/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln127_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln127_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_0_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_0_load/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_0_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_0_load/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln127_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln127_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127_1/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln127_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln146_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln130_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln130_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln130_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="15" slack="0"/>
<pin id="378" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln130_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln130_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="j_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln133_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln140_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln140_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="15" slack="1"/>
<pin id="407" dir="0" index="1" bw="15" slack="0"/>
<pin id="408" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln133_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln133_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln133_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="15" slack="0"/>
<pin id="427" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln133_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="15" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln141_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="0"/>
<pin id="436" dir="0" index="1" bw="15" slack="1"/>
<pin id="437" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln165_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln140_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln141_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln134_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln134_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="diag_score_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diag_score_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln142_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142_1/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln142_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="left_score_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_score/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="up_score_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_score/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln148_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln148_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="2"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln148_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln153_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln153_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln155_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="3"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln150_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="3"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln145_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="3"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="j_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln66_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln68_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln69_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="j_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln66_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_1/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln68_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln69_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/9 "/>
</bind>
</comp>

<comp id="598" class="1007" name="mul_ln130_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="15" slack="0"/>
<pin id="600" dir="0" index="1" bw="15" slack="0"/>
<pin id="601" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln130/2 "/>
</bind>
</comp>

<comp id="605" class="1007" name="mul_ln133_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="0" index="1" bw="15" slack="0"/>
<pin id="608" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln133/3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_0_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_0 "/>
</bind>
</comp>

<comp id="620" class="1005" name="i_0_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_0 "/>
</bind>
</comp>

<comp id="627" class="1005" name="j_0_load_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_0_load "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_0_load_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_load "/>
</bind>
</comp>

<comp id="637" class="1005" name="and_ln127_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln127 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln146_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln146 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln130_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="15" slack="1"/>
<pin id="648" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mul_ln130_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="1"/>
<pin id="653" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln130 "/>
</bind>
</comp>

<comp id="656" class="1005" name="H_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="1"/>
<pin id="658" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="H_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="j_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln140_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="15" slack="1"/>
<pin id="678" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="681" class="1005" name="i_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="686" class="1005" name="H_addr_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="1"/>
<pin id="688" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln141_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="15" slack="1"/>
<pin id="693" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="696" class="1005" name="seq1_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="1"/>
<pin id="698" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq1_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="seq2_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="1"/>
<pin id="703" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq2_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="H_addr_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="1"/>
<pin id="708" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="H_addr_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="14" slack="1"/>
<pin id="713" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="seq1_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seq1_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="seq2_load_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seq2_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="and_ln142_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln142 "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="744" class="1005" name="i_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="aligned_seq1_addr_4_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="1"/>
<pin id="751" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="aligned_seq1_addr_4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="aligned_seq1_addr_5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="1"/>
<pin id="756" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="aligned_seq1_addr_5 "/>
</bind>
</comp>

<comp id="759" class="1005" name="j_2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="i_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="aligned_seq2_addr_5_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="1"/>
<pin id="774" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="aligned_seq2_addr_5 "/>
</bind>
</comp>

<comp id="777" class="1005" name="aligned_seq2_addr_6_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="1"/>
<pin id="779" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="aligned_seq2_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="149" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="242"><net_src comp="128" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="258"><net_src comp="142" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="291"><net_src comp="259" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="312"><net_src comp="259" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="81" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="331"><net_src comp="68" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="62" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="337" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="343" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="263" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="337" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="340" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="389"><net_src comp="81" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="404"><net_src comp="391" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="401" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="441"><net_src comp="259" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="456"><net_src comp="102" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="115" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="81" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="313" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="81" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="81" pin="7"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="81" pin="7"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="18" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="495" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="483" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="313" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="259" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="533"><net_src comp="259" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="539"><net_src comp="259" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="546"><net_src comp="285" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="275" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="275" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="14" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="275" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="568"><net_src comp="542" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="574"><net_src comp="306" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="296" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="296" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="14" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="296" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="596"><net_src comp="570" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="602"><net_src comp="20" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="371" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="598" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="609"><net_src comp="20" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="420" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="605" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="612"><net_src comp="605" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="616"><net_src comp="54" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="623"><net_src comp="58" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="630"><net_src comp="337" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="635"><net_src comp="340" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="640"><net_src comp="355" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="361" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="649"><net_src comp="367" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="654"><net_src comp="598" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="659"><net_src comp="74" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="664"><net_src comp="81" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="674"><net_src comp="391" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="679"><net_src comp="405" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="684"><net_src comp="410" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="689"><net_src comp="87" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="694"><net_src comp="434" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="699"><net_src comp="95" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="704"><net_src comp="108" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="709"><net_src comp="149" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="714"><net_src comp="156" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="719"><net_src comp="102" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="724"><net_src comp="115" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="729"><net_src comp="477" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="739"><net_src comp="542" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="747"><net_src comp="554" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="752"><net_src comp="227" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="757"><net_src comp="234" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="762"><net_src comp="570" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="770"><net_src comp="582" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="775"><net_src comp="243" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="780"><net_src comp="250" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seq1 | {}
	Port: seq2 | {}
	Port: aligned_seq1 | {3 5 7 8 }
	Port: aligned_seq2 | {3 5 10 11 }
 - Input state : 
	Port: traceback : seq1 | {3 4 }
	Port: traceback : seq2 | {3 4 }
	Port: traceback : H | {2 3 4 5 }
	Port: traceback : pos_0_read | {1 }
	Port: traceback : pos_1_read | {1 }
	Port: traceback : aligned_seq1 | {6 7 8 }
	Port: traceback : aligned_seq2 | {9 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln127 : 1
		icmp_ln127_1 : 1
		and_ln127 : 2
		add_ln146 : 1
		br_ln127 : 2
		trunc_ln130 : 1
		trunc_ln130_1 : 1
		mul_ln130 : 2
		add_ln130 : 3
		sext_ln130 : 4
		H_addr : 5
		H_load : 6
	State 3
		icmp_ln130 : 1
		br_ln130 : 2
		zext_ln133 : 1
		trunc_ln140 : 1
		add_ln140 : 2
		zext_ln133_1 : 1
		trunc_ln133 : 1
		mul_ln133 : 2
		add_ln133_2 : 3
		sext_ln133 : 4
		H_addr_1 : 5
		add_ln141 : 3
		diag_score : 6
		seq1_addr : 2
		seq1_load : 3
		seq2_addr : 2
		seq2_load : 3
		aligned_seq1_addr : 1
		store_ln165 : 2
		aligned_seq2_addr : 1
		store_ln166 : 2
	State 4
		H_addr_2 : 1
		H_addr_3 : 1
		icmp_ln134 : 1
		select_ln134 : 2
		diag_score_1 : 3
		H_load_2 : 2
		H_load_3 : 2
		icmp_ln142 : 1
		icmp_ln142_1 : 4
		and_ln142 : 5
	State 5
		left_score : 1
		up_score : 1
		icmp_ln148 : 1
		icmp_ln148_1 : 2
		and_ln148 : 3
		br_ln148 : 3
		icmp_ln153 : 1
		icmp_ln153_1 : 2
		and_ln153 : 3
		aligned_seq1_addr_3 : 1
		br_ln153 : 3
		store_ln161 : 2
		aligned_seq2_addr_4 : 1
		store_ln162 : 2
		store_ln155 : 2
		aligned_seq2_addr_3 : 1
		store_ln156 : 2
		aligned_seq1_addr_2 : 1
		store_ln150 : 2
		aligned_seq2_addr_2 : 1
		store_ln151 : 2
		aligned_seq1_addr_1 : 1
		store_ln145 : 2
		aligned_seq2_addr_1 : 1
		store_ln146 : 2
	State 6
		j : 1
		icmp_ln66 : 2
		i_1 : 1
		br_ln66 : 3
		sext_ln68 : 1
		aligned_seq1_addr_4 : 2
		sext_ln69 : 2
		aligned_seq1_addr_5 : 3
		aligned_seq1_load_1 : 4
	State 7
		store_ln69 : 1
	State 8
		store_ln70 : 1
		empty_3 : 1
	State 9
		j_2 : 1
		icmp_ln66_1 : 2
		i_2 : 1
		br_ln66 : 3
		sext_ln68_1 : 1
		aligned_seq2_addr_5 : 2
		sext_ln69_1 : 2
		aligned_seq2_addr_6 : 3
		aligned_seq2_load_1 : 4
	State 10
		store_ln69 : 1
	State 11
		store_ln70 : 1
		empty_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln146_fu_361    |    0    |    0    |    32   |
|          |     add_ln130_fu_375    |    0    |    0    |    15   |
|          |        j_1_fu_391       |    0    |    0    |    32   |
|          |     add_ln140_fu_405    |    0    |    0    |    15   |
|          |         i_fu_410        |    0    |    0    |    32   |
|          |    add_ln133_2_fu_424   |    0    |    0    |    15   |
|    add   |     add_ln141_fu_434    |    0    |    0    |    15   |
|          |   diag_score_1_fu_466   |    0    |    0    |    32   |
|          |    left_score_fu_483    |    0    |    0    |    32   |
|          |     up_score_fu_489     |    0    |    0    |    32   |
|          |         j_fu_542        |    0    |    0    |    32   |
|          |        i_1_fu_554       |    0    |    0    |    32   |
|          |        j_2_fu_570       |    0    |    0    |    32   |
|          |        i_2_fu_582       |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_313       |    0    |    0    |    20   |
|          |    icmp_ln127_fu_343    |    0    |    0    |    20   |
|          |   icmp_ln127_1_fu_349   |    0    |    0    |    20   |
|          |    icmp_ln130_fu_385    |    0    |    0    |    20   |
|          |    icmp_ln134_fu_452    |    0    |    0    |    11   |
|   icmp   |   icmp_ln142_1_fu_472   |    0    |    0    |    20   |
|          |    icmp_ln148_fu_495    |    0    |    0    |    20   |
|          |   icmp_ln148_1_fu_501   |    0    |    0    |    20   |
|          |   icmp_ln153_1_fu_512   |    0    |    0    |    20   |
|          |     icmp_ln66_fu_548    |    0    |    0    |    20   |
|          |    icmp_ln66_1_fu_576   |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln134_fu_458   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln127_fu_355    |    0    |    0    |    2    |
|    and   |     and_ln142_fu_477    |    0    |    0    |    2    |
|          |     and_ln148_fu_506    |    0    |    0    |    2    |
|          |     and_ln153_fu_517    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln130_fu_598    |    1    |    0    |    0    |
|          |     mul_ln133_fu_605    |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | pos_1_read_1_read_fu_62 |    0    |    0    |    0    |
|          | pos_0_read_1_read_fu_68 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln130_fu_367   |    0    |    0    |    0    |
|   trunc  |   trunc_ln130_1_fu_371  |    0    |    0    |    0    |
|          |    trunc_ln140_fu_401   |    0    |    0    |    0    |
|          |    trunc_ln133_fu_420   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln130_fu_380    |    0    |    0    |    0    |
|          |    sext_ln133_fu_429    |    0    |    0    |    0    |
|          |    sext_ln165_fu_438    |    0    |    0    |    0    |
|          |    sext_ln140_fu_444    |    0    |    0    |    0    |
|          |    sext_ln141_fu_448    |    0    |    0    |    0    |
|   sext   |    sext_ln155_fu_523    |    0    |    0    |    0    |
|          |    sext_ln150_fu_530    |    0    |    0    |    0    |
|          |    sext_ln145_fu_536    |    0    |    0    |    0    |
|          |     sext_ln68_fu_560    |    0    |    0    |    0    |
|          |     sext_ln69_fu_565    |    0    |    0    |    0    |
|          |    sext_ln68_1_fu_588   |    0    |    0    |    0    |
|          |    sext_ln69_1_fu_593   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln133_fu_396    |    0    |    0    |    0    |
|          |   zext_ln133_1_fu_415   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   631   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      H_addr_1_reg_686     |   14   |
|      H_addr_2_reg_706     |   14   |
|      H_addr_3_reg_711     |   14   |
|       H_addr_reg_656      |   14   |
|       H_load_reg_661      |   32   |
|     add_ln140_reg_676     |   15   |
|     add_ln141_reg_691     |   15   |
|     add_ln146_reg_641     |   32   |
|aligned_seq1_addr_4_reg_749|    7   |
|aligned_seq1_addr_5_reg_754|    7   |
|aligned_seq2_addr_5_reg_772|    7   |
|aligned_seq2_addr_6_reg_777|    7   |
|     and_ln127_reg_637     |    1   |
|     and_ln142_reg_726     |    1   |
|       i_0_i2_reg_292      |   32   |
|       i_0_i_reg_271       |   32   |
|      i_0_load_reg_632     |   32   |
|        i_0_reg_620        |   32   |
|        i_1_reg_744        |   32   |
|        i_2_reg_767        |   32   |
|         i_reg_681         |   32   |
|     j_0_in_i3_reg_303     |   32   |
|      j_0_in_i_reg_282     |   32   |
|      j_0_load_reg_627     |   32   |
|        j_0_reg_613        |   32   |
|        j_1_reg_671        |   32   |
|        j_2_reg_759        |   32   |
|         j_reg_736         |   32   |
|     len_assign_reg_259    |   32   |
|     mul_ln130_reg_651     |   15   |
|     seq1_addr_reg_696     |    7   |
|     seq1_load_reg_716     |    8   |
|     seq2_addr_reg_701     |    7   |
|     seq2_load_reg_721     |    8   |
|    trunc_ln130_reg_646    |   15   |
+---------------------------+--------+
|           Total           |   720  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81  |  p0  |   6  |  14  |   84   ||    33   |
|  grp_access_fu_81  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_102 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_128 |  p0  |   7  |   7  |   49   ||    38   |
|  grp_access_fu_128 |  p1  |   4  |   8  |   32   ||    15   |
|  grp_access_fu_142 |  p0  |   8  |   7  |   56   ||    41   |
|  grp_access_fu_142 |  p1  |   4  |   8  |   32   ||    15   |
| len_assign_reg_259 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   345  ||  5.7294 ||   178   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   631  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   178  |
|  Register |    -   |    -   |   720  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   720  |   809  |
+-----------+--------+--------+--------+--------+
