
Project3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a3c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08009c10  08009c10  0000ac10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a060  0800a060  0000c314  2**0
                  CONTENTS
  4 .ARM          00000008  0800a060  0800a060  0000b060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a068  0800a068  0000c314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a068  0800a068  0000b068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a06c  0800a06c  0000b06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a070  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  0800a244  0000c1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  0800a2e4  0000c274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000854  20000314  0800a384  0000c314  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b68  0800a384  0000cb68  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000c314  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013fdc  00000000  00000000  0000c344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002ab2  00000000  00000000  00020320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fa8  00000000  00000000  00022dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bfd  00000000  00000000  00023d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028918  00000000  00000000  0002497d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001385a  00000000  00000000  0004d295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f6f67  00000000  00000000  00060aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00157a56  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000055a8  00000000  00000000  00157a9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  0015d044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000314 	.word	0x20000314
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009bf4 	.word	0x08009bf4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000318 	.word	0x20000318
 800020c:	08009bf4 	.word	0x08009bf4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	0000      	movs	r0, r0
	...

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001032:	f000 fe76 	bl	8001d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001036:	f000 f8cf 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103a:	f000 fa63 	bl	8001504 <MX_GPIO_Init>
  MX_ETH_Init();
 800103e:	f000 f9b5 	bl	80013ac <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001042:	f000 fa01 	bl	8001448 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001046:	f000 fa2f 	bl	80014a8 <MX_USB_OTG_FS_PCD_Init>
  MX_DAC_Init();
 800104a:	f000 f985 	bl	8001358 <MX_DAC_Init>
  MX_ADC1_Init();
 800104e:	f000 f931 	bl	80012b4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001052:	2100      	movs	r1, #0
 8001054:	4854      	ldr	r0, [pc, #336]	@ (80011a8 <main+0x180>)
 8001056:	f001 fbea 	bl	800282e <HAL_DAC_Start>

 uint16_t readValue;
 float tot = 0;
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	f241 020c 	movw	r2, #4108	@ 0x100c
 8001062:	443a      	add	r2, r7
 8001064:	6013      	str	r3, [r2, #0]
 short i = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	f241 020a 	movw	r2, #4106	@ 0x100a
 800106c:	443a      	add	r2, r7
 800106e:	8013      	strh	r3, [r2, #0]

    /* USER CODE BEGIN 3 */


	  /*RECEIVE VOLTAGE*/
	  if(HAL_UART_Receive(&huart3, rx_buff, 3, 100) == HAL_OK){{
 8001070:	2364      	movs	r3, #100	@ 0x64
 8001072:	2203      	movs	r2, #3
 8001074:	494d      	ldr	r1, [pc, #308]	@ (80011ac <main+0x184>)
 8001076:	484e      	ldr	r0, [pc, #312]	@ (80011b0 <main+0x188>)
 8001078:	f003 fcf3 	bl	8004a62 <HAL_UART_Receive>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f6      	bne.n	8001070 <main+0x48>

		  rx_buff[3] = '\0';  // Null-terminate string
 8001082:	4b4a      	ldr	r3, [pc, #296]	@ (80011ac <main+0x184>)
 8001084:	2200      	movs	r2, #0
 8001086:	70da      	strb	r2, [r3, #3]
		  value = atof((char*)rx_buff);  // "1.1" => 1.1
 8001088:	4848      	ldr	r0, [pc, #288]	@ (80011ac <main+0x184>)
 800108a:	f004 fcd7 	bl	8005a3c <atof>
 800108e:	ec53 2b10 	vmov	r2, r3, d0
 8001092:	4610      	mov	r0, r2
 8001094:	4619      	mov	r1, r3
 8001096:	f7ff fdc7 	bl	8000c28 <__aeabi_d2f>
 800109a:	4603      	mov	r3, r0
 800109c:	4a45      	ldr	r2, [pc, #276]	@ (80011b4 <main+0x18c>)
 800109e:	6013      	str	r3, [r2, #0]
		  var = 4095.0f - (value / 3.3f) * 4095.0f;
 80010a0:	4b44      	ldr	r3, [pc, #272]	@ (80011b4 <main+0x18c>)
 80010a2:	ed93 7a00 	vldr	s14, [r3]
 80010a6:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80011b8 <main+0x190>
 80010aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ae:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80011bc <main+0x194>
 80010b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b6:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80011bc <main+0x194>
 80010ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c2:	ee17 2a90 	vmov	r2, s15
 80010c6:	4b3e      	ldr	r3, [pc, #248]	@ (80011c0 <main+0x198>)
 80010c8:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);//red OFF
 80010ca:	2200      	movs	r2, #0
 80010cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010d0:	483c      	ldr	r0, [pc, #240]	@ (80011c4 <main+0x19c>)
 80010d2:	f002 f981 	bl	80033d8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); //blue ON
 80010d6:	2201      	movs	r2, #1
 80010d8:	2180      	movs	r1, #128	@ 0x80
 80010da:	483a      	ldr	r0, [pc, #232]	@ (80011c4 <main+0x19c>)
 80010dc:	f002 f97c 	bl	80033d8 <HAL_GPIO_WritePin>
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,DAC_ALIGN_12B_R,var);
 80010e0:	4b37      	ldr	r3, [pc, #220]	@ (80011c0 <main+0x198>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2200      	movs	r2, #0
 80010e6:	2100      	movs	r1, #0
 80010e8:	482f      	ldr	r0, [pc, #188]	@ (80011a8 <main+0x180>)
 80010ea:	f001 fbf7 	bl	80028dc <HAL_DAC_SetValue>
	      HAL_Delay(20);}
 80010ee:	2014      	movs	r0, #20
 80010f0:	f000 fe74 	bl	8001ddc <HAL_Delay>


	  /*Take VOLTAGE*/
	  	 	  HAL_ADC_Start(&hadc1);
 80010f4:	4834      	ldr	r0, [pc, #208]	@ (80011c8 <main+0x1a0>)
 80010f6:	f000 fed9 	bl	8001eac <HAL_ADC_Start>
	  	 	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010fa:	f04f 31ff 	mov.w	r1, #4294967295
 80010fe:	4832      	ldr	r0, [pc, #200]	@ (80011c8 <main+0x1a0>)
 8001100:	f000 ffa2 	bl	8002048 <HAL_ADC_PollForConversion>

	  	 	  readValue = HAL_ADC_GetValue(&hadc1);
 8001104:	4830      	ldr	r0, [pc, #192]	@ (80011c8 <main+0x1a0>)
 8001106:	f001 f82a 	bl	800215e <HAL_ADC_GetValue>
 800110a:	4603      	mov	r3, r0
 800110c:	f241 0208 	movw	r2, #4104	@ 0x1008
 8001110:	443a      	add	r2, r7
 8001112:	8013      	strh	r3, [r2, #0]
	  	 	  float voltage = (readValue * 3.30) / 4096.00;
 8001114:	f241 0308 	movw	r3, #4104	@ 0x1008
 8001118:	443b      	add	r3, r7
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fa21 	bl	8000564 <__aeabi_i2d>
 8001122:	a31f      	add	r3, pc, #124	@ (adr r3, 80011a0 <main+0x178>)
 8001124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001128:	f7ff fa86 	bl	8000638 <__aeabi_dmul>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <main+0x1a4>)
 800113a:	f7ff fba7 	bl	800088c <__aeabi_ddiv>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	f7ff fd6f 	bl	8000c28 <__aeabi_d2f>
 800114a:	4603      	mov	r3, r0
 800114c:	f241 0204 	movw	r2, #4100	@ 0x1004
 8001150:	443a      	add	r2, r7
 8001152:	6013      	str	r3, [r2, #0]
	  	 	 	 buffer_full = true;
	  	 	 }

	  	 	 avg = tot / (buffer_full ? 1024.00 : (float)i);*/

	  	 	 sprintf(tx_buff,"\n Voltage: %.3f V\r\n", voltage);
 8001154:	f241 0304 	movw	r3, #4100	@ 0x1004
 8001158:	443b      	add	r3, r7
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	f7ff fa14 	bl	8000588 <__aeabi_f2d>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	491a      	ldr	r1, [pc, #104]	@ (80011d0 <main+0x1a8>)
 8001166:	481b      	ldr	r0, [pc, #108]	@ (80011d4 <main+0x1ac>)
 8001168:	f005 ff94 	bl	8007094 <siprintf>
	  	 	 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buff,strlen(tx_buff), HAL_MAX_DELAY);
 800116c:	4819      	ldr	r0, [pc, #100]	@ (80011d4 <main+0x1ac>)
 800116e:	f7ff f89f 	bl	80002b0 <strlen>
 8001172:	4603      	mov	r3, r0
 8001174:	b29a      	uxth	r2, r3
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	4916      	ldr	r1, [pc, #88]	@ (80011d4 <main+0x1ac>)
 800117c:	480c      	ldr	r0, [pc, #48]	@ (80011b0 <main+0x188>)
 800117e:	f003 fbe7 	bl	8004950 <HAL_UART_Transmit>
	  	 	 HAL_Delay(200);
 8001182:	20c8      	movs	r0, #200	@ 0xc8
 8001184:	f000 fe2a 	bl	8001ddc <HAL_Delay>
	  	 	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//red ON
 8001188:	2201      	movs	r2, #1
 800118a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800118e:	480d      	ldr	r0, [pc, #52]	@ (80011c4 <main+0x19c>)
 8001190:	f002 f922 	bl	80033d8 <HAL_GPIO_WritePin>
	  	 	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); //blue OFF
 8001194:	2200      	movs	r2, #0
 8001196:	2180      	movs	r1, #128	@ 0x80
 8001198:	480a      	ldr	r0, [pc, #40]	@ (80011c4 <main+0x19c>)
 800119a:	f002 f91d 	bl	80033d8 <HAL_GPIO_WritePin>
	  if(HAL_UART_Receive(&huart3, rx_buff, 3, 100) == HAL_OK){{
 800119e:	e767      	b.n	8001070 <main+0x48>
 80011a0:	66666666 	.word	0x66666666
 80011a4:	400a6666 	.word	0x400a6666
 80011a8:	200003b0 	.word	0x200003b0
 80011ac:	20000a04 	.word	0x20000a04
 80011b0:	20000474 	.word	0x20000474
 80011b4:	200009dc 	.word	0x200009dc
 80011b8:	40533333 	.word	0x40533333
 80011bc:	457ff000 	.word	0x457ff000
 80011c0:	200009e0 	.word	0x200009e0
 80011c4:	40020400 	.word	0x40020400
 80011c8:	20000368 	.word	0x20000368
 80011cc:	40b00000 	.word	0x40b00000
 80011d0:	08009c10 	.word	0x08009c10
 80011d4:	200009e4 	.word	0x200009e4

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2230      	movs	r2, #48	@ 0x30
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f005 ffb7 	bl	800715a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011fc:	f002 fa40 	bl	8003680 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	4b2a      	ldr	r3, [pc, #168]	@ (80012ac <SystemClock_Config+0xd4>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001204:	4a29      	ldr	r2, [pc, #164]	@ (80012ac <SystemClock_Config+0xd4>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120a:	6413      	str	r3, [r2, #64]	@ 0x40
 800120c:	4b27      	ldr	r3, [pc, #156]	@ (80012ac <SystemClock_Config+0xd4>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001218:	4b25      	ldr	r3, [pc, #148]	@ (80012b0 <SystemClock_Config+0xd8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a24      	ldr	r2, [pc, #144]	@ (80012b0 <SystemClock_Config+0xd8>)
 800121e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b22      	ldr	r3, [pc, #136]	@ (80012b0 <SystemClock_Config+0xd8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001230:	2301      	movs	r3, #1
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001234:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123a:	2302      	movs	r3, #2
 800123c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800123e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001242:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001244:	2304      	movs	r3, #4
 8001246:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001248:	23d8      	movs	r3, #216	@ 0xd8
 800124a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124c:	2302      	movs	r3, #2
 800124e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001250:	2309      	movs	r3, #9
 8001252:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001254:	f107 0320 	add.w	r3, r7, #32
 8001258:	4618      	mov	r0, r3
 800125a:	f002 fa71 	bl	8003740 <HAL_RCC_OscConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001264:	f000 f9f0 	bl	8001648 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001268:	f002 fa1a 	bl	80036a0 <HAL_PWREx_EnableOverDrive>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001272:	f000 f9e9 	bl	8001648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001276:	230f      	movs	r3, #15
 8001278:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127a:	2302      	movs	r3, #2
 800127c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001282:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001286:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001288:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	2107      	movs	r1, #7
 8001294:	4618      	mov	r0, r3
 8001296:	f002 fcf7 	bl	8003c88 <HAL_RCC_ClockConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80012a0:	f000 f9d2 	bl	8001648 <Error_Handler>
  }
}
 80012a4:	bf00      	nop
 80012a6:	3750      	adds	r7, #80	@ 0x50
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40007000 	.word	0x40007000

080012b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ba:	463b      	mov	r3, r7
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012c6:	4b21      	ldr	r3, [pc, #132]	@ (800134c <MX_ADC1_Init+0x98>)
 80012c8:	4a21      	ldr	r2, [pc, #132]	@ (8001350 <MX_ADC1_Init+0x9c>)
 80012ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012cc:	4b1f      	ldr	r3, [pc, #124]	@ (800134c <MX_ADC1_Init+0x98>)
 80012ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012d4:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <MX_ADC1_Init+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012da:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <MX_ADC1_Init+0x98>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	@ (800134c <MX_ADC1_Init+0x98>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e6:	4b19      	ldr	r3, [pc, #100]	@ (800134c <MX_ADC1_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ee:	4b17      	ldr	r3, [pc, #92]	@ (800134c <MX_ADC1_Init+0x98>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f4:	4b15      	ldr	r3, [pc, #84]	@ (800134c <MX_ADC1_Init+0x98>)
 80012f6:	4a17      	ldr	r2, [pc, #92]	@ (8001354 <MX_ADC1_Init+0xa0>)
 80012f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012fa:	4b14      	ldr	r3, [pc, #80]	@ (800134c <MX_ADC1_Init+0x98>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001300:	4b12      	ldr	r3, [pc, #72]	@ (800134c <MX_ADC1_Init+0x98>)
 8001302:	2201      	movs	r2, #1
 8001304:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <MX_ADC1_Init+0x98>)
 8001308:	2200      	movs	r2, #0
 800130a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800130e:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <MX_ADC1_Init+0x98>)
 8001310:	2201      	movs	r2, #1
 8001312:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001314:	480d      	ldr	r0, [pc, #52]	@ (800134c <MX_ADC1_Init+0x98>)
 8001316:	f000 fd85 	bl	8001e24 <HAL_ADC_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001320:	f000 f992 	bl	8001648 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001324:	2300      	movs	r3, #0
 8001326:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001328:	2301      	movs	r3, #1
 800132a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800132c:	2300      	movs	r3, #0
 800132e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001330:	463b      	mov	r3, r7
 8001332:	4619      	mov	r1, r3
 8001334:	4805      	ldr	r0, [pc, #20]	@ (800134c <MX_ADC1_Init+0x98>)
 8001336:	f000 ff1f 	bl	8002178 <HAL_ADC_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001340:	f000 f982 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001344:	bf00      	nop
 8001346:	3710      	adds	r7, #16
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000368 	.word	0x20000368
 8001350:	40012000 	.word	0x40012000
 8001354:	0f000001 	.word	0x0f000001

08001358 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_DAC_Init+0x4c>)
 8001368:	4a0f      	ldr	r2, [pc, #60]	@ (80013a8 <MX_DAC_Init+0x50>)
 800136a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800136c:	480d      	ldr	r0, [pc, #52]	@ (80013a4 <MX_DAC_Init+0x4c>)
 800136e:	f001 fa3c 	bl	80027ea <HAL_DAC_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001378:	f000 f966 	bl	8001648 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001384:	463b      	mov	r3, r7
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <MX_DAC_Init+0x4c>)
 800138c:	f001 fad0 	bl	8002930 <HAL_DAC_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001396:	f000 f957 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200003b0 	.word	0x200003b0
 80013a8:	40007400 	.word	0x40007400

080013ac <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80013b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001430 <MX_ETH_Init+0x84>)
 80013b2:	4a20      	ldr	r2, [pc, #128]	@ (8001434 <MX_ETH_Init+0x88>)
 80013b4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013be:	2280      	movs	r2, #128	@ 0x80
 80013c0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013c4:	22e1      	movs	r2, #225	@ 0xe1
 80013c6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <MX_ETH_Init+0x84>)
 80013dc:	4a16      	ldr	r2, [pc, #88]	@ (8001438 <MX_ETH_Init+0x8c>)
 80013de:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <MX_ETH_Init+0x84>)
 80013e2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80013e6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <MX_ETH_Init+0x84>)
 80013ea:	4a14      	ldr	r2, [pc, #80]	@ (800143c <MX_ETH_Init+0x90>)
 80013ec:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <MX_ETH_Init+0x84>)
 80013f0:	4a13      	ldr	r2, [pc, #76]	@ (8001440 <MX_ETH_Init+0x94>)
 80013f2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80013f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_ETH_Init+0x84>)
 80013f6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80013fa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80013fc:	480c      	ldr	r0, [pc, #48]	@ (8001430 <MX_ETH_Init+0x84>)
 80013fe:	f001 faf1 	bl	80029e4 <HAL_ETH_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001408:	f000 f91e 	bl	8001648 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800140c:	2238      	movs	r2, #56	@ 0x38
 800140e:	2100      	movs	r1, #0
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <MX_ETH_Init+0x98>)
 8001412:	f005 fea2 	bl	800715a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <MX_ETH_Init+0x98>)
 8001418:	2221      	movs	r2, #33	@ 0x21
 800141a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800141c:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <MX_ETH_Init+0x98>)
 800141e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001422:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001424:	4b07      	ldr	r3, [pc, #28]	@ (8001444 <MX_ETH_Init+0x98>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200003c4 	.word	0x200003c4
 8001434:	40028000 	.word	0x40028000
 8001438:	20000a0c 	.word	0x20000a0c
 800143c:	20000274 	.word	0x20000274
 8001440:	200001d4 	.word	0x200001d4
 8001444:	20000330 	.word	0x20000330

08001448 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800144c:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 800144e:	4a15      	ldr	r2, [pc, #84]	@ (80014a4 <MX_USART3_UART_Init+0x5c>)
 8001450:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001452:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0f      	ldr	r3, [pc, #60]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001480:	2200      	movs	r2, #0
 8001482:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 8001486:	2200      	movs	r2, #0
 8001488:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_USART3_UART_Init+0x58>)
 800148c:	f003 fa12 	bl	80048b4 <HAL_UART_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001496:	f000 f8d7 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000474 	.word	0x20000474
 80014a4:	40004800 	.word	0x40004800

080014a8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80014ac:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014ae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80014b2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80014b4:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014b6:	2206      	movs	r2, #6
 80014b8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014bc:	2202      	movs	r2, #2
 80014be:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014c8:	2202      	movs	r2, #2
 80014ca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80014d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80014d8:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014da:	2200      	movs	r2, #0
 80014dc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80014de:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80014ea:	4805      	ldr	r0, [pc, #20]	@ (8001500 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80014ec:	f001 ff8d 	bl	800340a <HAL_PCD_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80014f6:	f000 f8a7 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200004fc 	.word	0x200004fc

08001504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08c      	sub	sp, #48	@ 0x30
 8001508:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	4b47      	ldr	r3, [pc, #284]	@ (8001638 <MX_GPIO_Init+0x134>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	4a46      	ldr	r2, [pc, #280]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	6313      	str	r3, [r2, #48]	@ 0x30
 8001526:	4b44      	ldr	r3, [pc, #272]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	61bb      	str	r3, [r7, #24]
 8001530:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001532:	4b41      	ldr	r3, [pc, #260]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a40      	ldr	r2, [pc, #256]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b3e      	ldr	r3, [pc, #248]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	4b3b      	ldr	r3, [pc, #236]	@ (8001638 <MX_GPIO_Init+0x134>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a3a      	ldr	r2, [pc, #232]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b38      	ldr	r3, [pc, #224]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	613b      	str	r3, [r7, #16]
 8001560:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	4b35      	ldr	r3, [pc, #212]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a34      	ldr	r2, [pc, #208]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b32      	ldr	r3, [pc, #200]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800157a:	4b2f      	ldr	r3, [pc, #188]	@ (8001638 <MX_GPIO_Init+0x134>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a2e      	ldr	r2, [pc, #184]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001580:	f043 0308 	orr.w	r3, r3, #8
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b2c      	ldr	r3, [pc, #176]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001592:	4b29      	ldr	r3, [pc, #164]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	4a28      	ldr	r2, [pc, #160]	@ (8001638 <MX_GPIO_Init+0x134>)
 8001598:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800159c:	6313      	str	r3, [r2, #48]	@ 0x30
 800159e:	4b26      	ldr	r3, [pc, #152]	@ (8001638 <MX_GPIO_Init+0x134>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	f244 0181 	movw	r1, #16513	@ 0x4081
 80015b0:	4822      	ldr	r0, [pc, #136]	@ (800163c <MX_GPIO_Init+0x138>)
 80015b2:	f001 ff11 	bl	80033d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2140      	movs	r1, #64	@ 0x40
 80015ba:	4821      	ldr	r0, [pc, #132]	@ (8001640 <MX_GPIO_Init+0x13c>)
 80015bc:	f001 ff0c 	bl	80033d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80015c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015c6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	481b      	ldr	r0, [pc, #108]	@ (8001644 <MX_GPIO_Init+0x140>)
 80015d8:	f001 fd52 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80015dc:	f244 0381 	movw	r3, #16513	@ 0x4081
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4619      	mov	r1, r3
 80015f4:	4811      	ldr	r0, [pc, #68]	@ (800163c <MX_GPIO_Init+0x138>)
 80015f6:	f001 fd43 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015fa:	2340      	movs	r3, #64	@ 0x40
 80015fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	4619      	mov	r1, r3
 8001610:	480b      	ldr	r0, [pc, #44]	@ (8001640 <MX_GPIO_Init+0x13c>)
 8001612:	f001 fd35 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001616:	2380      	movs	r3, #128	@ 0x80
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 031c 	add.w	r3, r7, #28
 8001626:	4619      	mov	r1, r3
 8001628:	4805      	ldr	r0, [pc, #20]	@ (8001640 <MX_GPIO_Init+0x13c>)
 800162a:	f001 fd29 	bl	8003080 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800162e:	bf00      	nop
 8001630:	3730      	adds	r7, #48	@ 0x30
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800
 800163c:	40020400 	.word	0x40020400
 8001640:	40021800 	.word	0x40021800
 8001644:	40020800 	.word	0x40020800

08001648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800164c:	b672      	cpsid	i
}
 800164e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <Error_Handler+0x8>

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <HAL_MspInit+0x44>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165e:	4a0e      	ldr	r2, [pc, #56]	@ (8001698 <HAL_MspInit+0x44>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6413      	str	r3, [r2, #64]	@ 0x40
 8001666:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_MspInit+0x44>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_MspInit+0x44>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_MspInit+0x44>)
 8001678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800167c:	6453      	str	r3, [r2, #68]	@ 0x44
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_MspInit+0x44>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40023800 	.word	0x40023800

0800169c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a15      	ldr	r2, [pc, #84]	@ (8001710 <HAL_ADC_MspInit+0x74>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d123      	bne.n	8001706 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016be:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	4a14      	ldr	r2, [pc, #80]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ca:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a0e      	ldr	r2, [pc, #56]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <HAL_ADC_MspInit+0x78>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016ee:	2301      	movs	r3, #1
 80016f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f2:	2303      	movs	r3, #3
 80016f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	4805      	ldr	r0, [pc, #20]	@ (8001718 <HAL_ADC_MspInit+0x7c>)
 8001702:	f001 fcbd 	bl	8003080 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001706:	bf00      	nop
 8001708:	3728      	adds	r7, #40	@ 0x28
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40012000 	.word	0x40012000
 8001714:	40023800 	.word	0x40023800
 8001718:	40020000 	.word	0x40020000

0800171c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <HAL_DAC_MspInit+0x74>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d123      	bne.n	8001786 <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800173e:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	4a14      	ldr	r2, [pc, #80]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 8001744:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001748:	6413      	str	r3, [r2, #64]	@ 0x40
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6313      	str	r3, [r2, #48]	@ 0x30
 8001762:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <HAL_DAC_MspInit+0x78>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800176e:	2310      	movs	r3, #16
 8001770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001772:	2303      	movs	r3, #3
 8001774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	@ (8001798 <HAL_DAC_MspInit+0x7c>)
 8001782:	f001 fc7d 	bl	8003080 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001786:	bf00      	nop
 8001788:	3728      	adds	r7, #40	@ 0x28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40007400 	.word	0x40007400
 8001794:	40023800 	.word	0x40023800
 8001798:	40020000 	.word	0x40020000

0800179c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08e      	sub	sp, #56	@ 0x38
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a4e      	ldr	r2, [pc, #312]	@ (80018f4 <HAL_ETH_MspInit+0x158>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	f040 8096 	bne.w	80018ec <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80017c0:	4b4d      	ldr	r3, [pc, #308]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c4:	4a4c      	ldr	r2, [pc, #304]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80017cc:	4b4a      	ldr	r3, [pc, #296]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017d4:	623b      	str	r3, [r7, #32]
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	4b47      	ldr	r3, [pc, #284]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017dc:	4a46      	ldr	r2, [pc, #280]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80017e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e4:	4b44      	ldr	r3, [pc, #272]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	4b41      	ldr	r3, [pc, #260]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f4:	4a40      	ldr	r2, [pc, #256]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80017fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fc:	4b3e      	ldr	r3, [pc, #248]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001804:	61bb      	str	r3, [r7, #24]
 8001806:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001808:	4b3b      	ldr	r3, [pc, #236]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800180a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180c:	4a3a      	ldr	r2, [pc, #232]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800180e:	f043 0304 	orr.w	r3, r3, #4
 8001812:	6313      	str	r3, [r2, #48]	@ 0x30
 8001814:	4b38      	ldr	r3, [pc, #224]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	4b35      	ldr	r3, [pc, #212]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001824:	4a34      	ldr	r2, [pc, #208]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	6313      	str	r3, [r2, #48]	@ 0x30
 800182c:	4b32      	ldr	r3, [pc, #200]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800182e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001838:	4b2f      	ldr	r3, [pc, #188]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800183a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183c:	4a2e      	ldr	r2, [pc, #184]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	6313      	str	r3, [r2, #48]	@ 0x30
 8001844:	4b2c      	ldr	r3, [pc, #176]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001850:	4b29      	ldr	r3, [pc, #164]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001854:	4a28      	ldr	r2, [pc, #160]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 8001856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800185a:	6313      	str	r3, [r2, #48]	@ 0x30
 800185c:	4b26      	ldr	r3, [pc, #152]	@ (80018f8 <HAL_ETH_MspInit+0x15c>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001868:	2332      	movs	r3, #50	@ 0x32
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001878:	230b      	movs	r3, #11
 800187a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001880:	4619      	mov	r1, r3
 8001882:	481e      	ldr	r0, [pc, #120]	@ (80018fc <HAL_ETH_MspInit+0x160>)
 8001884:	f001 fbfc 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001888:	2386      	movs	r3, #134	@ 0x86
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001898:	230b      	movs	r3, #11
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	4817      	ldr	r0, [pc, #92]	@ (8001900 <HAL_ETH_MspInit+0x164>)
 80018a4:	f001 fbec 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018ba:	230b      	movs	r3, #11
 80018bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80018be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c2:	4619      	mov	r1, r3
 80018c4:	480f      	ldr	r0, [pc, #60]	@ (8001904 <HAL_ETH_MspInit+0x168>)
 80018c6:	f001 fbdb 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80018ca:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d0:	2302      	movs	r3, #2
 80018d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018dc:	230b      	movs	r3, #11
 80018de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e4:	4619      	mov	r1, r3
 80018e6:	4808      	ldr	r0, [pc, #32]	@ (8001908 <HAL_ETH_MspInit+0x16c>)
 80018e8:	f001 fbca 	bl	8003080 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80018ec:	bf00      	nop
 80018ee:	3738      	adds	r7, #56	@ 0x38
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40028000 	.word	0x40028000
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020000 	.word	0x40020000
 8001904:	40020400 	.word	0x40020400
 8001908:	40021800 	.word	0x40021800

0800190c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b0aa      	sub	sp, #168	@ 0xa8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	2284      	movs	r2, #132	@ 0x84
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f005 fc14 	bl	800715a <memset>
  if(huart->Instance==USART3)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a22      	ldr	r2, [pc, #136]	@ (80019c0 <HAL_UART_MspInit+0xb4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d13c      	bne.n	80019b6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800193c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001940:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001942:	2300      	movs	r3, #0
 8001944:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	4618      	mov	r0, r3
 800194c:	f002 fbc2 	bl	80040d4 <HAL_RCCEx_PeriphCLKConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001956:	f7ff fe77 	bl	8001648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800195a:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	4a19      	ldr	r2, [pc, #100]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 8001960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001964:	6413      	str	r3, [r2, #64]	@ 0x40
 8001966:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001972:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	4a13      	ldr	r2, [pc, #76]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 8001978:	f043 0308 	orr.w	r3, r3, #8
 800197c:	6313      	str	r3, [r2, #48]	@ 0x30
 800197e:	4b11      	ldr	r3, [pc, #68]	@ (80019c4 <HAL_UART_MspInit+0xb8>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800198a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800198e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001998:	2301      	movs	r3, #1
 800199a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019a4:	2307      	movs	r3, #7
 80019a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019aa:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80019ae:	4619      	mov	r1, r3
 80019b0:	4805      	ldr	r0, [pc, #20]	@ (80019c8 <HAL_UART_MspInit+0xbc>)
 80019b2:	f001 fb65 	bl	8003080 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80019b6:	bf00      	nop
 80019b8:	37a8      	adds	r7, #168	@ 0xa8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40004800 	.word	0x40004800
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40020c00 	.word	0x40020c00

080019cc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b0ac      	sub	sp, #176	@ 0xb0
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e4:	f107 0318 	add.w	r3, r7, #24
 80019e8:	2284      	movs	r2, #132	@ 0x84
 80019ea:	2100      	movs	r1, #0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f005 fbb4 	bl	800715a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019fa:	d159      	bne.n	8001ab0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80019fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a00:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a08:	f107 0318 	add.w	r3, r7, #24
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f002 fb61 	bl	80040d4 <HAL_RCCEx_PeriphCLKConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001a18:	f7ff fe16 	bl	8001648 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a20:	4a25      	ldr	r2, [pc, #148]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a28:	4b23      	ldr	r3, [pc, #140]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a34:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a4e:	230a      	movs	r3, #10
 8001a50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a54:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4818      	ldr	r0, [pc, #96]	@ (8001abc <HAL_PCD_MspInit+0xf0>)
 8001a5c:	f001 fb10 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4810      	ldr	r0, [pc, #64]	@ (8001abc <HAL_PCD_MspInit+0xf0>)
 8001a7c:	f001 fb00 	bl	8003080 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a80:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a84:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8a:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	4b07      	ldr	r3, [pc, #28]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9c:	4a06      	ldr	r2, [pc, #24]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001a9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aa2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aa4:	4b04      	ldr	r3, [pc, #16]	@ (8001ab8 <HAL_PCD_MspInit+0xec>)
 8001aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001ab0:	bf00      	nop
 8001ab2:	37b0      	adds	r7, #176	@ 0xb0
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <HardFault_Handler+0x4>

08001ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <MemManage_Handler+0x4>

08001ad8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b16:	f000 f941 	bl	8001d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  return 1;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <_kill>:

int _kill(int pid, int sig)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b38:	f005 fb74 	bl	8007224 <__errno>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2216      	movs	r2, #22
 8001b40:	601a      	str	r2, [r3, #0]
  return -1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_exit>:

void _exit (int status)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b56:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff ffe7 	bl	8001b2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <_exit+0x12>

08001b64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e00a      	b.n	8001b8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b76:	f3af 8000 	nop.w
 8001b7a:	4601      	mov	r1, r0
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	60ba      	str	r2, [r7, #8]
 8001b82:	b2ca      	uxtb	r2, r1
 8001b84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dbf0      	blt.n	8001b76 <_read+0x12>
  }

  return len;
 8001b94:	687b      	ldr	r3, [r7, #4]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b086      	sub	sp, #24
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	60f8      	str	r0, [r7, #12]
 8001ba6:	60b9      	str	r1, [r7, #8]
 8001ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	e009      	b.n	8001bc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60ba      	str	r2, [r7, #8]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	dbf1      	blt.n	8001bb0 <_write+0x12>
  }
  return len;
 8001bcc:	687b      	ldr	r3, [r7, #4]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <_close>:

int _close(int file)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bfe:	605a      	str	r2, [r3, #4]
  return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <_isatty>:

int _isatty(int file)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c16:	2301      	movs	r3, #1
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	@ (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f005 fad8 	bl	8007224 <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20050000 	.word	0x20050000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	20000a14 	.word	0x20000a14
 8001ca8:	20000b68 	.word	0x20000b68

08001cac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <SystemInit+0x20>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ccc <SystemInit+0x20>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cd4:	f7ff ffea 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cd8:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cda:	490d      	ldr	r1, [pc, #52]	@ (8001d10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce0:	e002      	b.n	8001ce8 <LoopCopyDataInit>

08001ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce6:	3304      	adds	r3, #4

08001ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cec:	d3f9      	bcc.n	8001ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cee:	4a0a      	ldr	r2, [pc, #40]	@ (8001d18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001d1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf4:	e001      	b.n	8001cfa <LoopFillZerobss>

08001cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf8:	3204      	adds	r2, #4

08001cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cfc:	d3fb      	bcc.n	8001cf6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f005 fa97 	bl	8007230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d02:	f7ff f991 	bl	8001028 <main>
  bx  lr    
 8001d06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d08:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d14:	0800a070 	.word	0x0800a070
  ldr r2, =_sbss
 8001d18:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8001d1c:	20000b68 	.word	0x20000b68

08001d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC_IRQHandler>

08001d22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d26:	2003      	movs	r0, #3
 8001d28:	f000 fd2c 	bl	8002784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f000 f805 	bl	8001d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d32:	f7ff fc8f 	bl	8001654 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_InitTick+0x54>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_InitTick+0x58>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 fd39 	bl	80027d2 <HAL_SYSTICK_Config>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e00e      	b.n	8001d88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b0f      	cmp	r3, #15
 8001d6e:	d80a      	bhi.n	8001d86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d70:	2200      	movs	r2, #0
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
 8001d78:	f000 fd0f 	bl	800279a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d7c:	4a06      	ldr	r2, [pc, #24]	@ (8001d98 <HAL_InitTick+0x5c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	e000      	b.n	8001d88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000008 	.word	0x20000008
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_IncTick+0x20>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000008 	.word	0x20000008
 8001dc0:	20000a18 	.word	0x20000a18

08001dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	@ (8001dd8 <HAL_GetTick+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000a18 	.word	0x20000a18

08001ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de4:	f7ff ffee 	bl	8001dc4 <HAL_GetTick>
 8001de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d005      	beq.n	8001e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <HAL_Delay+0x44>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e02:	bf00      	nop
 8001e04:	f7ff ffde 	bl	8001dc4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f7      	bhi.n	8001e04 <HAL_Delay+0x28>
  {
  }
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000008 	.word	0x20000008

08001e24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e031      	b.n	8001e9e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d109      	bne.n	8001e56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff fc2a 	bl	800169c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d116      	bne.n	8001e90 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e66:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <HAL_ADC_Init+0x84>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	f043 0202 	orr.w	r2, r3, #2
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 fada 	bl	800242c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	f023 0303 	bic.w	r3, r3, #3
 8001e86:	f043 0201 	orr.w	r2, r3, #1
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e8e:	e001      	b.n	8001e94 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	ffffeefd 	.word	0xffffeefd

08001eac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Start+0x1a>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e0ad      	b.n	8002022 <HAL_ADC_Start+0x176>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d018      	beq.n	8001f0e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 0201 	orr.w	r2, r2, #1
 8001eea:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001eec:	4b50      	ldr	r3, [pc, #320]	@ (8002030 <HAL_ADC_Start+0x184>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a50      	ldr	r2, [pc, #320]	@ (8002034 <HAL_ADC_Start+0x188>)
 8001ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef6:	0c9a      	lsrs	r2, r3, #18
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001f00:	e002      	b.n	8001f08 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f9      	bne.n	8001f02 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d175      	bne.n	8002008 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f20:	4b45      	ldr	r3, [pc, #276]	@ (8002038 <HAL_ADC_Start+0x18c>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f42:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f56:	d106      	bne.n	8001f66 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5c:	f023 0206 	bic.w	r2, r3, #6
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f64:	e002      	b.n	8001f6c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f7c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001f7e:	4b2f      	ldr	r3, [pc, #188]	@ (800203c <HAL_ADC_Start+0x190>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 031f 	and.w	r3, r3, #31
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10f      	bne.n	8001faa <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d143      	bne.n	8002020 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	e03a      	b.n	8002020 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a24      	ldr	r2, [pc, #144]	@ (8002040 <HAL_ADC_Start+0x194>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d10e      	bne.n	8001fd2 <HAL_ADC_Start+0x126>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d107      	bne.n	8001fd2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fd0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <HAL_ADC_Start+0x190>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d120      	bne.n	8002020 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <HAL_ADC_Start+0x198>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d11b      	bne.n	8002020 <HAL_ADC_Start+0x174>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d114      	bne.n	8002020 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	e00b      	b.n	8002020 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200c:	f043 0210 	orr.w	r2, r3, #16
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002018:	f043 0201 	orr.w	r2, r3, #1
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000000 	.word	0x20000000
 8002034:	431bde83 	.word	0x431bde83
 8002038:	fffff8fe 	.word	0xfffff8fe
 800203c:	40012300 	.word	0x40012300
 8002040:	40012000 	.word	0x40012000
 8002044:	40012200 	.word	0x40012200

08002048 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002064:	d113      	bne.n	800208e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002074:	d10b      	bne.n	800208e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f043 0220 	orr.w	r2, r3, #32
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e063      	b.n	8002156 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800208e:	f7ff fe99 	bl	8001dc4 <HAL_GetTick>
 8002092:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002094:	e021      	b.n	80020da <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800209c:	d01d      	beq.n	80020da <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d007      	beq.n	80020b4 <HAL_ADC_PollForConversion+0x6c>
 80020a4:	f7ff fe8e 	bl	8001dc4 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d212      	bcs.n	80020da <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d00b      	beq.n	80020da <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	f043 0204 	orr.w	r2, r3, #4
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e03d      	b.n	8002156 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d1d6      	bne.n	8002096 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0212 	mvn.w	r2, #18
 80020f0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d123      	bne.n	8002154 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002110:	2b00      	cmp	r3, #0
 8002112:	d11f      	bne.n	8002154 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800211e:	2b00      	cmp	r3, #0
 8002120:	d006      	beq.n	8002130 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800212c:	2b00      	cmp	r3, #0
 800212e:	d111      	bne.n	8002154 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002134:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002140:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d105      	bne.n	8002154 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214c:	f043 0201 	orr.w	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x1c>
 8002190:	2302      	movs	r3, #2
 8002192:	e13a      	b.n	800240a <HAL_ADC_ConfigChannel+0x292>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b09      	cmp	r3, #9
 80021a2:	d93a      	bls.n	800221a <HAL_ADC_ConfigChannel+0xa2>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021ac:	d035      	beq.n	800221a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	461a      	mov	r2, r3
 80021bc:	4613      	mov	r3, r2
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	4413      	add	r3, r2
 80021c2:	3b1e      	subs	r3, #30
 80021c4:	2207      	movs	r2, #7
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	400a      	ands	r2, r1
 80021d2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a8f      	ldr	r2, [pc, #572]	@ (8002418 <HAL_ADC_ConfigChannel+0x2a0>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d10a      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68d9      	ldr	r1, [r3, #12]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	061a      	lsls	r2, r3, #24
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021f2:	e039      	b.n	8002268 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68d9      	ldr	r1, [r3, #12]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	b29b      	uxth	r3, r3
 8002204:	4618      	mov	r0, r3
 8002206:	4603      	mov	r3, r0
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	4403      	add	r3, r0
 800220c:	3b1e      	subs	r3, #30
 800220e:	409a      	lsls	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002218:	e026      	b.n	8002268 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6919      	ldr	r1, [r3, #16]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	b29b      	uxth	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	f003 031f 	and.w	r3, r3, #31
 8002232:	2207      	movs	r2, #7
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43da      	mvns	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	400a      	ands	r2, r1
 8002240:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6919      	ldr	r1, [r3, #16]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	4618      	mov	r0, r3
 8002254:	4603      	mov	r3, r0
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4403      	add	r3, r0
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	409a      	lsls	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b06      	cmp	r3, #6
 800226e:	d824      	bhi.n	80022ba <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	3b05      	subs	r3, #5
 8002282:	221f      	movs	r2, #31
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43da      	mvns	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	400a      	ands	r2, r1
 8002290:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	b29b      	uxth	r3, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	3b05      	subs	r3, #5
 80022ac:	fa00 f203 	lsl.w	r2, r0, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80022b8:	e04c      	b.n	8002354 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b0c      	cmp	r3, #12
 80022c0:	d824      	bhi.n	800230c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	3b23      	subs	r3, #35	@ 0x23
 80022d4:	221f      	movs	r2, #31
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	400a      	ands	r2, r1
 80022e2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	3b23      	subs	r3, #35	@ 0x23
 80022fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	631a      	str	r2, [r3, #48]	@ 0x30
 800230a:	e023      	b.n	8002354 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	3b41      	subs	r3, #65	@ 0x41
 800231e:	221f      	movs	r2, #31
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43da      	mvns	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	400a      	ands	r2, r1
 800232c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	b29b      	uxth	r3, r3
 800233a:	4618      	mov	r0, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	3b41      	subs	r3, #65	@ 0x41
 8002348:	fa00 f203 	lsl.w	r2, r0, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a30      	ldr	r2, [pc, #192]	@ (800241c <HAL_ADC_ConfigChannel+0x2a4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d10a      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x1fc>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002366:	d105      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002368:	4b2d      	ldr	r3, [pc, #180]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	4a2c      	ldr	r2, [pc, #176]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 800236e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002372:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a28      	ldr	r2, [pc, #160]	@ (800241c <HAL_ADC_ConfigChannel+0x2a4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10f      	bne.n	800239e <HAL_ADC_ConfigChannel+0x226>
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2b12      	cmp	r3, #18
 8002384:	d10b      	bne.n	800239e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002386:	4b26      	ldr	r3, [pc, #152]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4a25      	ldr	r2, [pc, #148]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 800238c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002390:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002392:	4b23      	ldr	r3, [pc, #140]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	4a22      	ldr	r2, [pc, #136]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 8002398:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800239c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_ADC_ConfigChannel+0x2a4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d12b      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x288>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002418 <HAL_ADC_ConfigChannel+0x2a0>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d003      	beq.n	80023ba <HAL_ADC_ConfigChannel+0x242>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2b11      	cmp	r3, #17
 80023b8:	d122      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80023ba:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4a18      	ldr	r2, [pc, #96]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 80023c0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80023c4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80023c6:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	4a15      	ldr	r2, [pc, #84]	@ (8002420 <HAL_ADC_ConfigChannel+0x2a8>)
 80023cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023d0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a10      	ldr	r2, [pc, #64]	@ (8002418 <HAL_ADC_ConfigChannel+0x2a0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d111      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80023dc:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <HAL_ADC_ConfigChannel+0x2ac>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a11      	ldr	r2, [pc, #68]	@ (8002428 <HAL_ADC_ConfigChannel+0x2b0>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	0c9a      	lsrs	r2, r3, #18
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80023f2:	e002      	b.n	80023fa <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f9      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	10000012 	.word	0x10000012
 800241c:	40012000 	.word	0x40012000
 8002420:	40012300 	.word	0x40012300
 8002424:	20000000 	.word	0x20000000
 8002428:	431bde83 	.word	0x431bde83

0800242c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002434:	4b78      	ldr	r3, [pc, #480]	@ (8002618 <ADC_Init+0x1ec>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4a77      	ldr	r2, [pc, #476]	@ (8002618 <ADC_Init+0x1ec>)
 800243a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800243e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002440:	4b75      	ldr	r3, [pc, #468]	@ (8002618 <ADC_Init+0x1ec>)
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	4973      	ldr	r1, [pc, #460]	@ (8002618 <ADC_Init+0x1ec>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800245c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	021a      	lsls	r2, r3, #8
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002480:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ba:	4a58      	ldr	r2, [pc, #352]	@ (800261c <ADC_Init+0x1f0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d022      	beq.n	8002506 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6899      	ldr	r1, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6899      	ldr	r1, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	e00f      	b.n	8002526 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002514:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002524:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0202 	bic.w	r2, r2, #2
 8002534:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6899      	ldr	r1, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	005a      	lsls	r2, r3, #1
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01b      	beq.n	800258c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002562:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002572:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	3b01      	subs	r3, #1
 8002580:	035a      	lsls	r2, r3, #13
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	e007      	b.n	800259c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800259a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80025aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	051a      	lsls	r2, r3, #20
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6899      	ldr	r1, [r3, #8]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025de:	025a      	lsls	r2, r3, #9
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	029a      	lsls	r2, r3, #10
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	609a      	str	r2, [r3, #8]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	40012300 	.word	0x40012300
 800261c:	0f000001 	.word	0x0f000001

08002620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002630:	4b0b      	ldr	r3, [pc, #44]	@ (8002660 <__NVIC_SetPriorityGrouping+0x40>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 800264a:	4313      	orrs	r3, r2
 800264c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800264e:	4a04      	ldr	r2, [pc, #16]	@ (8002660 <__NVIC_SetPriorityGrouping+0x40>)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	60d3      	str	r3, [r2, #12]
}
 8002654:	bf00      	nop
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000ed00 	.word	0xe000ed00
 8002664:	05fa0000 	.word	0x05fa0000

08002668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <__NVIC_GetPriorityGrouping+0x18>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 0307 	and.w	r3, r3, #7
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	6039      	str	r1, [r7, #0]
 800268e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	2b00      	cmp	r3, #0
 8002696:	db0a      	blt.n	80026ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	b2da      	uxtb	r2, r3
 800269c:	490c      	ldr	r1, [pc, #48]	@ (80026d0 <__NVIC_SetPriority+0x4c>)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	0112      	lsls	r2, r2, #4
 80026a4:	b2d2      	uxtb	r2, r2
 80026a6:	440b      	add	r3, r1
 80026a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026ac:	e00a      	b.n	80026c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	4908      	ldr	r1, [pc, #32]	@ (80026d4 <__NVIC_SetPriority+0x50>)
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	3b04      	subs	r3, #4
 80026bc:	0112      	lsls	r2, r2, #4
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	440b      	add	r3, r1
 80026c2:	761a      	strb	r2, [r3, #24]
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	e000e100 	.word	0xe000e100
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d8:	b480      	push	{r7}
 80026da:	b089      	sub	sp, #36	@ 0x24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f1c3 0307 	rsb	r3, r3, #7
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	bf28      	it	cs
 80026f6:	2304      	movcs	r3, #4
 80026f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3304      	adds	r3, #4
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d902      	bls.n	8002708 <NVIC_EncodePriority+0x30>
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3b03      	subs	r3, #3
 8002706:	e000      	b.n	800270a <NVIC_EncodePriority+0x32>
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800270c:	f04f 32ff 	mov.w	r2, #4294967295
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	43da      	mvns	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	401a      	ands	r2, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	fa01 f303 	lsl.w	r3, r1, r3
 800272a:	43d9      	mvns	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	4313      	orrs	r3, r2
         );
}
 8002732:	4618      	mov	r0, r3
 8002734:	3724      	adds	r7, #36	@ 0x24
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3b01      	subs	r3, #1
 800274c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002750:	d301      	bcc.n	8002756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002752:	2301      	movs	r3, #1
 8002754:	e00f      	b.n	8002776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002756:	4a0a      	ldr	r2, [pc, #40]	@ (8002780 <SysTick_Config+0x40>)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3b01      	subs	r3, #1
 800275c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800275e:	210f      	movs	r1, #15
 8002760:	f04f 30ff 	mov.w	r0, #4294967295
 8002764:	f7ff ff8e 	bl	8002684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <SysTick_Config+0x40>)
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800276e:	4b04      	ldr	r3, [pc, #16]	@ (8002780 <SysTick_Config+0x40>)
 8002770:	2207      	movs	r2, #7
 8002772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	e000e010 	.word	0xe000e010

08002784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7ff ff47 	bl	8002620 <__NVIC_SetPriorityGrouping>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800279a:	b580      	push	{r7, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	4603      	mov	r3, r0
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027a8:	2300      	movs	r3, #0
 80027aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ac:	f7ff ff5c 	bl	8002668 <__NVIC_GetPriorityGrouping>
 80027b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	6978      	ldr	r0, [r7, #20]
 80027b8:	f7ff ff8e 	bl	80026d8 <NVIC_EncodePriority>
 80027bc:	4602      	mov	r2, r0
 80027be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c2:	4611      	mov	r1, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff5d 	bl	8002684 <__NVIC_SetPriority>
}
 80027ca:	bf00      	nop
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff ffb0 	bl	8002740 <SysTick_Config>
 80027e0:	4603      	mov	r3, r0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e014      	b.n	8002826 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	791b      	ldrb	r3, [r3, #4]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d105      	bne.n	8002812 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7fe ff85 	bl	800171c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2202      	movs	r2, #2
 8002816:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e046      	b.n	80028d0 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	795b      	ldrb	r3, [r3, #5]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_DAC_Start+0x20>
 800284a:	2302      	movs	r3, #2
 800284c:	e040      	b.n	80028d0 <HAL_DAC_Start+0xa2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6819      	ldr	r1, [r3, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2201      	movs	r2, #1
 8002868:	409a      	lsls	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10f      	bne.n	8002898 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002882:	2b3c      	cmp	r3, #60	@ 0x3c
 8002884:	d11d      	bne.n	80028c2 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0201 	orr.w	r2, r2, #1
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	e014      	b.n	80028c2 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	213c      	movs	r1, #60	@ 0x3c
 80028aa:	fa01 f303 	lsl.w	r3, r1, r3
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d107      	bne.n	80028c2 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f042 0202 	orr.w	r2, r2, #2
 80028c0:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e015      	b.n	8002924 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	3308      	adds	r3, #8
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	e004      	b.n	800291a <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	3314      	adds	r3, #20
 8002918:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	461a      	mov	r2, r3
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	371c      	adds	r7, #28
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	@ 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800293c:	2300      	movs	r3, #0
 800293e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <HAL_DAC_ConfigChannel+0x1c>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e042      	b.n	80029d6 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	795b      	ldrb	r3, [r3, #5]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_DAC_ConfigChannel+0x2c>
 8002958:	2302      	movs	r3, #2
 800295a:	e03c      	b.n	80029d6 <HAL_DAC_ConfigChannel+0xa6>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2202      	movs	r2, #2
 8002966:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800297e:	43db      	mvns	r3, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4013      	ands	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	4313      	orrs	r3, r2
 8002990:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6819      	ldr	r1, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	22c0      	movs	r2, #192	@ 0xc0
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	43da      	mvns	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	400a      	ands	r2, r1
 80029c6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80029d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3724      	adds	r7, #36	@ 0x24
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e086      	b.n	8002b04 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d106      	bne.n	8002a0e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2220      	movs	r2, #32
 8002a04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7fe fec7 	bl	800179c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b0c <HAL_ETH_Init+0x128>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a12:	4a3e      	ldr	r2, [pc, #248]	@ (8002b0c <HAL_ETH_Init+0x128>)
 8002a14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b0c <HAL_ETH_Init+0x128>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a22:	60bb      	str	r3, [r7, #8]
 8002a24:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002a26:	4b3a      	ldr	r3, [pc, #232]	@ (8002b10 <HAL_ETH_Init+0x12c>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4a39      	ldr	r2, [pc, #228]	@ (8002b10 <HAL_ETH_Init+0x12c>)
 8002a2c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002a30:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002a32:	4b37      	ldr	r3, [pc, #220]	@ (8002b10 <HAL_ETH_Init+0x12c>)
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	4935      	ldr	r1, [pc, #212]	@ (8002b10 <HAL_ETH_Init+0x12c>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002a40:	4b33      	ldr	r3, [pc, #204]	@ (8002b10 <HAL_ETH_Init+0x12c>)
 8002a42:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a5a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a5c:	f7ff f9b2 	bl	8001dc4 <HAL_GetTick>
 8002a60:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a62:	e011      	b.n	8002a88 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002a64:	f7ff f9ae 	bl	8001dc4 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a72:	d909      	bls.n	8002a88 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2204      	movs	r2, #4
 8002a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	22e0      	movs	r2, #224	@ 0xe0
 8002a80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e03d      	b.n	8002b04 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1e4      	bne.n	8002a64 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f97a 	bl	8002d94 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 fa25 	bl	8002ef0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 fa7b 	bl	8002fa2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f9e3 	bl	8002e80 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b14 <HAL_ETH_Init+0x130>)
 8002ad8:	430b      	orrs	r3, r1
 8002ada:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002aee:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2210      	movs	r2, #16
 8002afe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40013800 	.word	0x40013800
 8002b14:	00020060 	.word	0x00020060

08002b18 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	4b53      	ldr	r3, [pc, #332]	@ (8002c7c <ETH_SetMACConfig+0x164>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	7b9b      	ldrb	r3, [r3, #14]
 8002b36:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	7c12      	ldrb	r2, [r2, #16]
 8002b3c:	2a00      	cmp	r2, #0
 8002b3e:	d102      	bne.n	8002b46 <ETH_SetMACConfig+0x2e>
 8002b40:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002b44:	e000      	b.n	8002b48 <ETH_SetMACConfig+0x30>
 8002b46:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002b48:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	7c52      	ldrb	r2, [r2, #17]
 8002b4e:	2a00      	cmp	r2, #0
 8002b50:	d102      	bne.n	8002b58 <ETH_SetMACConfig+0x40>
 8002b52:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b56:	e000      	b.n	8002b5a <ETH_SetMACConfig+0x42>
 8002b58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b5a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b60:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	7fdb      	ldrb	r3, [r3, #31]
 8002b66:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002b68:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b6e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	7f92      	ldrb	r2, [r2, #30]
 8002b74:	2a00      	cmp	r2, #0
 8002b76:	d102      	bne.n	8002b7e <ETH_SetMACConfig+0x66>
 8002b78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b7c:	e000      	b.n	8002b80 <ETH_SetMACConfig+0x68>
 8002b7e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002b80:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	7f1b      	ldrb	r3, [r3, #28]
 8002b86:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b88:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b8e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	791b      	ldrb	r3, [r3, #4]
 8002b94:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002b96:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002b9e:	2a00      	cmp	r2, #0
 8002ba0:	d102      	bne.n	8002ba8 <ETH_SetMACConfig+0x90>
 8002ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ba6:	e000      	b.n	8002baa <ETH_SetMACConfig+0x92>
 8002ba8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002baa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	7bdb      	ldrb	r3, [r3, #15]
 8002bb0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002bb2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002bb8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002bc0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002bda:	2001      	movs	r0, #1
 8002bdc:	f7ff f8fe 	bl	8001ddc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bfe:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002c06:	2a00      	cmp	r2, #0
 8002c08:	d101      	bne.n	8002c0e <ETH_SetMACConfig+0xf6>
 8002c0a:	2280      	movs	r2, #128	@ 0x80
 8002c0c:	e000      	b.n	8002c10 <ETH_SetMACConfig+0xf8>
 8002c0e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c10:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c16:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002c1e:	2a01      	cmp	r2, #1
 8002c20:	d101      	bne.n	8002c26 <ETH_SetMACConfig+0x10e>
 8002c22:	2208      	movs	r2, #8
 8002c24:	e000      	b.n	8002c28 <ETH_SetMACConfig+0x110>
 8002c26:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002c28:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002c30:	2a01      	cmp	r2, #1
 8002c32:	d101      	bne.n	8002c38 <ETH_SetMACConfig+0x120>
 8002c34:	2204      	movs	r2, #4
 8002c36:	e000      	b.n	8002c3a <ETH_SetMACConfig+0x122>
 8002c38:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c3a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002c42:	2a01      	cmp	r2, #1
 8002c44:	d101      	bne.n	8002c4a <ETH_SetMACConfig+0x132>
 8002c46:	2202      	movs	r2, #2
 8002c48:	e000      	b.n	8002c4c <ETH_SetMACConfig+0x134>
 8002c4a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c64:	2001      	movs	r0, #1
 8002c66:	f7ff f8b9 	bl	8001ddc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	619a      	str	r2, [r3, #24]
}
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	fd20810f 	.word	0xfd20810f

08002c80 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4b3d      	ldr	r3, [pc, #244]	@ (8002d90 <ETH_SetDMAConfig+0x110>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	7b1b      	ldrb	r3, [r3, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d102      	bne.n	8002cac <ETH_SetDMAConfig+0x2c>
 8002ca6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002caa:	e000      	b.n	8002cae <ETH_SetDMAConfig+0x2e>
 8002cac:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	7b5b      	ldrb	r3, [r3, #13]
 8002cb2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002cb4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	7f52      	ldrb	r2, [r2, #29]
 8002cba:	2a00      	cmp	r2, #0
 8002cbc:	d102      	bne.n	8002cc4 <ETH_SetDMAConfig+0x44>
 8002cbe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cc2:	e000      	b.n	8002cc6 <ETH_SetDMAConfig+0x46>
 8002cc4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002cc6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	7b9b      	ldrb	r3, [r3, #14]
 8002ccc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002cce:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002cd4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	7f1b      	ldrb	r3, [r3, #28]
 8002cda:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002cdc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	7f9b      	ldrb	r3, [r3, #30]
 8002ce2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002ce4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002cea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cf2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d04:	461a      	mov	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d16:	2001      	movs	r0, #1
 8002d18:	f7ff f860 	bl	8001ddc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d24:	461a      	mov	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	791b      	ldrb	r3, [r3, #4]
 8002d2e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d34:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002d3a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d40:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d48:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002d4a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d50:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d52:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d58:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d66:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d74:	2001      	movs	r0, #1
 8002d76:	f7ff f831 	bl	8001ddc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d82:	461a      	mov	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6013      	str	r3, [r2, #0]
}
 8002d88:	bf00      	nop
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	f8de3f23 	.word	0xf8de3f23

08002d94 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b0a6      	sub	sp, #152	@ 0x98
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002da2:	2301      	movs	r3, #1
 8002da4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002da8:	2300      	movs	r3, #0
 8002daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002db2:	2301      	movs	r3, #1
 8002db4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002dea:	2300      	movs	r3, #0
 8002dec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002df6:	2300      	movs	r3, #0
 8002df8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002dfc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e00:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002e02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e0e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e12:	4619      	mov	r1, r3
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff fe7f 	bl	8002b18 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002e22:	2301      	movs	r3, #1
 8002e24:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002e40:	2301      	movs	r3, #1
 8002e42:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002e46:	2301      	movs	r3, #1
 8002e48:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002e4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e4e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e50:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e54:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e5a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002e6a:	f107 0308 	add.w	r3, r7, #8
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff ff05 	bl	8002c80 <ETH_SetDMAConfig>
}
 8002e76:	bf00      	nop
 8002e78:	3798      	adds	r7, #152	@ 0x98
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	3305      	adds	r3, #5
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	021b      	lsls	r3, r3, #8
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	3204      	adds	r2, #4
 8002e98:	7812      	ldrb	r2, [r2, #0]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	4b11      	ldr	r3, [pc, #68]	@ (8002ee8 <ETH_MACAddressConfig+0x68>)
 8002ea2:	4413      	add	r3, r2
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3303      	adds	r3, #3
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	061a      	lsls	r2, r3, #24
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3302      	adds	r3, #2
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	041b      	lsls	r3, r3, #16
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	021b      	lsls	r3, r3, #8
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <ETH_MACAddressConfig+0x6c>)
 8002ed2:	4413      	add	r3, r2
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	6013      	str	r3, [r2, #0]
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	40028040 	.word	0x40028040
 8002eec:	40028044 	.word	0x40028044

08002ef0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	e03e      	b.n	8002f7c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68d9      	ldr	r1, [r3, #12]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4613      	mov	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	4413      	add	r3, r2
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	440b      	add	r3, r1
 8002f0e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2200      	movs	r2, #0
 8002f26:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	3206      	adds	r2, #6
 8002f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d80c      	bhi.n	8002f60 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68d9      	ldr	r1, [r3, #12]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	1c5a      	adds	r2, r3, #1
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	440b      	add	r3, r1
 8002f58:	461a      	mov	r2, r3
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	e004      	b.n	8002f6a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	461a      	mov	r2, r3
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	d9bd      	bls.n	8002efe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f94:	611a      	str	r2, [r3, #16]
}
 8002f96:	bf00      	nop
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	e048      	b.n	8003042 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6919      	ldr	r1, [r3, #16]
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	440b      	add	r3, r1
 8002fc0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002fec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	3212      	adds	r2, #18
 800300e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d80c      	bhi.n	8003032 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6919      	ldr	r1, [r3, #16]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	4613      	mov	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4413      	add	r3, r2
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	440b      	add	r3, r1
 800302a:	461a      	mov	r2, r3
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	60da      	str	r2, [r3, #12]
 8003030:	e004      	b.n	800303c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	461a      	mov	r2, r3
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	3301      	adds	r3, #1
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d9b3      	bls.n	8002fb0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691a      	ldr	r2, [r3, #16]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003072:	60da      	str	r2, [r3, #12]
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003080:	b480      	push	{r7}
 8003082:	b089      	sub	sp, #36	@ 0x24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800308a:	2300      	movs	r3, #0
 800308c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800308e:	2300      	movs	r3, #0
 8003090:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003096:	2300      	movs	r3, #0
 8003098:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800309a:	2300      	movs	r3, #0
 800309c:	61fb      	str	r3, [r7, #28]
 800309e:	e175      	b.n	800338c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80030a0:	2201      	movs	r2, #1
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	f040 8164 	bne.w	8003386 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d005      	beq.n	80030d6 <HAL_GPIO_Init+0x56>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d130      	bne.n	8003138 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	2203      	movs	r2, #3
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4013      	ands	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800310c:	2201      	movs	r2, #1
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	091b      	lsrs	r3, r3, #4
 8003122:	f003 0201 	and.w	r2, r3, #1
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	2b03      	cmp	r3, #3
 8003142:	d017      	beq.n	8003174 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d123      	bne.n	80031c8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	08da      	lsrs	r2, r3, #3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3208      	adds	r2, #8
 8003188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800318c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f003 0307 	and.w	r3, r3, #7
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	220f      	movs	r2, #15
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	08da      	lsrs	r2, r3, #3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3208      	adds	r2, #8
 80031c2:	69b9      	ldr	r1, [r7, #24]
 80031c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	2203      	movs	r2, #3
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f003 0203 	and.w	r2, r3, #3
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 80be 	beq.w	8003386 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800320a:	4b66      	ldr	r3, [pc, #408]	@ (80033a4 <HAL_GPIO_Init+0x324>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	4a65      	ldr	r2, [pc, #404]	@ (80033a4 <HAL_GPIO_Init+0x324>)
 8003210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003214:	6453      	str	r3, [r2, #68]	@ 0x44
 8003216:	4b63      	ldr	r3, [pc, #396]	@ (80033a4 <HAL_GPIO_Init+0x324>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003222:	4a61      	ldr	r2, [pc, #388]	@ (80033a8 <HAL_GPIO_Init+0x328>)
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	089b      	lsrs	r3, r3, #2
 8003228:	3302      	adds	r3, #2
 800322a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	220f      	movs	r2, #15
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	43db      	mvns	r3, r3
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	4013      	ands	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a58      	ldr	r2, [pc, #352]	@ (80033ac <HAL_GPIO_Init+0x32c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d037      	beq.n	80032be <HAL_GPIO_Init+0x23e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a57      	ldr	r2, [pc, #348]	@ (80033b0 <HAL_GPIO_Init+0x330>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d031      	beq.n	80032ba <HAL_GPIO_Init+0x23a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a56      	ldr	r2, [pc, #344]	@ (80033b4 <HAL_GPIO_Init+0x334>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d02b      	beq.n	80032b6 <HAL_GPIO_Init+0x236>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a55      	ldr	r2, [pc, #340]	@ (80033b8 <HAL_GPIO_Init+0x338>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d025      	beq.n	80032b2 <HAL_GPIO_Init+0x232>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a54      	ldr	r2, [pc, #336]	@ (80033bc <HAL_GPIO_Init+0x33c>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d01f      	beq.n	80032ae <HAL_GPIO_Init+0x22e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a53      	ldr	r2, [pc, #332]	@ (80033c0 <HAL_GPIO_Init+0x340>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d019      	beq.n	80032aa <HAL_GPIO_Init+0x22a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a52      	ldr	r2, [pc, #328]	@ (80033c4 <HAL_GPIO_Init+0x344>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <HAL_GPIO_Init+0x226>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a51      	ldr	r2, [pc, #324]	@ (80033c8 <HAL_GPIO_Init+0x348>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00d      	beq.n	80032a2 <HAL_GPIO_Init+0x222>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a50      	ldr	r2, [pc, #320]	@ (80033cc <HAL_GPIO_Init+0x34c>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d007      	beq.n	800329e <HAL_GPIO_Init+0x21e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4f      	ldr	r2, [pc, #316]	@ (80033d0 <HAL_GPIO_Init+0x350>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d101      	bne.n	800329a <HAL_GPIO_Init+0x21a>
 8003296:	2309      	movs	r3, #9
 8003298:	e012      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 800329a:	230a      	movs	r3, #10
 800329c:	e010      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 800329e:	2308      	movs	r3, #8
 80032a0:	e00e      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032a2:	2307      	movs	r3, #7
 80032a4:	e00c      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032a6:	2306      	movs	r3, #6
 80032a8:	e00a      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032aa:	2305      	movs	r3, #5
 80032ac:	e008      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032ae:	2304      	movs	r3, #4
 80032b0:	e006      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032b2:	2303      	movs	r3, #3
 80032b4:	e004      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032b6:	2302      	movs	r3, #2
 80032b8:	e002      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <HAL_GPIO_Init+0x240>
 80032be:	2300      	movs	r3, #0
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	f002 0203 	and.w	r2, r2, #3
 80032c6:	0092      	lsls	r2, r2, #2
 80032c8:	4093      	lsls	r3, r2
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80032d0:	4935      	ldr	r1, [pc, #212]	@ (80033a8 <HAL_GPIO_Init+0x328>)
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	089b      	lsrs	r3, r3, #2
 80032d6:	3302      	adds	r3, #2
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032de:	4b3d      	ldr	r3, [pc, #244]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	43db      	mvns	r3, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4013      	ands	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	4313      	orrs	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003302:	4a34      	ldr	r2, [pc, #208]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003308:	4b32      	ldr	r3, [pc, #200]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800332c:	4a29      	ldr	r2, [pc, #164]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003332:	4b28      	ldr	r3, [pc, #160]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	43db      	mvns	r3, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4013      	ands	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003356:	4a1f      	ldr	r2, [pc, #124]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800335c:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	43db      	mvns	r3, r3
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4013      	ands	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003380:	4a14      	ldr	r2, [pc, #80]	@ (80033d4 <HAL_GPIO_Init+0x354>)
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3301      	adds	r3, #1
 800338a:	61fb      	str	r3, [r7, #28]
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b0f      	cmp	r3, #15
 8003390:	f67f ae86 	bls.w	80030a0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	3724      	adds	r7, #36	@ 0x24
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40023800 	.word	0x40023800
 80033a8:	40013800 	.word	0x40013800
 80033ac:	40020000 	.word	0x40020000
 80033b0:	40020400 	.word	0x40020400
 80033b4:	40020800 	.word	0x40020800
 80033b8:	40020c00 	.word	0x40020c00
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40021400 	.word	0x40021400
 80033c4:	40021800 	.word	0x40021800
 80033c8:	40021c00 	.word	0x40021c00
 80033cc:	40022000 	.word	0x40022000
 80033d0:	40022400 	.word	0x40022400
 80033d4:	40013c00 	.word	0x40013c00

080033d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
 80033e4:	4613      	mov	r3, r2
 80033e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033e8:	787b      	ldrb	r3, [r7, #1]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80033f4:	e003      	b.n	80033fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80033f6:	887b      	ldrh	r3, [r7, #2]
 80033f8:	041a      	lsls	r2, r3, #16
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	619a      	str	r2, [r3, #24]
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b086      	sub	sp, #24
 800340e:	af02      	add	r7, sp, #8
 8003410:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e108      	b.n	800362e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fe fac8 	bl	80019cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2203      	movs	r2, #3
 8003440:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800344a:	d102      	bne.n	8003452 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f002 f854 	bl	8005504 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6818      	ldr	r0, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	7c1a      	ldrb	r2, [r3, #16]
 8003464:	f88d 2000 	strb.w	r2, [sp]
 8003468:	3304      	adds	r3, #4
 800346a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800346c:	f001 fff0 	bl	8005450 <USB_CoreInit>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d005      	beq.n	8003482 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e0d5      	b.n	800362e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2100      	movs	r1, #0
 8003488:	4618      	mov	r0, r3
 800348a:	f002 f84c 	bl	8005526 <USB_SetCurrentMode>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2202      	movs	r2, #2
 8003498:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0c6      	b.n	800362e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034a0:	2300      	movs	r3, #0
 80034a2:	73fb      	strb	r3, [r7, #15]
 80034a4:	e04a      	b.n	800353c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034a6:	7bfa      	ldrb	r2, [r7, #15]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4413      	add	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	3315      	adds	r3, #21
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034ba:	7bfa      	ldrb	r2, [r7, #15]
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	00db      	lsls	r3, r3, #3
 80034c2:	4413      	add	r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	440b      	add	r3, r1
 80034c8:	3314      	adds	r3, #20
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034ce:	7bfa      	ldrb	r2, [r7, #15]
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
 80034d2:	b298      	uxth	r0, r3
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	4413      	add	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	440b      	add	r3, r1
 80034e0:	332e      	adds	r3, #46	@ 0x2e
 80034e2:	4602      	mov	r2, r0
 80034e4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034e6:	7bfa      	ldrb	r2, [r7, #15]
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	4613      	mov	r3, r2
 80034ec:	00db      	lsls	r3, r3, #3
 80034ee:	4413      	add	r3, r2
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	440b      	add	r3, r1
 80034f4:	3318      	adds	r3, #24
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034fa:	7bfa      	ldrb	r2, [r7, #15]
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	4613      	mov	r3, r2
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	4413      	add	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	440b      	add	r3, r1
 8003508:	331c      	adds	r3, #28
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800350e:	7bfa      	ldrb	r2, [r7, #15]
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	3320      	adds	r3, #32
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003522:	7bfa      	ldrb	r2, [r7, #15]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	3324      	adds	r3, #36	@ 0x24
 8003532:	2200      	movs	r2, #0
 8003534:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	3301      	adds	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	791b      	ldrb	r3, [r3, #4]
 8003540:	7bfa      	ldrb	r2, [r7, #15]
 8003542:	429a      	cmp	r2, r3
 8003544:	d3af      	bcc.n	80034a6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003546:	2300      	movs	r3, #0
 8003548:	73fb      	strb	r3, [r7, #15]
 800354a:	e044      	b.n	80035d6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800354c:	7bfa      	ldrb	r2, [r7, #15]
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	4613      	mov	r3, r2
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800355e:	2200      	movs	r2, #0
 8003560:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003562:	7bfa      	ldrb	r2, [r7, #15]
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003574:	7bfa      	ldrb	r2, [r7, #15]
 8003576:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800358e:	7bfa      	ldrb	r2, [r7, #15]
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	440b      	add	r3, r1
 800359c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035ba:	7bfa      	ldrb	r2, [r7, #15]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	3301      	adds	r3, #1
 80035d4:	73fb      	strb	r3, [r7, #15]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	791b      	ldrb	r3, [r3, #4]
 80035da:	7bfa      	ldrb	r2, [r7, #15]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d3b5      	bcc.n	800354c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	7c1a      	ldrb	r2, [r3, #16]
 80035e8:	f88d 2000 	strb.w	r2, [sp]
 80035ec:	3304      	adds	r3, #4
 80035ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035f0:	f001 ffe6 	bl	80055c0 <USB_DevInit>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d005      	beq.n	8003606 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2202      	movs	r2, #2
 80035fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e013      	b.n	800362e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	7b1b      	ldrb	r3, [r3, #12]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d102      	bne.n	8003622 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f80b 	bl	8003638 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f002 f9a1 	bl	800596e <USB_DevDisconnect>

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003666:	4b05      	ldr	r3, [pc, #20]	@ (800367c <HAL_PCDEx_ActivateLPM+0x44>)
 8003668:	4313      	orrs	r3, r2
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	10000003 	.word	0x10000003

08003680 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a04      	ldr	r2, [pc, #16]	@ (800369c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800368a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368e:	6013      	str	r3, [r2, #0]
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40007000 	.word	0x40007000

080036a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80036aa:	4b23      	ldr	r3, [pc, #140]	@ (8003738 <HAL_PWREx_EnableOverDrive+0x98>)
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	4a22      	ldr	r2, [pc, #136]	@ (8003738 <HAL_PWREx_EnableOverDrive+0x98>)
 80036b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036b6:	4b20      	ldr	r3, [pc, #128]	@ (8003738 <HAL_PWREx_EnableOverDrive+0x98>)
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036be:	603b      	str	r3, [r7, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80036c2:	4b1e      	ldr	r3, [pc, #120]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a1d      	ldr	r2, [pc, #116]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036cc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036ce:	f7fe fb79 	bl	8001dc4 <HAL_GetTick>
 80036d2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036d4:	e009      	b.n	80036ea <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036d6:	f7fe fb75 	bl	8001dc4 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036e4:	d901      	bls.n	80036ea <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e022      	b.n	8003730 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036ea:	4b14      	ldr	r3, [pc, #80]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f6:	d1ee      	bne.n	80036d6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036f8:	4b10      	ldr	r3, [pc, #64]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a0f      	ldr	r2, [pc, #60]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003702:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003704:	f7fe fb5e 	bl	8001dc4 <HAL_GetTick>
 8003708:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800370a:	e009      	b.n	8003720 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800370c:	f7fe fb5a 	bl	8001dc4 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800371a:	d901      	bls.n	8003720 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e007      	b.n	8003730 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003720:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003728:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800372c:	d1ee      	bne.n	800370c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40023800 	.word	0x40023800
 800373c:	40007000 	.word	0x40007000

08003740 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e291      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 8087 	beq.w	8003872 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003764:	4b96      	ldr	r3, [pc, #600]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 030c 	and.w	r3, r3, #12
 800376c:	2b04      	cmp	r3, #4
 800376e:	d00c      	beq.n	800378a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003770:	4b93      	ldr	r3, [pc, #588]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 030c 	and.w	r3, r3, #12
 8003778:	2b08      	cmp	r3, #8
 800377a:	d112      	bne.n	80037a2 <HAL_RCC_OscConfig+0x62>
 800377c:	4b90      	ldr	r3, [pc, #576]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003788:	d10b      	bne.n	80037a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378a:	4b8d      	ldr	r3, [pc, #564]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d06c      	beq.n	8003870 <HAL_RCC_OscConfig+0x130>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d168      	bne.n	8003870 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e26b      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037aa:	d106      	bne.n	80037ba <HAL_RCC_OscConfig+0x7a>
 80037ac:	4b84      	ldr	r3, [pc, #528]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a83      	ldr	r2, [pc, #524]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	e02e      	b.n	8003818 <HAL_RCC_OscConfig+0xd8>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10c      	bne.n	80037dc <HAL_RCC_OscConfig+0x9c>
 80037c2:	4b7f      	ldr	r3, [pc, #508]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a7e      	ldr	r2, [pc, #504]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	4b7c      	ldr	r3, [pc, #496]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a7b      	ldr	r2, [pc, #492]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037d8:	6013      	str	r3, [r2, #0]
 80037da:	e01d      	b.n	8003818 <HAL_RCC_OscConfig+0xd8>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037e4:	d10c      	bne.n	8003800 <HAL_RCC_OscConfig+0xc0>
 80037e6:	4b76      	ldr	r3, [pc, #472]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a75      	ldr	r2, [pc, #468]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	4b73      	ldr	r3, [pc, #460]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a72      	ldr	r2, [pc, #456]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80037f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e00b      	b.n	8003818 <HAL_RCC_OscConfig+0xd8>
 8003800:	4b6f      	ldr	r3, [pc, #444]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a6e      	ldr	r2, [pc, #440]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	4b6c      	ldr	r3, [pc, #432]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a6b      	ldr	r2, [pc, #428]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003812:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003820:	f7fe fad0 	bl	8001dc4 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003828:	f7fe facc 	bl	8001dc4 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b64      	cmp	r3, #100	@ 0x64
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e21f      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383a:	4b61      	ldr	r3, [pc, #388]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0f0      	beq.n	8003828 <HAL_RCC_OscConfig+0xe8>
 8003846:	e014      	b.n	8003872 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003848:	f7fe fabc 	bl	8001dc4 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003850:	f7fe fab8 	bl	8001dc4 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b64      	cmp	r3, #100	@ 0x64
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e20b      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003862:	4b57      	ldr	r3, [pc, #348]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x110>
 800386e:	e000      	b.n	8003872 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d069      	beq.n	8003952 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800387e:	4b50      	ldr	r3, [pc, #320]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00b      	beq.n	80038a2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800388a:	4b4d      	ldr	r3, [pc, #308]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f003 030c 	and.w	r3, r3, #12
 8003892:	2b08      	cmp	r3, #8
 8003894:	d11c      	bne.n	80038d0 <HAL_RCC_OscConfig+0x190>
 8003896:	4b4a      	ldr	r3, [pc, #296]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d116      	bne.n	80038d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a2:	4b47      	ldr	r3, [pc, #284]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d005      	beq.n	80038ba <HAL_RCC_OscConfig+0x17a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e1df      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ba:	4b41      	ldr	r3, [pc, #260]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	493d      	ldr	r1, [pc, #244]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ce:	e040      	b.n	8003952 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d023      	beq.n	8003920 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038d8:	4b39      	ldr	r3, [pc, #228]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a38      	ldr	r2, [pc, #224]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fa6e 	bl	8001dc4 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ec:	f7fe fa6a 	bl	8001dc4 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e1bd      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fe:	4b30      	ldr	r3, [pc, #192]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800390a:	4b2d      	ldr	r3, [pc, #180]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	4929      	ldr	r1, [pc, #164]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800391a:	4313      	orrs	r3, r2
 800391c:	600b      	str	r3, [r1, #0]
 800391e:	e018      	b.n	8003952 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003920:	4b27      	ldr	r3, [pc, #156]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a26      	ldr	r2, [pc, #152]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fe fa4a 	bl	8001dc4 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003934:	f7fe fa46 	bl	8001dc4 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e199      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003946:	4b1e      	ldr	r3, [pc, #120]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d038      	beq.n	80039d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d019      	beq.n	800399a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003966:	4b16      	ldr	r3, [pc, #88]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 8003968:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800396a:	4a15      	ldr	r2, [pc, #84]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003972:	f7fe fa27 	bl	8001dc4 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800397a:	f7fe fa23 	bl	8001dc4 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e176      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398c:	4b0c      	ldr	r3, [pc, #48]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800398e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f0      	beq.n	800397a <HAL_RCC_OscConfig+0x23a>
 8003998:	e01a      	b.n	80039d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800399a:	4b09      	ldr	r3, [pc, #36]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 800399c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800399e:	4a08      	ldr	r2, [pc, #32]	@ (80039c0 <HAL_RCC_OscConfig+0x280>)
 80039a0:	f023 0301 	bic.w	r3, r3, #1
 80039a4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a6:	f7fe fa0d 	bl	8001dc4 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ac:	e00a      	b.n	80039c4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ae:	f7fe fa09 	bl	8001dc4 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d903      	bls.n	80039c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e15c      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
 80039c0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c4:	4b91      	ldr	r3, [pc, #580]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 80039c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1ee      	bne.n	80039ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0304 	and.w	r3, r3, #4
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 80a4 	beq.w	8003b26 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039de:	4b8b      	ldr	r3, [pc, #556]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10d      	bne.n	8003a06 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ea:	4b88      	ldr	r3, [pc, #544]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	4a87      	ldr	r2, [pc, #540]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 80039f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039f6:	4b85      	ldr	r3, [pc, #532]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a02:	2301      	movs	r3, #1
 8003a04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a06:	4b82      	ldr	r3, [pc, #520]	@ (8003c10 <HAL_RCC_OscConfig+0x4d0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d118      	bne.n	8003a44 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a12:	4b7f      	ldr	r3, [pc, #508]	@ (8003c10 <HAL_RCC_OscConfig+0x4d0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a7e      	ldr	r2, [pc, #504]	@ (8003c10 <HAL_RCC_OscConfig+0x4d0>)
 8003a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1e:	f7fe f9d1 	bl	8001dc4 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a26:	f7fe f9cd 	bl	8001dc4 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b64      	cmp	r3, #100	@ 0x64
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e120      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a38:	4b75      	ldr	r3, [pc, #468]	@ (8003c10 <HAL_RCC_OscConfig+0x4d0>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0f0      	beq.n	8003a26 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d106      	bne.n	8003a5a <HAL_RCC_OscConfig+0x31a>
 8003a4c:	4b6f      	ldr	r3, [pc, #444]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	4a6e      	ldr	r2, [pc, #440]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a52:	f043 0301 	orr.w	r3, r3, #1
 8003a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a58:	e02d      	b.n	8003ab6 <HAL_RCC_OscConfig+0x376>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10c      	bne.n	8003a7c <HAL_RCC_OscConfig+0x33c>
 8003a62:	4b6a      	ldr	r3, [pc, #424]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	4a69      	ldr	r2, [pc, #420]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a68:	f023 0301 	bic.w	r3, r3, #1
 8003a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6e:	4b67      	ldr	r3, [pc, #412]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a72:	4a66      	ldr	r2, [pc, #408]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a74:	f023 0304 	bic.w	r3, r3, #4
 8003a78:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a7a:	e01c      	b.n	8003ab6 <HAL_RCC_OscConfig+0x376>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	2b05      	cmp	r3, #5
 8003a82:	d10c      	bne.n	8003a9e <HAL_RCC_OscConfig+0x35e>
 8003a84:	4b61      	ldr	r3, [pc, #388]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a88:	4a60      	ldr	r2, [pc, #384]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a8a:	f043 0304 	orr.w	r3, r3, #4
 8003a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a90:	4b5e      	ldr	r3, [pc, #376]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a94:	4a5d      	ldr	r2, [pc, #372]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9c:	e00b      	b.n	8003ab6 <HAL_RCC_OscConfig+0x376>
 8003a9e:	4b5b      	ldr	r3, [pc, #364]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa2:	4a5a      	ldr	r2, [pc, #360]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003aa4:	f023 0301 	bic.w	r3, r3, #1
 8003aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aaa:	4b58      	ldr	r3, [pc, #352]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aae:	4a57      	ldr	r2, [pc, #348]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003ab0:	f023 0304 	bic.w	r3, r3, #4
 8003ab4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d015      	beq.n	8003aea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abe:	f7fe f981 	bl	8001dc4 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac4:	e00a      	b.n	8003adc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac6:	f7fe f97d 	bl	8001dc4 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e0ce      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003adc:	4b4b      	ldr	r3, [pc, #300]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0ee      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x386>
 8003ae8:	e014      	b.n	8003b14 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aea:	f7fe f96b 	bl	8001dc4 <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af0:	e00a      	b.n	8003b08 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af2:	f7fe f967 	bl	8001dc4 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e0b8      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b08:	4b40      	ldr	r3, [pc, #256]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1ee      	bne.n	8003af2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b14:	7dfb      	ldrb	r3, [r7, #23]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d105      	bne.n	8003b26 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b24:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 80a4 	beq.w	8003c78 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b30:	4b36      	ldr	r3, [pc, #216]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d06b      	beq.n	8003c14 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d149      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b44:	4b31      	ldr	r3, [pc, #196]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a30      	ldr	r2, [pc, #192]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b50:	f7fe f938 	bl	8001dc4 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b58:	f7fe f934 	bl	8001dc4 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e087      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6a:	4b28      	ldr	r3, [pc, #160]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69da      	ldr	r2, [r3, #28]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	019b      	lsls	r3, r3, #6
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8c:	085b      	lsrs	r3, r3, #1
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	041b      	lsls	r3, r3, #16
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	061b      	lsls	r3, r3, #24
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003b9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003ba2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba4:	4b19      	ldr	r3, [pc, #100]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a18      	ldr	r2, [pc, #96]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe f908 	bl	8001dc4 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb8:	f7fe f904 	bl	8001dc4 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e057      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bca:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x478>
 8003bd6:	e04f      	b.n	8003c78 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be4:	f7fe f8ee 	bl	8001dc4 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bec:	f7fe f8ea 	bl	8001dc4 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e03d      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfe:	4b03      	ldr	r3, [pc, #12]	@ (8003c0c <HAL_RCC_OscConfig+0x4cc>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x4ac>
 8003c0a:	e035      	b.n	8003c78 <HAL_RCC_OscConfig+0x538>
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c14:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_RCC_OscConfig+0x544>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d028      	beq.n	8003c74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d121      	bne.n	8003c74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d11a      	bne.n	8003c74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c44:	4013      	ands	r3, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c4a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d111      	bne.n	8003c74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	085b      	lsrs	r3, r3, #1
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d107      	bne.n	8003c74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40023800 	.word	0x40023800

08003c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003c92:	2300      	movs	r3, #0
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e0d0      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d910      	bls.n	8003cd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cae:	4b67      	ldr	r3, [pc, #412]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 020f 	bic.w	r2, r3, #15
 8003cb6:	4965      	ldr	r1, [pc, #404]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cbe:	4b63      	ldr	r3, [pc, #396]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e0b8      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d020      	beq.n	8003d1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0304 	and.w	r3, r3, #4
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ce8:	4b59      	ldr	r3, [pc, #356]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	4a58      	ldr	r2, [pc, #352]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003cee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d00:	4b53      	ldr	r3, [pc, #332]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	4a52      	ldr	r2, [pc, #328]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d0c:	4b50      	ldr	r3, [pc, #320]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	494d      	ldr	r1, [pc, #308]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d040      	beq.n	8003dac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d107      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d32:	4b47      	ldr	r3, [pc, #284]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d115      	bne.n	8003d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e07f      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d107      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4a:	4b41      	ldr	r3, [pc, #260]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d109      	bne.n	8003d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e073      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e06b      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d6a:	4b39      	ldr	r3, [pc, #228]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f023 0203 	bic.w	r2, r3, #3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	4936      	ldr	r1, [pc, #216]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d7c:	f7fe f822 	bl	8001dc4 <HAL_GetTick>
 8003d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d82:	e00a      	b.n	8003d9a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d84:	f7fe f81e 	bl	8001dc4 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e053      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 020c 	and.w	r2, r3, #12
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d1eb      	bne.n	8003d84 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dac:	4b27      	ldr	r3, [pc, #156]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d210      	bcs.n	8003ddc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dba:	4b24      	ldr	r3, [pc, #144]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f023 020f 	bic.w	r2, r3, #15
 8003dc2:	4922      	ldr	r1, [pc, #136]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dca:	4b20      	ldr	r3, [pc, #128]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d001      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e032      	b.n	8003e42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d008      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003de8:	4b19      	ldr	r3, [pc, #100]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	4916      	ldr	r1, [pc, #88]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0308 	and.w	r3, r3, #8
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d009      	beq.n	8003e1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e06:	4b12      	ldr	r3, [pc, #72]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	490e      	ldr	r1, [pc, #56]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e1a:	f000 f821 	bl	8003e60 <HAL_RCC_GetSysClockFreq>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	4b0b      	ldr	r3, [pc, #44]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	490a      	ldr	r1, [pc, #40]	@ (8003e54 <HAL_RCC_ClockConfig+0x1cc>)
 8003e2c:	5ccb      	ldrb	r3, [r1, r3]
 8003e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e32:	4a09      	ldr	r2, [pc, #36]	@ (8003e58 <HAL_RCC_ClockConfig+0x1d0>)
 8003e34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e36:	4b09      	ldr	r3, [pc, #36]	@ (8003e5c <HAL_RCC_ClockConfig+0x1d4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fd ff7e 	bl	8001d3c <HAL_InitTick>

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40023c00 	.word	0x40023c00
 8003e50:	40023800 	.word	0x40023800
 8003e54:	08009c24 	.word	0x08009c24
 8003e58:	20000000 	.word	0x20000000
 8003e5c:	20000004 	.word	0x20000004

08003e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e64:	b094      	sub	sp, #80	@ 0x50
 8003e66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e70:	2300      	movs	r3, #0
 8003e72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003e74:	2300      	movs	r3, #0
 8003e76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e78:	4b79      	ldr	r3, [pc, #484]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f003 030c 	and.w	r3, r3, #12
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d00d      	beq.n	8003ea0 <HAL_RCC_GetSysClockFreq+0x40>
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	f200 80e1 	bhi.w	800404c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d002      	beq.n	8003e94 <HAL_RCC_GetSysClockFreq+0x34>
 8003e8e:	2b04      	cmp	r3, #4
 8003e90:	d003      	beq.n	8003e9a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e92:	e0db      	b.n	800404c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e94:	4b73      	ldr	r3, [pc, #460]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e98:	e0db      	b.n	8004052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e9a:	4b73      	ldr	r3, [pc, #460]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e9e:	e0d8      	b.n	8004052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ea8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d063      	beq.n	8003f7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	099b      	lsrs	r3, r3, #6
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ec0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eca:	2300      	movs	r3, #0
 8003ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ece:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ed2:	4622      	mov	r2, r4
 8003ed4:	462b      	mov	r3, r5
 8003ed6:	f04f 0000 	mov.w	r0, #0
 8003eda:	f04f 0100 	mov.w	r1, #0
 8003ede:	0159      	lsls	r1, r3, #5
 8003ee0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee4:	0150      	lsls	r0, r2, #5
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4621      	mov	r1, r4
 8003eec:	1a51      	subs	r1, r2, r1
 8003eee:	6139      	str	r1, [r7, #16]
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f04:	4659      	mov	r1, fp
 8003f06:	018b      	lsls	r3, r1, #6
 8003f08:	4651      	mov	r1, sl
 8003f0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f0e:	4651      	mov	r1, sl
 8003f10:	018a      	lsls	r2, r1, #6
 8003f12:	4651      	mov	r1, sl
 8003f14:	ebb2 0801 	subs.w	r8, r2, r1
 8003f18:	4659      	mov	r1, fp
 8003f1a:	eb63 0901 	sbc.w	r9, r3, r1
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	f04f 0300 	mov.w	r3, #0
 8003f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f32:	4690      	mov	r8, r2
 8003f34:	4699      	mov	r9, r3
 8003f36:	4623      	mov	r3, r4
 8003f38:	eb18 0303 	adds.w	r3, r8, r3
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	462b      	mov	r3, r5
 8003f40:	eb49 0303 	adc.w	r3, r9, r3
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	f04f 0200 	mov.w	r2, #0
 8003f4a:	f04f 0300 	mov.w	r3, #0
 8003f4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f52:	4629      	mov	r1, r5
 8003f54:	024b      	lsls	r3, r1, #9
 8003f56:	4621      	mov	r1, r4
 8003f58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f5c:	4621      	mov	r1, r4
 8003f5e:	024a      	lsls	r2, r1, #9
 8003f60:	4610      	mov	r0, r2
 8003f62:	4619      	mov	r1, r3
 8003f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f66:	2200      	movs	r2, #0
 8003f68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f70:	f7fc feaa 	bl	8000cc8 <__aeabi_uldivmod>
 8003f74:	4602      	mov	r2, r0
 8003f76:	460b      	mov	r3, r1
 8003f78:	4613      	mov	r3, r2
 8003f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f7c:	e058      	b.n	8004030 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f7e:	4b38      	ldr	r3, [pc, #224]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	099b      	lsrs	r3, r3, #6
 8003f84:	2200      	movs	r2, #0
 8003f86:	4618      	mov	r0, r3
 8003f88:	4611      	mov	r1, r2
 8003f8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f8e:	623b      	str	r3, [r7, #32]
 8003f90:	2300      	movs	r3, #0
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f98:	4642      	mov	r2, r8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	f04f 0000 	mov.w	r0, #0
 8003fa0:	f04f 0100 	mov.w	r1, #0
 8003fa4:	0159      	lsls	r1, r3, #5
 8003fa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003faa:	0150      	lsls	r0, r2, #5
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4641      	mov	r1, r8
 8003fb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fb6:	4649      	mov	r1, r9
 8003fb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fbc:	f04f 0200 	mov.w	r2, #0
 8003fc0:	f04f 0300 	mov.w	r3, #0
 8003fc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fd0:	ebb2 040a 	subs.w	r4, r2, sl
 8003fd4:	eb63 050b 	sbc.w	r5, r3, fp
 8003fd8:	f04f 0200 	mov.w	r2, #0
 8003fdc:	f04f 0300 	mov.w	r3, #0
 8003fe0:	00eb      	lsls	r3, r5, #3
 8003fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fe6:	00e2      	lsls	r2, r4, #3
 8003fe8:	4614      	mov	r4, r2
 8003fea:	461d      	mov	r5, r3
 8003fec:	4643      	mov	r3, r8
 8003fee:	18e3      	adds	r3, r4, r3
 8003ff0:	603b      	str	r3, [r7, #0]
 8003ff2:	464b      	mov	r3, r9
 8003ff4:	eb45 0303 	adc.w	r3, r5, r3
 8003ff8:	607b      	str	r3, [r7, #4]
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	f04f 0300 	mov.w	r3, #0
 8004002:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004006:	4629      	mov	r1, r5
 8004008:	028b      	lsls	r3, r1, #10
 800400a:	4621      	mov	r1, r4
 800400c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004010:	4621      	mov	r1, r4
 8004012:	028a      	lsls	r2, r1, #10
 8004014:	4610      	mov	r0, r2
 8004016:	4619      	mov	r1, r3
 8004018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800401a:	2200      	movs	r2, #0
 800401c:	61bb      	str	r3, [r7, #24]
 800401e:	61fa      	str	r2, [r7, #28]
 8004020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004024:	f7fc fe50 	bl	8000cc8 <__aeabi_uldivmod>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4613      	mov	r3, r2
 800402e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004030:	4b0b      	ldr	r3, [pc, #44]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x200>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	0c1b      	lsrs	r3, r3, #16
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	3301      	adds	r3, #1
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004040:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004044:	fbb2 f3f3 	udiv	r3, r2, r3
 8004048:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800404a:	e002      	b.n	8004052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800404c:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x204>)
 800404e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004050:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004054:	4618      	mov	r0, r3
 8004056:	3750      	adds	r7, #80	@ 0x50
 8004058:	46bd      	mov	sp, r7
 800405a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800405e:	bf00      	nop
 8004060:	40023800 	.word	0x40023800
 8004064:	00f42400 	.word	0x00f42400
 8004068:	007a1200 	.word	0x007a1200

0800406c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004070:	4b03      	ldr	r3, [pc, #12]	@ (8004080 <HAL_RCC_GetHCLKFreq+0x14>)
 8004072:	681b      	ldr	r3, [r3, #0]
}
 8004074:	4618      	mov	r0, r3
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	20000000 	.word	0x20000000

08004084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004088:	f7ff fff0 	bl	800406c <HAL_RCC_GetHCLKFreq>
 800408c:	4602      	mov	r2, r0
 800408e:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	0a9b      	lsrs	r3, r3, #10
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	4903      	ldr	r1, [pc, #12]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800409a:	5ccb      	ldrb	r3, [r1, r3]
 800409c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40023800 	.word	0x40023800
 80040a8:	08009c34 	.word	0x08009c34

080040ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040b0:	f7ff ffdc 	bl	800406c <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b05      	ldr	r3, [pc, #20]	@ (80040cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	0b5b      	lsrs	r3, r3, #13
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4903      	ldr	r1, [pc, #12]	@ (80040d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40023800 	.word	0x40023800
 80040d0:	08009c34 	.word	0x08009c34

080040d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b088      	sub	sp, #32
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80040dc:	2300      	movs	r3, #0
 80040de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80040e4:	2300      	movs	r3, #0
 80040e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d012      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040fc:	4b69      	ldr	r3, [pc, #420]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	4a68      	ldr	r2, [pc, #416]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004102:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004106:	6093      	str	r3, [r2, #8]
 8004108:	4b66      	ldr	r3, [pc, #408]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004110:	4964      	ldr	r1, [pc, #400]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004112:	4313      	orrs	r3, r2
 8004114:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800411e:	2301      	movs	r3, #1
 8004120:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d017      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800412e:	4b5d      	ldr	r3, [pc, #372]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004134:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800413c:	4959      	ldr	r1, [pc, #356]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800413e:	4313      	orrs	r3, r2
 8004140:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004148:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800414c:	d101      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800414e:	2301      	movs	r3, #1
 8004150:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800415a:	2301      	movs	r3, #1
 800415c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d017      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800416a:	4b4e      	ldr	r3, [pc, #312]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800416c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004170:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	494a      	ldr	r1, [pc, #296]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800417a:	4313      	orrs	r3, r2
 800417c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004184:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004188:	d101      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800418a:	2301      	movs	r3, #1
 800418c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004196:	2301      	movs	r3, #1
 8004198:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80041a6:	2301      	movs	r3, #1
 80041a8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 808b 	beq.w	80042ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80041b8:	4b3a      	ldr	r3, [pc, #232]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	4a39      	ldr	r2, [pc, #228]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80041c4:	4b37      	ldr	r3, [pc, #220]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041d0:	4b35      	ldr	r3, [pc, #212]	@ (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a34      	ldr	r2, [pc, #208]	@ (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041dc:	f7fd fdf2 	bl	8001dc4 <HAL_GetTick>
 80041e0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e4:	f7fd fdee 	bl	8001dc4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b64      	cmp	r3, #100	@ 0x64
 80041f0:	d901      	bls.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e357      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041f6:	4b2c      	ldr	r3, [pc, #176]	@ (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0f0      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004202:	4b28      	ldr	r3, [pc, #160]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800420a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d035      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	429a      	cmp	r2, r3
 800421e:	d02e      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004220:	4b20      	ldr	r3, [pc, #128]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004228:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800422a:	4b1e      	ldr	r3, [pc, #120]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800422e:	4a1d      	ldr	r2, [pc, #116]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004234:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004236:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800423a:	4a1a      	ldr	r2, [pc, #104]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800423c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004240:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004242:	4a18      	ldr	r2, [pc, #96]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004248:	4b16      	ldr	r3, [pc, #88]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b01      	cmp	r3, #1
 8004252:	d114      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7fd fdb6 	bl	8001dc4 <HAL_GetTick>
 8004258:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425a:	e00a      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800425c:	f7fd fdb2 	bl	8001dc4 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800426a:	4293      	cmp	r3, r2
 800426c:	d901      	bls.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e319      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004272:	4b0c      	ldr	r3, [pc, #48]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0ee      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004286:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800428a:	d111      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800428c:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004298:	4b04      	ldr	r3, [pc, #16]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800429a:	400b      	ands	r3, r1
 800429c:	4901      	ldr	r1, [pc, #4]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
 80042a2:	e00b      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40007000 	.word	0x40007000
 80042ac:	0ffffcff 	.word	0x0ffffcff
 80042b0:	4baa      	ldr	r3, [pc, #680]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4aa9      	ldr	r2, [pc, #676]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042b6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80042ba:	6093      	str	r3, [r2, #8]
 80042bc:	4ba7      	ldr	r3, [pc, #668]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042c8:	49a4      	ldr	r1, [pc, #656]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d010      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042da:	4ba0      	ldr	r3, [pc, #640]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042e0:	4a9e      	ldr	r2, [pc, #632]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042ea:	4b9c      	ldr	r3, [pc, #624]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f4:	4999      	ldr	r1, [pc, #612]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004308:	4b94      	ldr	r3, [pc, #592]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800430a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004316:	4991      	ldr	r1, [pc, #580]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800432a:	4b8c      	ldr	r3, [pc, #560]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800432c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004330:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004338:	4988      	ldr	r1, [pc, #544]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800434c:	4b83      	ldr	r3, [pc, #524]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004352:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800435a:	4980      	ldr	r1, [pc, #512]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800436e:	4b7b      	ldr	r3, [pc, #492]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004374:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437c:	4977      	ldr	r1, [pc, #476]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004390:	4b72      	ldr	r3, [pc, #456]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004396:	f023 0203 	bic.w	r2, r3, #3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	496f      	ldr	r1, [pc, #444]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043b2:	4b6a      	ldr	r3, [pc, #424]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b8:	f023 020c 	bic.w	r2, r3, #12
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c0:	4966      	ldr	r1, [pc, #408]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043d4:	4b61      	ldr	r3, [pc, #388]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043da:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e2:	495e      	ldr	r1, [pc, #376]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043f6:	4b59      	ldr	r3, [pc, #356]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004404:	4955      	ldr	r1, [pc, #340]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004418:	4b50      	ldr	r3, [pc, #320]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004426:	494d      	ldr	r1, [pc, #308]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800443a:	4b48      	ldr	r3, [pc, #288]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800443c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004440:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004448:	4944      	ldr	r1, [pc, #272]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800445c:	4b3f      	ldr	r3, [pc, #252]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800445e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004462:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446a:	493c      	ldr	r1, [pc, #240]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800447e:	4b37      	ldr	r3, [pc, #220]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004484:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800448c:	4933      	ldr	r1, [pc, #204]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044a0:	4b2e      	ldr	r3, [pc, #184]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044ae:	492b      	ldr	r1, [pc, #172]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d011      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80044c2:	4b26      	ldr	r3, [pc, #152]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044d0:	4922      	ldr	r1, [pc, #136]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044e0:	d101      	bne.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80044e2:	2301      	movs	r3, #1
 80044e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80044f2:	2301      	movs	r3, #1
 80044f4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004502:	4b16      	ldr	r3, [pc, #88]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004508:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004510:	4912      	ldr	r1, [pc, #72]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004512:	4313      	orrs	r3, r2
 8004514:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004524:	4b0d      	ldr	r3, [pc, #52]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004534:	4909      	ldr	r1, [pc, #36]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d006      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 80d9 	beq.w	8004702 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004550:	4b02      	ldr	r3, [pc, #8]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a01      	ldr	r2, [pc, #4]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004556:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800455a:	e001      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800455c:	40023800 	.word	0x40023800
 8004560:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004562:	f7fd fc2f 	bl	8001dc4 <HAL_GetTick>
 8004566:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004568:	e008      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800456a:	f7fd fc2b 	bl	8001dc4 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b64      	cmp	r3, #100	@ 0x64
 8004576:	d901      	bls.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e194      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800457c:	4b6c      	ldr	r3, [pc, #432]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1f0      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b00      	cmp	r3, #0
 8004592:	d021      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004598:	2b00      	cmp	r3, #0
 800459a:	d11d      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800459c:	4b64      	ldr	r3, [pc, #400]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800459e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a2:	0c1b      	lsrs	r3, r3, #16
 80045a4:	f003 0303 	and.w	r3, r3, #3
 80045a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045aa:	4b61      	ldr	r3, [pc, #388]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045b0:	0e1b      	lsrs	r3, r3, #24
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	019a      	lsls	r2, r3, #6
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	041b      	lsls	r3, r3, #16
 80045c2:	431a      	orrs	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	061b      	lsls	r3, r3, #24
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	071b      	lsls	r3, r3, #28
 80045d0:	4957      	ldr	r1, [pc, #348]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d004      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ec:	d00a      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d02e      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004602:	d129      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004604:	4b4a      	ldr	r3, [pc, #296]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800460a:	0c1b      	lsrs	r3, r3, #16
 800460c:	f003 0303 	and.w	r3, r3, #3
 8004610:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004612:	4b47      	ldr	r3, [pc, #284]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004614:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004618:	0f1b      	lsrs	r3, r3, #28
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	019a      	lsls	r2, r3, #6
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	041b      	lsls	r3, r3, #16
 800462a:	431a      	orrs	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	061b      	lsls	r3, r3, #24
 8004632:	431a      	orrs	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	071b      	lsls	r3, r3, #28
 8004638:	493d      	ldr	r1, [pc, #244]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800463a:	4313      	orrs	r3, r2
 800463c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004640:	4b3b      	ldr	r3, [pc, #236]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004642:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004646:	f023 021f 	bic.w	r2, r3, #31
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464e:	3b01      	subs	r3, #1
 8004650:	4937      	ldr	r1, [pc, #220]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01d      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004664:	4b32      	ldr	r3, [pc, #200]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800466a:	0e1b      	lsrs	r3, r3, #24
 800466c:	f003 030f 	and.w	r3, r3, #15
 8004670:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004672:	4b2f      	ldr	r3, [pc, #188]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004678:	0f1b      	lsrs	r3, r3, #28
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	019a      	lsls	r2, r3, #6
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	041b      	lsls	r3, r3, #16
 800468c:	431a      	orrs	r2, r3
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	061b      	lsls	r3, r3, #24
 8004692:	431a      	orrs	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	071b      	lsls	r3, r3, #28
 8004698:	4925      	ldr	r1, [pc, #148]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800469a:	4313      	orrs	r3, r2
 800469c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d011      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	019a      	lsls	r2, r3, #6
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	041b      	lsls	r3, r3, #16
 80046b8:	431a      	orrs	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	061b      	lsls	r3, r3, #24
 80046c0:	431a      	orrs	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	071b      	lsls	r3, r3, #28
 80046c8:	4919      	ldr	r1, [pc, #100]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046d0:	4b17      	ldr	r3, [pc, #92]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a16      	ldr	r2, [pc, #88]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046dc:	f7fd fb72 	bl	8001dc4 <HAL_GetTick>
 80046e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046e4:	f7fd fb6e 	bl	8001dc4 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b64      	cmp	r3, #100	@ 0x64
 80046f0:	d901      	bls.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e0d7      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	2b01      	cmp	r3, #1
 8004706:	f040 80cd 	bne.w	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800470a:	4b09      	ldr	r3, [pc, #36]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a08      	ldr	r2, [pc, #32]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004710:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004714:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004716:	f7fd fb55 	bl	8001dc4 <HAL_GetTick>
 800471a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800471c:	e00a      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800471e:	f7fd fb51 	bl	8001dc4 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b64      	cmp	r3, #100	@ 0x64
 800472a:	d903      	bls.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e0ba      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004730:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004734:	4b5e      	ldr	r3, [pc, #376]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800473c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004740:	d0ed      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800475e:	2b00      	cmp	r3, #0
 8004760:	d02e      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004766:	2b00      	cmp	r3, #0
 8004768:	d12a      	bne.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800476a:	4b51      	ldr	r3, [pc, #324]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004770:	0c1b      	lsrs	r3, r3, #16
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004778:	4b4d      	ldr	r3, [pc, #308]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800477a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800477e:	0f1b      	lsrs	r3, r3, #28
 8004780:	f003 0307 	and.w	r3, r3, #7
 8004784:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	019a      	lsls	r2, r3, #6
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	041b      	lsls	r3, r3, #16
 8004790:	431a      	orrs	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	061b      	lsls	r3, r3, #24
 8004798:	431a      	orrs	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	071b      	lsls	r3, r3, #28
 800479e:	4944      	ldr	r1, [pc, #272]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047a6:	4b42      	ldr	r3, [pc, #264]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047ac:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b4:	3b01      	subs	r3, #1
 80047b6:	021b      	lsls	r3, r3, #8
 80047b8:	493d      	ldr	r1, [pc, #244]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d022      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047d4:	d11d      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047d6:	4b36      	ldr	r3, [pc, #216]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047dc:	0e1b      	lsrs	r3, r3, #24
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047e4:	4b32      	ldr	r3, [pc, #200]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ea:	0f1b      	lsrs	r3, r3, #28
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	019a      	lsls	r2, r3, #6
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	041b      	lsls	r3, r3, #16
 80047fe:	431a      	orrs	r2, r3
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	061b      	lsls	r3, r3, #24
 8004804:	431a      	orrs	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	071b      	lsls	r3, r3, #28
 800480a:	4929      	ldr	r1, [pc, #164]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800480c:	4313      	orrs	r3, r2
 800480e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	2b00      	cmp	r3, #0
 800481c:	d028      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800481e:	4b24      	ldr	r3, [pc, #144]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004824:	0e1b      	lsrs	r3, r3, #24
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800482c:	4b20      	ldr	r3, [pc, #128]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800482e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004832:	0c1b      	lsrs	r3, r3, #16
 8004834:	f003 0303 	and.w	r3, r3, #3
 8004838:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	019a      	lsls	r2, r3, #6
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	041b      	lsls	r3, r3, #16
 8004844:	431a      	orrs	r2, r3
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	061b      	lsls	r3, r3, #24
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	071b      	lsls	r3, r3, #28
 8004852:	4917      	ldr	r1, [pc, #92]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800485a:	4b15      	ldr	r3, [pc, #84]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800485c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004860:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004868:	4911      	ldr	r1, [pc, #68]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004870:	4b0f      	ldr	r3, [pc, #60]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a0e      	ldr	r2, [pc, #56]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800487c:	f7fd faa2 	bl	8001dc4 <HAL_GetTick>
 8004880:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004884:	f7fd fa9e 	bl	8001dc4 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b64      	cmp	r3, #100	@ 0x64
 8004890:	d901      	bls.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e007      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004896:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800489e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048a2:	d1ef      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3720      	adds	r7, #32
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40023800 	.word	0x40023800

080048b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e040      	b.n	8004948 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7fd f818 	bl	800190c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2224      	movs	r2, #36	@ 0x24
 80048e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f022 0201 	bic.w	r2, r2, #1
 80048f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 fbde 	bl	80050bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f977 	bl	8004bf4 <UART_SetConfig>
 8004906:	4603      	mov	r3, r0
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e01b      	b.n	8004948 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800491e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800492e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 fc5d 	bl	8005200 <UART_CheckIdleState>
 8004946:	4603      	mov	r3, r0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3708      	adds	r7, #8
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b08a      	sub	sp, #40	@ 0x28
 8004954:	af02      	add	r7, sp, #8
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	603b      	str	r3, [r7, #0]
 800495c:	4613      	mov	r3, r2
 800495e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004964:	2b20      	cmp	r3, #32
 8004966:	d177      	bne.n	8004a58 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_UART_Transmit+0x24>
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e070      	b.n	8004a5a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2221      	movs	r2, #33	@ 0x21
 8004984:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004986:	f7fd fa1d 	bl	8001dc4 <HAL_GetTick>
 800498a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	88fa      	ldrh	r2, [r7, #6]
 8004998:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a4:	d108      	bne.n	80049b8 <HAL_UART_Transmit+0x68>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d104      	bne.n	80049b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	61bb      	str	r3, [r7, #24]
 80049b6:	e003      	b.n	80049c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049bc:	2300      	movs	r3, #0
 80049be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049c0:	e02f      	b.n	8004a22 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	2200      	movs	r2, #0
 80049ca:	2180      	movs	r1, #128	@ 0x80
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 fc6e 	bl	80052ae <UART_WaitOnFlagUntilTimeout>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d004      	beq.n	80049e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2220      	movs	r2, #32
 80049dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e03b      	b.n	8004a5a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10b      	bne.n	8004a00 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	881b      	ldrh	r3, [r3, #0]
 80049ec:	461a      	mov	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	3302      	adds	r3, #2
 80049fc:	61bb      	str	r3, [r7, #24]
 80049fe:	e007      	b.n	8004a10 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	781a      	ldrb	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1c9      	bne.n	80049c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2200      	movs	r2, #0
 8004a36:	2140      	movs	r1, #64	@ 0x40
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 fc38 	bl	80052ae <UART_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d004      	beq.n	8004a4e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e005      	b.n	8004a5a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2220      	movs	r2, #32
 8004a52:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	e000      	b.n	8004a5a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004a58:	2302      	movs	r3, #2
  }
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3720      	adds	r7, #32
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b08a      	sub	sp, #40	@ 0x28
 8004a66:	af02      	add	r7, sp, #8
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	60b9      	str	r1, [r7, #8]
 8004a6c:	603b      	str	r3, [r7, #0]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	f040 80b5 	bne.w	8004be8 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d002      	beq.n	8004a8a <HAL_UART_Receive+0x28>
 8004a84:	88fb      	ldrh	r3, [r7, #6]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e0ad      	b.n	8004bea <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2222      	movs	r2, #34	@ 0x22
 8004a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aa4:	f7fd f98e 	bl	8001dc4 <HAL_GetTick>
 8004aa8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	88fa      	ldrh	r2, [r7, #6]
 8004aae:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	88fa      	ldrh	r2, [r7, #6]
 8004ab6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac2:	d10e      	bne.n	8004ae2 <HAL_UART_Receive+0x80>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d105      	bne.n	8004ad8 <HAL_UART_Receive+0x76>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004ad2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004ad6:	e02d      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	22ff      	movs	r2, #255	@ 0xff
 8004adc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004ae0:	e028      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10d      	bne.n	8004b06 <HAL_UART_Receive+0xa4>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d104      	bne.n	8004afc <HAL_UART_Receive+0x9a>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	22ff      	movs	r2, #255	@ 0xff
 8004af6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004afa:	e01b      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	227f      	movs	r2, #127	@ 0x7f
 8004b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b04:	e016      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b0e:	d10d      	bne.n	8004b2c <HAL_UART_Receive+0xca>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d104      	bne.n	8004b22 <HAL_UART_Receive+0xc0>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	227f      	movs	r2, #127	@ 0x7f
 8004b1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b20:	e008      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	223f      	movs	r2, #63	@ 0x3f
 8004b26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b2a:	e003      	b.n	8004b34 <HAL_UART_Receive+0xd2>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004b3a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b44:	d108      	bne.n	8004b58 <HAL_UART_Receive+0xf6>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d104      	bne.n	8004b58 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	61bb      	str	r3, [r7, #24]
 8004b56:	e003      	b.n	8004b60 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004b60:	e036      	b.n	8004bd0 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2120      	movs	r1, #32
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 fb9e 	bl	80052ae <UART_WaitOnFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e032      	b.n	8004bea <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10c      	bne.n	8004ba4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	8a7b      	ldrh	r3, [r7, #18]
 8004b94:	4013      	ands	r3, r2
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	3302      	adds	r3, #2
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	e00c      	b.n	8004bbe <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	8a7b      	ldrh	r3, [r7, #18]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1c2      	bne.n	8004b62 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	e000      	b.n	8004bea <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004be8:	2302      	movs	r3, #2
  }
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3720      	adds	r7, #32
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4ba6      	ldr	r3, [pc, #664]	@ (8004eb8 <UART_SetConfig+0x2c4>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	6979      	ldr	r1, [r7, #20]
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	430a      	orrs	r2, r1
 8004c64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a94      	ldr	r2, [pc, #592]	@ (8004ebc <UART_SetConfig+0x2c8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d120      	bne.n	8004cb2 <UART_SetConfig+0xbe>
 8004c70:	4b93      	ldr	r3, [pc, #588]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c76:	f003 0303 	and.w	r3, r3, #3
 8004c7a:	2b03      	cmp	r3, #3
 8004c7c:	d816      	bhi.n	8004cac <UART_SetConfig+0xb8>
 8004c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c84 <UART_SetConfig+0x90>)
 8004c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c84:	08004c95 	.word	0x08004c95
 8004c88:	08004ca1 	.word	0x08004ca1
 8004c8c:	08004c9b 	.word	0x08004c9b
 8004c90:	08004ca7 	.word	0x08004ca7
 8004c94:	2301      	movs	r3, #1
 8004c96:	77fb      	strb	r3, [r7, #31]
 8004c98:	e150      	b.n	8004f3c <UART_SetConfig+0x348>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	77fb      	strb	r3, [r7, #31]
 8004c9e:	e14d      	b.n	8004f3c <UART_SetConfig+0x348>
 8004ca0:	2304      	movs	r3, #4
 8004ca2:	77fb      	strb	r3, [r7, #31]
 8004ca4:	e14a      	b.n	8004f3c <UART_SetConfig+0x348>
 8004ca6:	2308      	movs	r3, #8
 8004ca8:	77fb      	strb	r3, [r7, #31]
 8004caa:	e147      	b.n	8004f3c <UART_SetConfig+0x348>
 8004cac:	2310      	movs	r3, #16
 8004cae:	77fb      	strb	r3, [r7, #31]
 8004cb0:	e144      	b.n	8004f3c <UART_SetConfig+0x348>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a83      	ldr	r2, [pc, #524]	@ (8004ec4 <UART_SetConfig+0x2d0>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d132      	bne.n	8004d22 <UART_SetConfig+0x12e>
 8004cbc:	4b80      	ldr	r3, [pc, #512]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc2:	f003 030c 	and.w	r3, r3, #12
 8004cc6:	2b0c      	cmp	r3, #12
 8004cc8:	d828      	bhi.n	8004d1c <UART_SetConfig+0x128>
 8004cca:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd0 <UART_SetConfig+0xdc>)
 8004ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd0:	08004d05 	.word	0x08004d05
 8004cd4:	08004d1d 	.word	0x08004d1d
 8004cd8:	08004d1d 	.word	0x08004d1d
 8004cdc:	08004d1d 	.word	0x08004d1d
 8004ce0:	08004d11 	.word	0x08004d11
 8004ce4:	08004d1d 	.word	0x08004d1d
 8004ce8:	08004d1d 	.word	0x08004d1d
 8004cec:	08004d1d 	.word	0x08004d1d
 8004cf0:	08004d0b 	.word	0x08004d0b
 8004cf4:	08004d1d 	.word	0x08004d1d
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d1d 	.word	0x08004d1d
 8004d00:	08004d17 	.word	0x08004d17
 8004d04:	2300      	movs	r3, #0
 8004d06:	77fb      	strb	r3, [r7, #31]
 8004d08:	e118      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	77fb      	strb	r3, [r7, #31]
 8004d0e:	e115      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d10:	2304      	movs	r3, #4
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	e112      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d16:	2308      	movs	r3, #8
 8004d18:	77fb      	strb	r3, [r7, #31]
 8004d1a:	e10f      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d1c:	2310      	movs	r3, #16
 8004d1e:	77fb      	strb	r3, [r7, #31]
 8004d20:	e10c      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a68      	ldr	r2, [pc, #416]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d120      	bne.n	8004d6e <UART_SetConfig+0x17a>
 8004d2c:	4b64      	ldr	r3, [pc, #400]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d32:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004d36:	2b30      	cmp	r3, #48	@ 0x30
 8004d38:	d013      	beq.n	8004d62 <UART_SetConfig+0x16e>
 8004d3a:	2b30      	cmp	r3, #48	@ 0x30
 8004d3c:	d814      	bhi.n	8004d68 <UART_SetConfig+0x174>
 8004d3e:	2b20      	cmp	r3, #32
 8004d40:	d009      	beq.n	8004d56 <UART_SetConfig+0x162>
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d810      	bhi.n	8004d68 <UART_SetConfig+0x174>
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <UART_SetConfig+0x15c>
 8004d4a:	2b10      	cmp	r3, #16
 8004d4c:	d006      	beq.n	8004d5c <UART_SetConfig+0x168>
 8004d4e:	e00b      	b.n	8004d68 <UART_SetConfig+0x174>
 8004d50:	2300      	movs	r3, #0
 8004d52:	77fb      	strb	r3, [r7, #31]
 8004d54:	e0f2      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d56:	2302      	movs	r3, #2
 8004d58:	77fb      	strb	r3, [r7, #31]
 8004d5a:	e0ef      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d5c:	2304      	movs	r3, #4
 8004d5e:	77fb      	strb	r3, [r7, #31]
 8004d60:	e0ec      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d62:	2308      	movs	r3, #8
 8004d64:	77fb      	strb	r3, [r7, #31]
 8004d66:	e0e9      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d68:	2310      	movs	r3, #16
 8004d6a:	77fb      	strb	r3, [r7, #31]
 8004d6c:	e0e6      	b.n	8004f3c <UART_SetConfig+0x348>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a56      	ldr	r2, [pc, #344]	@ (8004ecc <UART_SetConfig+0x2d8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d120      	bne.n	8004dba <UART_SetConfig+0x1c6>
 8004d78:	4b51      	ldr	r3, [pc, #324]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004d82:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d84:	d013      	beq.n	8004dae <UART_SetConfig+0x1ba>
 8004d86:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d88:	d814      	bhi.n	8004db4 <UART_SetConfig+0x1c0>
 8004d8a:	2b80      	cmp	r3, #128	@ 0x80
 8004d8c:	d009      	beq.n	8004da2 <UART_SetConfig+0x1ae>
 8004d8e:	2b80      	cmp	r3, #128	@ 0x80
 8004d90:	d810      	bhi.n	8004db4 <UART_SetConfig+0x1c0>
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d002      	beq.n	8004d9c <UART_SetConfig+0x1a8>
 8004d96:	2b40      	cmp	r3, #64	@ 0x40
 8004d98:	d006      	beq.n	8004da8 <UART_SetConfig+0x1b4>
 8004d9a:	e00b      	b.n	8004db4 <UART_SetConfig+0x1c0>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	77fb      	strb	r3, [r7, #31]
 8004da0:	e0cc      	b.n	8004f3c <UART_SetConfig+0x348>
 8004da2:	2302      	movs	r3, #2
 8004da4:	77fb      	strb	r3, [r7, #31]
 8004da6:	e0c9      	b.n	8004f3c <UART_SetConfig+0x348>
 8004da8:	2304      	movs	r3, #4
 8004daa:	77fb      	strb	r3, [r7, #31]
 8004dac:	e0c6      	b.n	8004f3c <UART_SetConfig+0x348>
 8004dae:	2308      	movs	r3, #8
 8004db0:	77fb      	strb	r3, [r7, #31]
 8004db2:	e0c3      	b.n	8004f3c <UART_SetConfig+0x348>
 8004db4:	2310      	movs	r3, #16
 8004db6:	77fb      	strb	r3, [r7, #31]
 8004db8:	e0c0      	b.n	8004f3c <UART_SetConfig+0x348>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a44      	ldr	r2, [pc, #272]	@ (8004ed0 <UART_SetConfig+0x2dc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d125      	bne.n	8004e10 <UART_SetConfig+0x21c>
 8004dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dd2:	d017      	beq.n	8004e04 <UART_SetConfig+0x210>
 8004dd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dd8:	d817      	bhi.n	8004e0a <UART_SetConfig+0x216>
 8004dda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dde:	d00b      	beq.n	8004df8 <UART_SetConfig+0x204>
 8004de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004de4:	d811      	bhi.n	8004e0a <UART_SetConfig+0x216>
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <UART_SetConfig+0x1fe>
 8004dea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dee:	d006      	beq.n	8004dfe <UART_SetConfig+0x20a>
 8004df0:	e00b      	b.n	8004e0a <UART_SetConfig+0x216>
 8004df2:	2300      	movs	r3, #0
 8004df4:	77fb      	strb	r3, [r7, #31]
 8004df6:	e0a1      	b.n	8004f3c <UART_SetConfig+0x348>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	77fb      	strb	r3, [r7, #31]
 8004dfc:	e09e      	b.n	8004f3c <UART_SetConfig+0x348>
 8004dfe:	2304      	movs	r3, #4
 8004e00:	77fb      	strb	r3, [r7, #31]
 8004e02:	e09b      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e04:	2308      	movs	r3, #8
 8004e06:	77fb      	strb	r3, [r7, #31]
 8004e08:	e098      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e0a:	2310      	movs	r3, #16
 8004e0c:	77fb      	strb	r3, [r7, #31]
 8004e0e:	e095      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a2f      	ldr	r2, [pc, #188]	@ (8004ed4 <UART_SetConfig+0x2e0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d125      	bne.n	8004e66 <UART_SetConfig+0x272>
 8004e1a:	4b29      	ldr	r3, [pc, #164]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004e24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e28:	d017      	beq.n	8004e5a <UART_SetConfig+0x266>
 8004e2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e2e:	d817      	bhi.n	8004e60 <UART_SetConfig+0x26c>
 8004e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e34:	d00b      	beq.n	8004e4e <UART_SetConfig+0x25a>
 8004e36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e3a:	d811      	bhi.n	8004e60 <UART_SetConfig+0x26c>
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d003      	beq.n	8004e48 <UART_SetConfig+0x254>
 8004e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e44:	d006      	beq.n	8004e54 <UART_SetConfig+0x260>
 8004e46:	e00b      	b.n	8004e60 <UART_SetConfig+0x26c>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	77fb      	strb	r3, [r7, #31]
 8004e4c:	e076      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	77fb      	strb	r3, [r7, #31]
 8004e52:	e073      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e54:	2304      	movs	r3, #4
 8004e56:	77fb      	strb	r3, [r7, #31]
 8004e58:	e070      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e5a:	2308      	movs	r3, #8
 8004e5c:	77fb      	strb	r3, [r7, #31]
 8004e5e:	e06d      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e60:	2310      	movs	r3, #16
 8004e62:	77fb      	strb	r3, [r7, #31]
 8004e64:	e06a      	b.n	8004f3c <UART_SetConfig+0x348>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed8 <UART_SetConfig+0x2e4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d138      	bne.n	8004ee2 <UART_SetConfig+0x2ee>
 8004e70:	4b13      	ldr	r3, [pc, #76]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e76:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004e7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e7e:	d017      	beq.n	8004eb0 <UART_SetConfig+0x2bc>
 8004e80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e84:	d82a      	bhi.n	8004edc <UART_SetConfig+0x2e8>
 8004e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e8a:	d00b      	beq.n	8004ea4 <UART_SetConfig+0x2b0>
 8004e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e90:	d824      	bhi.n	8004edc <UART_SetConfig+0x2e8>
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <UART_SetConfig+0x2aa>
 8004e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e9a:	d006      	beq.n	8004eaa <UART_SetConfig+0x2b6>
 8004e9c:	e01e      	b.n	8004edc <UART_SetConfig+0x2e8>
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	77fb      	strb	r3, [r7, #31]
 8004ea2:	e04b      	b.n	8004f3c <UART_SetConfig+0x348>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	77fb      	strb	r3, [r7, #31]
 8004ea8:	e048      	b.n	8004f3c <UART_SetConfig+0x348>
 8004eaa:	2304      	movs	r3, #4
 8004eac:	77fb      	strb	r3, [r7, #31]
 8004eae:	e045      	b.n	8004f3c <UART_SetConfig+0x348>
 8004eb0:	2308      	movs	r3, #8
 8004eb2:	77fb      	strb	r3, [r7, #31]
 8004eb4:	e042      	b.n	8004f3c <UART_SetConfig+0x348>
 8004eb6:	bf00      	nop
 8004eb8:	efff69f3 	.word	0xefff69f3
 8004ebc:	40011000 	.word	0x40011000
 8004ec0:	40023800 	.word	0x40023800
 8004ec4:	40004400 	.word	0x40004400
 8004ec8:	40004800 	.word	0x40004800
 8004ecc:	40004c00 	.word	0x40004c00
 8004ed0:	40005000 	.word	0x40005000
 8004ed4:	40011400 	.word	0x40011400
 8004ed8:	40007800 	.word	0x40007800
 8004edc:	2310      	movs	r3, #16
 8004ede:	77fb      	strb	r3, [r7, #31]
 8004ee0:	e02c      	b.n	8004f3c <UART_SetConfig+0x348>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a72      	ldr	r2, [pc, #456]	@ (80050b0 <UART_SetConfig+0x4bc>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d125      	bne.n	8004f38 <UART_SetConfig+0x344>
 8004eec:	4b71      	ldr	r3, [pc, #452]	@ (80050b4 <UART_SetConfig+0x4c0>)
 8004eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004ef6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004efa:	d017      	beq.n	8004f2c <UART_SetConfig+0x338>
 8004efc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f00:	d817      	bhi.n	8004f32 <UART_SetConfig+0x33e>
 8004f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f06:	d00b      	beq.n	8004f20 <UART_SetConfig+0x32c>
 8004f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f0c:	d811      	bhi.n	8004f32 <UART_SetConfig+0x33e>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <UART_SetConfig+0x326>
 8004f12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f16:	d006      	beq.n	8004f26 <UART_SetConfig+0x332>
 8004f18:	e00b      	b.n	8004f32 <UART_SetConfig+0x33e>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	77fb      	strb	r3, [r7, #31]
 8004f1e:	e00d      	b.n	8004f3c <UART_SetConfig+0x348>
 8004f20:	2302      	movs	r3, #2
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e00a      	b.n	8004f3c <UART_SetConfig+0x348>
 8004f26:	2304      	movs	r3, #4
 8004f28:	77fb      	strb	r3, [r7, #31]
 8004f2a:	e007      	b.n	8004f3c <UART_SetConfig+0x348>
 8004f2c:	2308      	movs	r3, #8
 8004f2e:	77fb      	strb	r3, [r7, #31]
 8004f30:	e004      	b.n	8004f3c <UART_SetConfig+0x348>
 8004f32:	2310      	movs	r3, #16
 8004f34:	77fb      	strb	r3, [r7, #31]
 8004f36:	e001      	b.n	8004f3c <UART_SetConfig+0x348>
 8004f38:	2310      	movs	r3, #16
 8004f3a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69db      	ldr	r3, [r3, #28]
 8004f40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f44:	d15b      	bne.n	8004ffe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004f46:	7ffb      	ldrb	r3, [r7, #31]
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d828      	bhi.n	8004f9e <UART_SetConfig+0x3aa>
 8004f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f54 <UART_SetConfig+0x360>)
 8004f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f52:	bf00      	nop
 8004f54:	08004f79 	.word	0x08004f79
 8004f58:	08004f81 	.word	0x08004f81
 8004f5c:	08004f89 	.word	0x08004f89
 8004f60:	08004f9f 	.word	0x08004f9f
 8004f64:	08004f8f 	.word	0x08004f8f
 8004f68:	08004f9f 	.word	0x08004f9f
 8004f6c:	08004f9f 	.word	0x08004f9f
 8004f70:	08004f9f 	.word	0x08004f9f
 8004f74:	08004f97 	.word	0x08004f97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f78:	f7ff f884 	bl	8004084 <HAL_RCC_GetPCLK1Freq>
 8004f7c:	61b8      	str	r0, [r7, #24]
        break;
 8004f7e:	e013      	b.n	8004fa8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f80:	f7ff f894 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 8004f84:	61b8      	str	r0, [r7, #24]
        break;
 8004f86:	e00f      	b.n	8004fa8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f88:	4b4b      	ldr	r3, [pc, #300]	@ (80050b8 <UART_SetConfig+0x4c4>)
 8004f8a:	61bb      	str	r3, [r7, #24]
        break;
 8004f8c:	e00c      	b.n	8004fa8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f8e:	f7fe ff67 	bl	8003e60 <HAL_RCC_GetSysClockFreq>
 8004f92:	61b8      	str	r0, [r7, #24]
        break;
 8004f94:	e008      	b.n	8004fa8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f9a:	61bb      	str	r3, [r7, #24]
        break;
 8004f9c:	e004      	b.n	8004fa8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	77bb      	strb	r3, [r7, #30]
        break;
 8004fa6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d074      	beq.n	8005098 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	005a      	lsls	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	085b      	lsrs	r3, r3, #1
 8004fb8:	441a      	add	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	2b0f      	cmp	r3, #15
 8004fc8:	d916      	bls.n	8004ff8 <UART_SetConfig+0x404>
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fd0:	d212      	bcs.n	8004ff8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	f023 030f 	bic.w	r3, r3, #15
 8004fda:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	085b      	lsrs	r3, r3, #1
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	f003 0307 	and.w	r3, r3, #7
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	89fb      	ldrh	r3, [r7, #14]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	89fa      	ldrh	r2, [r7, #14]
 8004ff4:	60da      	str	r2, [r3, #12]
 8004ff6:	e04f      	b.n	8005098 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	77bb      	strb	r3, [r7, #30]
 8004ffc:	e04c      	b.n	8005098 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ffe:	7ffb      	ldrb	r3, [r7, #31]
 8005000:	2b08      	cmp	r3, #8
 8005002:	d828      	bhi.n	8005056 <UART_SetConfig+0x462>
 8005004:	a201      	add	r2, pc, #4	@ (adr r2, 800500c <UART_SetConfig+0x418>)
 8005006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500a:	bf00      	nop
 800500c:	08005031 	.word	0x08005031
 8005010:	08005039 	.word	0x08005039
 8005014:	08005041 	.word	0x08005041
 8005018:	08005057 	.word	0x08005057
 800501c:	08005047 	.word	0x08005047
 8005020:	08005057 	.word	0x08005057
 8005024:	08005057 	.word	0x08005057
 8005028:	08005057 	.word	0x08005057
 800502c:	0800504f 	.word	0x0800504f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005030:	f7ff f828 	bl	8004084 <HAL_RCC_GetPCLK1Freq>
 8005034:	61b8      	str	r0, [r7, #24]
        break;
 8005036:	e013      	b.n	8005060 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005038:	f7ff f838 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 800503c:	61b8      	str	r0, [r7, #24]
        break;
 800503e:	e00f      	b.n	8005060 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005040:	4b1d      	ldr	r3, [pc, #116]	@ (80050b8 <UART_SetConfig+0x4c4>)
 8005042:	61bb      	str	r3, [r7, #24]
        break;
 8005044:	e00c      	b.n	8005060 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005046:	f7fe ff0b 	bl	8003e60 <HAL_RCC_GetSysClockFreq>
 800504a:	61b8      	str	r0, [r7, #24]
        break;
 800504c:	e008      	b.n	8005060 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800504e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005052:	61bb      	str	r3, [r7, #24]
        break;
 8005054:	e004      	b.n	8005060 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	77bb      	strb	r3, [r7, #30]
        break;
 800505e:	bf00      	nop
    }

    if (pclk != 0U)
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d018      	beq.n	8005098 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	085a      	lsrs	r2, r3, #1
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	441a      	add	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	fbb2 f3f3 	udiv	r3, r2, r3
 8005078:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b0f      	cmp	r3, #15
 800507e:	d909      	bls.n	8005094 <UART_SetConfig+0x4a0>
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005086:	d205      	bcs.n	8005094 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	b29a      	uxth	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	60da      	str	r2, [r3, #12]
 8005092:	e001      	b.n	8005098 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80050a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3720      	adds	r7, #32
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40007c00 	.word	0x40007c00
 80050b4:	40023800 	.word	0x40023800
 80050b8:	00f42400 	.word	0x00f42400

080050bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00a      	beq.n	80050e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512e:	f003 0304 	and.w	r3, r3, #4
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	f003 0310 	and.w	r3, r3, #16
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00a      	beq.n	800516e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	f003 0320 	and.w	r3, r3, #32
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00a      	beq.n	8005190 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01a      	beq.n	80051d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ba:	d10a      	bne.n	80051d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	605a      	str	r2, [r3, #4]
  }
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08c      	sub	sp, #48	@ 0x30
 8005204:	af02      	add	r7, sp, #8
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005210:	f7fc fdd8 	bl	8001dc4 <HAL_GetTick>
 8005214:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b08      	cmp	r3, #8
 8005222:	d12e      	bne.n	8005282 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005224:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	2200      	movs	r2, #0
 800522e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f83b 	bl	80052ae <UART_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d021      	beq.n	8005282 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	e853 3f00 	ldrex	r3, [r3]
 800524a:	60fb      	str	r3, [r7, #12]
   return(result);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005252:	623b      	str	r3, [r7, #32]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	461a      	mov	r2, r3
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	61fb      	str	r3, [r7, #28]
 800525e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005260:	69b9      	ldr	r1, [r7, #24]
 8005262:	69fa      	ldr	r2, [r7, #28]
 8005264:	e841 2300 	strex	r3, r2, [r1]
 8005268:	617b      	str	r3, [r7, #20]
   return(result);
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1e6      	bne.n	800523e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e011      	b.n	80052a6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2220      	movs	r2, #32
 8005286:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3728      	adds	r7, #40	@ 0x28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b084      	sub	sp, #16
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	603b      	str	r3, [r7, #0]
 80052ba:	4613      	mov	r3, r2
 80052bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052be:	e04f      	b.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c6:	d04b      	beq.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c8:	f7fc fd7c 	bl	8001dc4 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d302      	bcc.n	80052de <UART_WaitOnFlagUntilTimeout+0x30>
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e04e      	b.n	8005380 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d037      	beq.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b80      	cmp	r3, #128	@ 0x80
 80052f4:	d034      	beq.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b40      	cmp	r3, #64	@ 0x40
 80052fa:	d031      	beq.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b08      	cmp	r3, #8
 8005308:	d110      	bne.n	800532c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2208      	movs	r2, #8
 8005310:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 f838 	bl	8005388 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2208      	movs	r2, #8
 800531c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e029      	b.n	8005380 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005336:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800533a:	d111      	bne.n	8005360 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005344:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f81e 	bl	8005388 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2220      	movs	r2, #32
 8005350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e00f      	b.n	8005380 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	69da      	ldr	r2, [r3, #28]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	4013      	ands	r3, r2
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	429a      	cmp	r2, r3
 800536e:	bf0c      	ite	eq
 8005370:	2301      	moveq	r3, #1
 8005372:	2300      	movne	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	461a      	mov	r2, r3
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	429a      	cmp	r2, r3
 800537c:	d0a0      	beq.n	80052c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3710      	adds	r7, #16
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b095      	sub	sp, #84	@ 0x54
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005398:	e853 3f00 	ldrex	r3, [r3]
 800539c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800539e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	461a      	mov	r2, r3
 80053ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80053b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053b6:	e841 2300 	strex	r3, r2, [r1]
 80053ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1e6      	bne.n	8005390 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3308      	adds	r3, #8
 80053c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	e853 3f00 	ldrex	r3, [r3]
 80053d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	f023 0301 	bic.w	r3, r3, #1
 80053d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3308      	adds	r3, #8
 80053e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ea:	e841 2300 	strex	r3, r2, [r1]
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1e5      	bne.n	80053c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d118      	bne.n	8005430 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	60bb      	str	r3, [r7, #8]
   return(result);
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f023 0310 	bic.w	r3, r3, #16
 8005412:	647b      	str	r3, [r7, #68]	@ 0x44
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	461a      	mov	r2, r3
 800541a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800541c:	61bb      	str	r3, [r7, #24]
 800541e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005420:	6979      	ldr	r1, [r7, #20]
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	e841 2300 	strex	r3, r2, [r1]
 8005428:	613b      	str	r3, [r7, #16]
   return(result);
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e6      	bne.n	80053fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2220      	movs	r2, #32
 8005434:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005444:	bf00      	nop
 8005446:	3754      	adds	r7, #84	@ 0x54
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005450:	b084      	sub	sp, #16
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
 800545a:	f107 001c 	add.w	r0, r7, #28
 800545e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005462:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005466:	2b01      	cmp	r3, #1
 8005468:	d121      	bne.n	80054ae <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	4b21      	ldr	r3, [pc, #132]	@ (8005500 <USB_CoreInit+0xb0>)
 800547c:	4013      	ands	r3, r2
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800548e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005492:	2b01      	cmp	r3, #1
 8005494:	d105      	bne.n	80054a2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fa92 	bl	80059cc <USB_CoreReset>
 80054a8:	4603      	mov	r3, r0
 80054aa:	73fb      	strb	r3, [r7, #15]
 80054ac:	e010      	b.n	80054d0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fa86 	bl	80059cc <USB_CoreReset>
 80054c0:	4603      	mov	r3, r0
 80054c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80054d0:	7fbb      	ldrb	r3, [r7, #30]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d10b      	bne.n	80054ee <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f043 0206 	orr.w	r2, r3, #6
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f043 0220 	orr.w	r2, r3, #32
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80054ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054fa:	b004      	add	sp, #16
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	ffbdffbf 	.word	0xffbdffbf

08005504 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f023 0201 	bic.w	r2, r3, #1
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
 800552e:	460b      	mov	r3, r1
 8005530:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005542:	78fb      	ldrb	r3, [r7, #3]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d115      	bne.n	8005574 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005554:	200a      	movs	r0, #10
 8005556:	f7fc fc41 	bl	8001ddc <HAL_Delay>
      ms += 10U;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	330a      	adds	r3, #10
 800555e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 fa25 	bl	80059b0 <USB_GetMode>
 8005566:	4603      	mov	r3, r0
 8005568:	2b01      	cmp	r3, #1
 800556a:	d01e      	beq.n	80055aa <USB_SetCurrentMode+0x84>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005570:	d9f0      	bls.n	8005554 <USB_SetCurrentMode+0x2e>
 8005572:	e01a      	b.n	80055aa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d115      	bne.n	80055a6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005586:	200a      	movs	r0, #10
 8005588:	f7fc fc28 	bl	8001ddc <HAL_Delay>
      ms += 10U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	330a      	adds	r3, #10
 8005590:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fa0c 	bl	80059b0 <USB_GetMode>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <USB_SetCurrentMode+0x84>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2bc7      	cmp	r3, #199	@ 0xc7
 80055a2:	d9f0      	bls.n	8005586 <USB_SetCurrentMode+0x60>
 80055a4:	e001      	b.n	80055aa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e005      	b.n	80055b6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2bc8      	cmp	r3, #200	@ 0xc8
 80055ae:	d101      	bne.n	80055b4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e000      	b.n	80055b6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
	...

080055c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055c0:	b084      	sub	sp, #16
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b086      	sub	sp, #24
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
 80055ca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80055ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80055da:	2300      	movs	r3, #0
 80055dc:	613b      	str	r3, [r7, #16]
 80055de:	e009      	b.n	80055f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	3340      	adds	r3, #64	@ 0x40
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	4413      	add	r3, r2
 80055ea:	2200      	movs	r2, #0
 80055ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	3301      	adds	r3, #1
 80055f2:	613b      	str	r3, [r7, #16]
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	2b0e      	cmp	r3, #14
 80055f8:	d9f2      	bls.n	80055e0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80055fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d11c      	bne.n	800563c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005610:	f043 0302 	orr.w	r3, r3, #2
 8005614:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	601a      	str	r2, [r3, #0]
 800563a:	e005      	b.n	8005648 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005640:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800564e:	461a      	mov	r2, r3
 8005650:	2300      	movs	r3, #0
 8005652:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005654:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005658:	2b01      	cmp	r3, #1
 800565a:	d10d      	bne.n	8005678 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800565c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005660:	2b00      	cmp	r3, #0
 8005662:	d104      	bne.n	800566e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005664:	2100      	movs	r1, #0
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f968 	bl	800593c <USB_SetDevSpeed>
 800566c:	e008      	b.n	8005680 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800566e:	2101      	movs	r1, #1
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 f963 	bl	800593c <USB_SetDevSpeed>
 8005676:	e003      	b.n	8005680 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005678:	2103      	movs	r1, #3
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f95e 	bl	800593c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005680:	2110      	movs	r1, #16
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f8fa 	bl	800587c <USB_FlushTxFifo>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f924 	bl	80058e0 <USB_FlushRxFifo>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a8:	461a      	mov	r2, r3
 80056aa:	2300      	movs	r3, #0
 80056ac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b4:	461a      	mov	r2, r3
 80056b6:	2300      	movs	r3, #0
 80056b8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c0:	461a      	mov	r2, r3
 80056c2:	2300      	movs	r3, #0
 80056c4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056c6:	2300      	movs	r3, #0
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	e043      	b.n	8005754 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056e2:	d118      	bne.n	8005716 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	015a      	lsls	r2, r3, #5
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	4413      	add	r3, r2
 80056f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f6:	461a      	mov	r2, r3
 80056f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	e013      	b.n	8005728 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800570c:	461a      	mov	r2, r3
 800570e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	e008      	b.n	8005728 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005722:	461a      	mov	r2, r3
 8005724:	2300      	movs	r3, #0
 8005726:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005734:	461a      	mov	r2, r3
 8005736:	2300      	movs	r3, #0
 8005738:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	015a      	lsls	r2, r3, #5
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	4413      	add	r3, r2
 8005742:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005746:	461a      	mov	r2, r3
 8005748:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800574c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	3301      	adds	r3, #1
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005758:	461a      	mov	r2, r3
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	4293      	cmp	r3, r2
 800575e:	d3b5      	bcc.n	80056cc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005760:	2300      	movs	r3, #0
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	e043      	b.n	80057ee <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	015a      	lsls	r2, r3, #5
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	4413      	add	r3, r2
 800576e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005778:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800577c:	d118      	bne.n	80057b0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10a      	bne.n	800579a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	015a      	lsls	r2, r3, #5
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4413      	add	r3, r2
 800578c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005790:	461a      	mov	r2, r3
 8005792:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	e013      	b.n	80057c2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	015a      	lsls	r2, r3, #5
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4413      	add	r3, r2
 80057a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a6:	461a      	mov	r2, r3
 80057a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057ac:	6013      	str	r3, [r2, #0]
 80057ae:	e008      	b.n	80057c2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057bc:	461a      	mov	r2, r3
 80057be:	2300      	movs	r3, #0
 80057c0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ce:	461a      	mov	r2, r3
 80057d0:	2300      	movs	r3, #0
 80057d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e0:	461a      	mov	r2, r3
 80057e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80057e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	3301      	adds	r3, #1
 80057ec:	613b      	str	r3, [r7, #16]
 80057ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80057f2:	461a      	mov	r2, r3
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d3b5      	bcc.n	8005766 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800580c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800581a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800581c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005820:	2b00      	cmp	r3, #0
 8005822:	d105      	bne.n	8005830 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f043 0210 	orr.w	r2, r3, #16
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	699a      	ldr	r2, [r3, #24]
 8005834:	4b0f      	ldr	r3, [pc, #60]	@ (8005874 <USB_DevInit+0x2b4>)
 8005836:	4313      	orrs	r3, r2
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800583c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	f043 0208 	orr.w	r2, r3, #8
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005850:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005854:	2b01      	cmp	r3, #1
 8005856:	d105      	bne.n	8005864 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699a      	ldr	r2, [r3, #24]
 800585c:	4b06      	ldr	r3, [pc, #24]	@ (8005878 <USB_DevInit+0x2b8>)
 800585e:	4313      	orrs	r3, r2
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005864:	7dfb      	ldrb	r3, [r7, #23]
}
 8005866:	4618      	mov	r0, r3
 8005868:	3718      	adds	r7, #24
 800586a:	46bd      	mov	sp, r7
 800586c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005870:	b004      	add	sp, #16
 8005872:	4770      	bx	lr
 8005874:	803c3800 	.word	0x803c3800
 8005878:	40000004 	.word	0x40000004

0800587c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005886:	2300      	movs	r3, #0
 8005888:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	3301      	adds	r3, #1
 800588e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005896:	d901      	bls.n	800589c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e01b      	b.n	80058d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	daf2      	bge.n	800588a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	019b      	lsls	r3, r3, #6
 80058ac:	f043 0220 	orr.w	r2, r3, #32
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	3301      	adds	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058c0:	d901      	bls.n	80058c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e006      	b.n	80058d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f003 0320 	and.w	r3, r3, #32
 80058ce:	2b20      	cmp	r3, #32
 80058d0:	d0f0      	beq.n	80058b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3714      	adds	r7, #20
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058e8:	2300      	movs	r3, #0
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	3301      	adds	r3, #1
 80058f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058f8:	d901      	bls.n	80058fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e018      	b.n	8005930 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	2b00      	cmp	r3, #0
 8005904:	daf2      	bge.n	80058ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005906:	2300      	movs	r3, #0
 8005908:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2210      	movs	r2, #16
 800590e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	3301      	adds	r3, #1
 8005914:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800591c:	d901      	bls.n	8005922 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e006      	b.n	8005930 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0310 	and.w	r3, r3, #16
 800592a:	2b10      	cmp	r3, #16
 800592c:	d0f0      	beq.n	8005910 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	460b      	mov	r3, r1
 8005946:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	78fb      	ldrb	r3, [r7, #3]
 8005956:	68f9      	ldr	r1, [r7, #12]
 8005958:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800595c:	4313      	orrs	r3, r2
 800595e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800596e:	b480      	push	{r7}
 8005970:	b085      	sub	sp, #20
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005988:	f023 0303 	bic.w	r3, r3, #3
 800598c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800599c:	f043 0302 	orr.w	r3, r3, #2
 80059a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3714      	adds	r7, #20
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	f003 0301 	and.w	r3, r3, #1
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	3301      	adds	r3, #1
 80059dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059e4:	d901      	bls.n	80059ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e022      	b.n	8005a30 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	daf2      	bge.n	80059d8 <USB_CoreReset+0xc>

  count = 10U;
 80059f2:	230a      	movs	r3, #10
 80059f4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80059f6:	e002      	b.n	80059fe <USB_CoreReset+0x32>
  {
    count--;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	3b01      	subs	r3, #1
 80059fc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1f9      	bne.n	80059f8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	f043 0201 	orr.w	r2, r3, #1
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	3301      	adds	r3, #1
 8005a14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a1c:	d901      	bls.n	8005a22 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e006      	b.n	8005a30 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d0f0      	beq.n	8005a10 <USB_CoreReset+0x44>

  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <atof>:
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	f000 be03 	b.w	8006648 <strtod>

08005a42 <sulp>:
 8005a42:	b570      	push	{r4, r5, r6, lr}
 8005a44:	4604      	mov	r4, r0
 8005a46:	460d      	mov	r5, r1
 8005a48:	ec45 4b10 	vmov	d0, r4, r5
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	f003 fa3b 	bl	8008ec8 <__ulp>
 8005a52:	ec51 0b10 	vmov	r0, r1, d0
 8005a56:	b17e      	cbz	r6, 8005a78 <sulp+0x36>
 8005a58:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005a5c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	dd09      	ble.n	8005a78 <sulp+0x36>
 8005a64:	051b      	lsls	r3, r3, #20
 8005a66:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005a6a:	2400      	movs	r4, #0
 8005a6c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005a70:	4622      	mov	r2, r4
 8005a72:	462b      	mov	r3, r5
 8005a74:	f7fa fde0 	bl	8000638 <__aeabi_dmul>
 8005a78:	ec41 0b10 	vmov	d0, r0, r1
 8005a7c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005a80 <_strtod_l>:
 8005a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a84:	b09f      	sub	sp, #124	@ 0x7c
 8005a86:	460c      	mov	r4, r1
 8005a88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005a8e:	9005      	str	r0, [sp, #20]
 8005a90:	f04f 0a00 	mov.w	sl, #0
 8005a94:	f04f 0b00 	mov.w	fp, #0
 8005a98:	460a      	mov	r2, r1
 8005a9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a9c:	7811      	ldrb	r1, [r2, #0]
 8005a9e:	292b      	cmp	r1, #43	@ 0x2b
 8005aa0:	d04a      	beq.n	8005b38 <_strtod_l+0xb8>
 8005aa2:	d838      	bhi.n	8005b16 <_strtod_l+0x96>
 8005aa4:	290d      	cmp	r1, #13
 8005aa6:	d832      	bhi.n	8005b0e <_strtod_l+0x8e>
 8005aa8:	2908      	cmp	r1, #8
 8005aaa:	d832      	bhi.n	8005b12 <_strtod_l+0x92>
 8005aac:	2900      	cmp	r1, #0
 8005aae:	d03b      	beq.n	8005b28 <_strtod_l+0xa8>
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005ab4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005ab6:	782a      	ldrb	r2, [r5, #0]
 8005ab8:	2a30      	cmp	r2, #48	@ 0x30
 8005aba:	f040 80b3 	bne.w	8005c24 <_strtod_l+0x1a4>
 8005abe:	786a      	ldrb	r2, [r5, #1]
 8005ac0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005ac4:	2a58      	cmp	r2, #88	@ 0x58
 8005ac6:	d16e      	bne.n	8005ba6 <_strtod_l+0x126>
 8005ac8:	9302      	str	r3, [sp, #8]
 8005aca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005acc:	9301      	str	r3, [sp, #4]
 8005ace:	ab1a      	add	r3, sp, #104	@ 0x68
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	4a8e      	ldr	r2, [pc, #568]	@ (8005d0c <_strtod_l+0x28c>)
 8005ad4:	9805      	ldr	r0, [sp, #20]
 8005ad6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005ad8:	a919      	add	r1, sp, #100	@ 0x64
 8005ada:	f002 fae7 	bl	80080ac <__gethex>
 8005ade:	f010 060f 	ands.w	r6, r0, #15
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	d005      	beq.n	8005af2 <_strtod_l+0x72>
 8005ae6:	2e06      	cmp	r6, #6
 8005ae8:	d128      	bne.n	8005b3c <_strtod_l+0xbc>
 8005aea:	3501      	adds	r5, #1
 8005aec:	2300      	movs	r3, #0
 8005aee:	9519      	str	r5, [sp, #100]	@ 0x64
 8005af0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005af2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f040 858e 	bne.w	8006616 <_strtod_l+0xb96>
 8005afa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005afc:	b1cb      	cbz	r3, 8005b32 <_strtod_l+0xb2>
 8005afe:	4652      	mov	r2, sl
 8005b00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005b04:	ec43 2b10 	vmov	d0, r2, r3
 8005b08:	b01f      	add	sp, #124	@ 0x7c
 8005b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0e:	2920      	cmp	r1, #32
 8005b10:	d1ce      	bne.n	8005ab0 <_strtod_l+0x30>
 8005b12:	3201      	adds	r2, #1
 8005b14:	e7c1      	b.n	8005a9a <_strtod_l+0x1a>
 8005b16:	292d      	cmp	r1, #45	@ 0x2d
 8005b18:	d1ca      	bne.n	8005ab0 <_strtod_l+0x30>
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005b1e:	1c51      	adds	r1, r2, #1
 8005b20:	9119      	str	r1, [sp, #100]	@ 0x64
 8005b22:	7852      	ldrb	r2, [r2, #1]
 8005b24:	2a00      	cmp	r2, #0
 8005b26:	d1c5      	bne.n	8005ab4 <_strtod_l+0x34>
 8005b28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005b2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f040 8570 	bne.w	8006612 <_strtod_l+0xb92>
 8005b32:	4652      	mov	r2, sl
 8005b34:	465b      	mov	r3, fp
 8005b36:	e7e5      	b.n	8005b04 <_strtod_l+0x84>
 8005b38:	2100      	movs	r1, #0
 8005b3a:	e7ef      	b.n	8005b1c <_strtod_l+0x9c>
 8005b3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005b3e:	b13a      	cbz	r2, 8005b50 <_strtod_l+0xd0>
 8005b40:	2135      	movs	r1, #53	@ 0x35
 8005b42:	a81c      	add	r0, sp, #112	@ 0x70
 8005b44:	f003 faba 	bl	80090bc <__copybits>
 8005b48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b4a:	9805      	ldr	r0, [sp, #20]
 8005b4c:	f002 fe88 	bl	8008860 <_Bfree>
 8005b50:	3e01      	subs	r6, #1
 8005b52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005b54:	2e04      	cmp	r6, #4
 8005b56:	d806      	bhi.n	8005b66 <_strtod_l+0xe6>
 8005b58:	e8df f006 	tbb	[pc, r6]
 8005b5c:	201d0314 	.word	0x201d0314
 8005b60:	14          	.byte	0x14
 8005b61:	00          	.byte	0x00
 8005b62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005b66:	05e1      	lsls	r1, r4, #23
 8005b68:	bf48      	it	mi
 8005b6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005b6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005b72:	0d1b      	lsrs	r3, r3, #20
 8005b74:	051b      	lsls	r3, r3, #20
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1bb      	bne.n	8005af2 <_strtod_l+0x72>
 8005b7a:	f001 fb53 	bl	8007224 <__errno>
 8005b7e:	2322      	movs	r3, #34	@ 0x22
 8005b80:	6003      	str	r3, [r0, #0]
 8005b82:	e7b6      	b.n	8005af2 <_strtod_l+0x72>
 8005b84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005b88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005b8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005b90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005b94:	e7e7      	b.n	8005b66 <_strtod_l+0xe6>
 8005b96:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8005d14 <_strtod_l+0x294>
 8005b9a:	e7e4      	b.n	8005b66 <_strtod_l+0xe6>
 8005b9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005ba0:	f04f 3aff 	mov.w	sl, #4294967295
 8005ba4:	e7df      	b.n	8005b66 <_strtod_l+0xe6>
 8005ba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ba8:	1c5a      	adds	r2, r3, #1
 8005baa:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bac:	785b      	ldrb	r3, [r3, #1]
 8005bae:	2b30      	cmp	r3, #48	@ 0x30
 8005bb0:	d0f9      	beq.n	8005ba6 <_strtod_l+0x126>
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d09d      	beq.n	8005af2 <_strtod_l+0x72>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005bbc:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	9308      	str	r3, [sp, #32]
 8005bc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bc4:	461f      	mov	r7, r3
 8005bc6:	220a      	movs	r2, #10
 8005bc8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005bca:	7805      	ldrb	r5, [r0, #0]
 8005bcc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005bd0:	b2d9      	uxtb	r1, r3
 8005bd2:	2909      	cmp	r1, #9
 8005bd4:	d928      	bls.n	8005c28 <_strtod_l+0x1a8>
 8005bd6:	494e      	ldr	r1, [pc, #312]	@ (8005d10 <_strtod_l+0x290>)
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f001 fac6 	bl	800716a <strncmp>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	d032      	beq.n	8005c48 <_strtod_l+0x1c8>
 8005be2:	2000      	movs	r0, #0
 8005be4:	462a      	mov	r2, r5
 8005be6:	4681      	mov	r9, r0
 8005be8:	463d      	mov	r5, r7
 8005bea:	4603      	mov	r3, r0
 8005bec:	2a65      	cmp	r2, #101	@ 0x65
 8005bee:	d001      	beq.n	8005bf4 <_strtod_l+0x174>
 8005bf0:	2a45      	cmp	r2, #69	@ 0x45
 8005bf2:	d114      	bne.n	8005c1e <_strtod_l+0x19e>
 8005bf4:	b91d      	cbnz	r5, 8005bfe <_strtod_l+0x17e>
 8005bf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bf8:	4302      	orrs	r2, r0
 8005bfa:	d095      	beq.n	8005b28 <_strtod_l+0xa8>
 8005bfc:	2500      	movs	r5, #0
 8005bfe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005c00:	1c62      	adds	r2, r4, #1
 8005c02:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c04:	7862      	ldrb	r2, [r4, #1]
 8005c06:	2a2b      	cmp	r2, #43	@ 0x2b
 8005c08:	d077      	beq.n	8005cfa <_strtod_l+0x27a>
 8005c0a:	2a2d      	cmp	r2, #45	@ 0x2d
 8005c0c:	d07b      	beq.n	8005d06 <_strtod_l+0x286>
 8005c0e:	f04f 0c00 	mov.w	ip, #0
 8005c12:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005c16:	2909      	cmp	r1, #9
 8005c18:	f240 8082 	bls.w	8005d20 <_strtod_l+0x2a0>
 8005c1c:	9419      	str	r4, [sp, #100]	@ 0x64
 8005c1e:	f04f 0800 	mov.w	r8, #0
 8005c22:	e0a2      	b.n	8005d6a <_strtod_l+0x2ea>
 8005c24:	2300      	movs	r3, #0
 8005c26:	e7c7      	b.n	8005bb8 <_strtod_l+0x138>
 8005c28:	2f08      	cmp	r7, #8
 8005c2a:	bfd5      	itete	le
 8005c2c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005c2e:	9908      	ldrgt	r1, [sp, #32]
 8005c30:	fb02 3301 	mlale	r3, r2, r1, r3
 8005c34:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005c38:	f100 0001 	add.w	r0, r0, #1
 8005c3c:	bfd4      	ite	le
 8005c3e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005c40:	9308      	strgt	r3, [sp, #32]
 8005c42:	3701      	adds	r7, #1
 8005c44:	9019      	str	r0, [sp, #100]	@ 0x64
 8005c46:	e7bf      	b.n	8005bc8 <_strtod_l+0x148>
 8005c48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c4e:	785a      	ldrb	r2, [r3, #1]
 8005c50:	b37f      	cbz	r7, 8005cb2 <_strtod_l+0x232>
 8005c52:	4681      	mov	r9, r0
 8005c54:	463d      	mov	r5, r7
 8005c56:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005c5a:	2b09      	cmp	r3, #9
 8005c5c:	d912      	bls.n	8005c84 <_strtod_l+0x204>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e7c4      	b.n	8005bec <_strtod_l+0x16c>
 8005c62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c68:	785a      	ldrb	r2, [r3, #1]
 8005c6a:	3001      	adds	r0, #1
 8005c6c:	2a30      	cmp	r2, #48	@ 0x30
 8005c6e:	d0f8      	beq.n	8005c62 <_strtod_l+0x1e2>
 8005c70:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	f200 84d3 	bhi.w	8006620 <_strtod_l+0xba0>
 8005c7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c7c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c7e:	4681      	mov	r9, r0
 8005c80:	2000      	movs	r0, #0
 8005c82:	4605      	mov	r5, r0
 8005c84:	3a30      	subs	r2, #48	@ 0x30
 8005c86:	f100 0301 	add.w	r3, r0, #1
 8005c8a:	d02a      	beq.n	8005ce2 <_strtod_l+0x262>
 8005c8c:	4499      	add	r9, r3
 8005c8e:	eb00 0c05 	add.w	ip, r0, r5
 8005c92:	462b      	mov	r3, r5
 8005c94:	210a      	movs	r1, #10
 8005c96:	4563      	cmp	r3, ip
 8005c98:	d10d      	bne.n	8005cb6 <_strtod_l+0x236>
 8005c9a:	1c69      	adds	r1, r5, #1
 8005c9c:	4401      	add	r1, r0
 8005c9e:	4428      	add	r0, r5
 8005ca0:	2808      	cmp	r0, #8
 8005ca2:	dc16      	bgt.n	8005cd2 <_strtod_l+0x252>
 8005ca4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005ca6:	230a      	movs	r3, #10
 8005ca8:	fb03 2300 	mla	r3, r3, r0, r2
 8005cac:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e018      	b.n	8005ce4 <_strtod_l+0x264>
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	e7da      	b.n	8005c6c <_strtod_l+0x1ec>
 8005cb6:	2b08      	cmp	r3, #8
 8005cb8:	f103 0301 	add.w	r3, r3, #1
 8005cbc:	dc03      	bgt.n	8005cc6 <_strtod_l+0x246>
 8005cbe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005cc0:	434e      	muls	r6, r1
 8005cc2:	960a      	str	r6, [sp, #40]	@ 0x28
 8005cc4:	e7e7      	b.n	8005c96 <_strtod_l+0x216>
 8005cc6:	2b10      	cmp	r3, #16
 8005cc8:	bfde      	ittt	le
 8005cca:	9e08      	ldrle	r6, [sp, #32]
 8005ccc:	434e      	mulle	r6, r1
 8005cce:	9608      	strle	r6, [sp, #32]
 8005cd0:	e7e1      	b.n	8005c96 <_strtod_l+0x216>
 8005cd2:	280f      	cmp	r0, #15
 8005cd4:	dceb      	bgt.n	8005cae <_strtod_l+0x22e>
 8005cd6:	9808      	ldr	r0, [sp, #32]
 8005cd8:	230a      	movs	r3, #10
 8005cda:	fb03 2300 	mla	r3, r3, r0, r2
 8005cde:	9308      	str	r3, [sp, #32]
 8005ce0:	e7e5      	b.n	8005cae <_strtod_l+0x22e>
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005ce6:	1c50      	adds	r0, r2, #1
 8005ce8:	9019      	str	r0, [sp, #100]	@ 0x64
 8005cea:	7852      	ldrb	r2, [r2, #1]
 8005cec:	4618      	mov	r0, r3
 8005cee:	460d      	mov	r5, r1
 8005cf0:	e7b1      	b.n	8005c56 <_strtod_l+0x1d6>
 8005cf2:	f04f 0900 	mov.w	r9, #0
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e77d      	b.n	8005bf6 <_strtod_l+0x176>
 8005cfa:	f04f 0c00 	mov.w	ip, #0
 8005cfe:	1ca2      	adds	r2, r4, #2
 8005d00:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d02:	78a2      	ldrb	r2, [r4, #2]
 8005d04:	e785      	b.n	8005c12 <_strtod_l+0x192>
 8005d06:	f04f 0c01 	mov.w	ip, #1
 8005d0a:	e7f8      	b.n	8005cfe <_strtod_l+0x27e>
 8005d0c:	08009c54 	.word	0x08009c54
 8005d10:	08009c3c 	.word	0x08009c3c
 8005d14:	7ff00000 	.word	0x7ff00000
 8005d18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005d1a:	1c51      	adds	r1, r2, #1
 8005d1c:	9119      	str	r1, [sp, #100]	@ 0x64
 8005d1e:	7852      	ldrb	r2, [r2, #1]
 8005d20:	2a30      	cmp	r2, #48	@ 0x30
 8005d22:	d0f9      	beq.n	8005d18 <_strtod_l+0x298>
 8005d24:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005d28:	2908      	cmp	r1, #8
 8005d2a:	f63f af78 	bhi.w	8005c1e <_strtod_l+0x19e>
 8005d2e:	3a30      	subs	r2, #48	@ 0x30
 8005d30:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d32:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005d34:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005d36:	f04f 080a 	mov.w	r8, #10
 8005d3a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005d3c:	1c56      	adds	r6, r2, #1
 8005d3e:	9619      	str	r6, [sp, #100]	@ 0x64
 8005d40:	7852      	ldrb	r2, [r2, #1]
 8005d42:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005d46:	f1be 0f09 	cmp.w	lr, #9
 8005d4a:	d939      	bls.n	8005dc0 <_strtod_l+0x340>
 8005d4c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005d4e:	1a76      	subs	r6, r6, r1
 8005d50:	2e08      	cmp	r6, #8
 8005d52:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005d56:	dc03      	bgt.n	8005d60 <_strtod_l+0x2e0>
 8005d58:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005d5a:	4588      	cmp	r8, r1
 8005d5c:	bfa8      	it	ge
 8005d5e:	4688      	movge	r8, r1
 8005d60:	f1bc 0f00 	cmp.w	ip, #0
 8005d64:	d001      	beq.n	8005d6a <_strtod_l+0x2ea>
 8005d66:	f1c8 0800 	rsb	r8, r8, #0
 8005d6a:	2d00      	cmp	r5, #0
 8005d6c:	d14e      	bne.n	8005e0c <_strtod_l+0x38c>
 8005d6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d70:	4308      	orrs	r0, r1
 8005d72:	f47f aebe 	bne.w	8005af2 <_strtod_l+0x72>
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f47f aed6 	bne.w	8005b28 <_strtod_l+0xa8>
 8005d7c:	2a69      	cmp	r2, #105	@ 0x69
 8005d7e:	d028      	beq.n	8005dd2 <_strtod_l+0x352>
 8005d80:	dc25      	bgt.n	8005dce <_strtod_l+0x34e>
 8005d82:	2a49      	cmp	r2, #73	@ 0x49
 8005d84:	d025      	beq.n	8005dd2 <_strtod_l+0x352>
 8005d86:	2a4e      	cmp	r2, #78	@ 0x4e
 8005d88:	f47f aece 	bne.w	8005b28 <_strtod_l+0xa8>
 8005d8c:	499b      	ldr	r1, [pc, #620]	@ (8005ffc <_strtod_l+0x57c>)
 8005d8e:	a819      	add	r0, sp, #100	@ 0x64
 8005d90:	f002 fbae 	bl	80084f0 <__match>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	f43f aec7 	beq.w	8005b28 <_strtod_l+0xa8>
 8005d9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	2b28      	cmp	r3, #40	@ 0x28
 8005da0:	d12e      	bne.n	8005e00 <_strtod_l+0x380>
 8005da2:	4997      	ldr	r1, [pc, #604]	@ (8006000 <_strtod_l+0x580>)
 8005da4:	aa1c      	add	r2, sp, #112	@ 0x70
 8005da6:	a819      	add	r0, sp, #100	@ 0x64
 8005da8:	f002 fbb6 	bl	8008518 <__hexnan>
 8005dac:	2805      	cmp	r0, #5
 8005dae:	d127      	bne.n	8005e00 <_strtod_l+0x380>
 8005db0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005db2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005db6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005dba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005dbe:	e698      	b.n	8005af2 <_strtod_l+0x72>
 8005dc0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005dc2:	fb08 2101 	mla	r1, r8, r1, r2
 8005dc6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005dca:	920e      	str	r2, [sp, #56]	@ 0x38
 8005dcc:	e7b5      	b.n	8005d3a <_strtod_l+0x2ba>
 8005dce:	2a6e      	cmp	r2, #110	@ 0x6e
 8005dd0:	e7da      	b.n	8005d88 <_strtod_l+0x308>
 8005dd2:	498c      	ldr	r1, [pc, #560]	@ (8006004 <_strtod_l+0x584>)
 8005dd4:	a819      	add	r0, sp, #100	@ 0x64
 8005dd6:	f002 fb8b 	bl	80084f0 <__match>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	f43f aea4 	beq.w	8005b28 <_strtod_l+0xa8>
 8005de0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005de2:	4989      	ldr	r1, [pc, #548]	@ (8006008 <_strtod_l+0x588>)
 8005de4:	3b01      	subs	r3, #1
 8005de6:	a819      	add	r0, sp, #100	@ 0x64
 8005de8:	9319      	str	r3, [sp, #100]	@ 0x64
 8005dea:	f002 fb81 	bl	80084f0 <__match>
 8005dee:	b910      	cbnz	r0, 8005df6 <_strtod_l+0x376>
 8005df0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005df2:	3301      	adds	r3, #1
 8005df4:	9319      	str	r3, [sp, #100]	@ 0x64
 8005df6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8006018 <_strtod_l+0x598>
 8005dfa:	f04f 0a00 	mov.w	sl, #0
 8005dfe:	e678      	b.n	8005af2 <_strtod_l+0x72>
 8005e00:	4882      	ldr	r0, [pc, #520]	@ (800600c <_strtod_l+0x58c>)
 8005e02:	f001 fa4d 	bl	80072a0 <nan>
 8005e06:	ec5b ab10 	vmov	sl, fp, d0
 8005e0a:	e672      	b.n	8005af2 <_strtod_l+0x72>
 8005e0c:	eba8 0309 	sub.w	r3, r8, r9
 8005e10:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e14:	2f00      	cmp	r7, #0
 8005e16:	bf08      	it	eq
 8005e18:	462f      	moveq	r7, r5
 8005e1a:	2d10      	cmp	r5, #16
 8005e1c:	462c      	mov	r4, r5
 8005e1e:	bfa8      	it	ge
 8005e20:	2410      	movge	r4, #16
 8005e22:	f7fa fb8f 	bl	8000544 <__aeabi_ui2d>
 8005e26:	2d09      	cmp	r5, #9
 8005e28:	4682      	mov	sl, r0
 8005e2a:	468b      	mov	fp, r1
 8005e2c:	dc13      	bgt.n	8005e56 <_strtod_l+0x3d6>
 8005e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f43f ae5e 	beq.w	8005af2 <_strtod_l+0x72>
 8005e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e38:	dd78      	ble.n	8005f2c <_strtod_l+0x4ac>
 8005e3a:	2b16      	cmp	r3, #22
 8005e3c:	dc5f      	bgt.n	8005efe <_strtod_l+0x47e>
 8005e3e:	4974      	ldr	r1, [pc, #464]	@ (8006010 <_strtod_l+0x590>)
 8005e40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e48:	4652      	mov	r2, sl
 8005e4a:	465b      	mov	r3, fp
 8005e4c:	f7fa fbf4 	bl	8000638 <__aeabi_dmul>
 8005e50:	4682      	mov	sl, r0
 8005e52:	468b      	mov	fp, r1
 8005e54:	e64d      	b.n	8005af2 <_strtod_l+0x72>
 8005e56:	4b6e      	ldr	r3, [pc, #440]	@ (8006010 <_strtod_l+0x590>)
 8005e58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005e60:	f7fa fbea 	bl	8000638 <__aeabi_dmul>
 8005e64:	4682      	mov	sl, r0
 8005e66:	9808      	ldr	r0, [sp, #32]
 8005e68:	468b      	mov	fp, r1
 8005e6a:	f7fa fb6b 	bl	8000544 <__aeabi_ui2d>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4650      	mov	r0, sl
 8005e74:	4659      	mov	r1, fp
 8005e76:	f7fa fa29 	bl	80002cc <__adddf3>
 8005e7a:	2d0f      	cmp	r5, #15
 8005e7c:	4682      	mov	sl, r0
 8005e7e:	468b      	mov	fp, r1
 8005e80:	ddd5      	ble.n	8005e2e <_strtod_l+0x3ae>
 8005e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e84:	1b2c      	subs	r4, r5, r4
 8005e86:	441c      	add	r4, r3
 8005e88:	2c00      	cmp	r4, #0
 8005e8a:	f340 8096 	ble.w	8005fba <_strtod_l+0x53a>
 8005e8e:	f014 030f 	ands.w	r3, r4, #15
 8005e92:	d00a      	beq.n	8005eaa <_strtod_l+0x42a>
 8005e94:	495e      	ldr	r1, [pc, #376]	@ (8006010 <_strtod_l+0x590>)
 8005e96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e9a:	4652      	mov	r2, sl
 8005e9c:	465b      	mov	r3, fp
 8005e9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ea2:	f7fa fbc9 	bl	8000638 <__aeabi_dmul>
 8005ea6:	4682      	mov	sl, r0
 8005ea8:	468b      	mov	fp, r1
 8005eaa:	f034 040f 	bics.w	r4, r4, #15
 8005eae:	d073      	beq.n	8005f98 <_strtod_l+0x518>
 8005eb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005eb4:	dd48      	ble.n	8005f48 <_strtod_l+0x4c8>
 8005eb6:	2400      	movs	r4, #0
 8005eb8:	46a0      	mov	r8, r4
 8005eba:	940a      	str	r4, [sp, #40]	@ 0x28
 8005ebc:	46a1      	mov	r9, r4
 8005ebe:	9a05      	ldr	r2, [sp, #20]
 8005ec0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8006018 <_strtod_l+0x598>
 8005ec4:	2322      	movs	r3, #34	@ 0x22
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	f04f 0a00 	mov.w	sl, #0
 8005ecc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f43f ae0f 	beq.w	8005af2 <_strtod_l+0x72>
 8005ed4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005ed6:	9805      	ldr	r0, [sp, #20]
 8005ed8:	f002 fcc2 	bl	8008860 <_Bfree>
 8005edc:	9805      	ldr	r0, [sp, #20]
 8005ede:	4649      	mov	r1, r9
 8005ee0:	f002 fcbe 	bl	8008860 <_Bfree>
 8005ee4:	9805      	ldr	r0, [sp, #20]
 8005ee6:	4641      	mov	r1, r8
 8005ee8:	f002 fcba 	bl	8008860 <_Bfree>
 8005eec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005eee:	9805      	ldr	r0, [sp, #20]
 8005ef0:	f002 fcb6 	bl	8008860 <_Bfree>
 8005ef4:	9805      	ldr	r0, [sp, #20]
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	f002 fcb2 	bl	8008860 <_Bfree>
 8005efc:	e5f9      	b.n	8005af2 <_strtod_l+0x72>
 8005efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005f04:	4293      	cmp	r3, r2
 8005f06:	dbbc      	blt.n	8005e82 <_strtod_l+0x402>
 8005f08:	4c41      	ldr	r4, [pc, #260]	@ (8006010 <_strtod_l+0x590>)
 8005f0a:	f1c5 050f 	rsb	r5, r5, #15
 8005f0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005f12:	4652      	mov	r2, sl
 8005f14:	465b      	mov	r3, fp
 8005f16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f1a:	f7fa fb8d 	bl	8000638 <__aeabi_dmul>
 8005f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f20:	1b5d      	subs	r5, r3, r5
 8005f22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005f26:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005f2a:	e78f      	b.n	8005e4c <_strtod_l+0x3cc>
 8005f2c:	3316      	adds	r3, #22
 8005f2e:	dba8      	blt.n	8005e82 <_strtod_l+0x402>
 8005f30:	4b37      	ldr	r3, [pc, #220]	@ (8006010 <_strtod_l+0x590>)
 8005f32:	eba9 0808 	sub.w	r8, r9, r8
 8005f36:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005f3a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005f3e:	4650      	mov	r0, sl
 8005f40:	4659      	mov	r1, fp
 8005f42:	f7fa fca3 	bl	800088c <__aeabi_ddiv>
 8005f46:	e783      	b.n	8005e50 <_strtod_l+0x3d0>
 8005f48:	4b32      	ldr	r3, [pc, #200]	@ (8006014 <_strtod_l+0x594>)
 8005f4a:	9308      	str	r3, [sp, #32]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	1124      	asrs	r4, r4, #4
 8005f50:	4650      	mov	r0, sl
 8005f52:	4659      	mov	r1, fp
 8005f54:	461e      	mov	r6, r3
 8005f56:	2c01      	cmp	r4, #1
 8005f58:	dc21      	bgt.n	8005f9e <_strtod_l+0x51e>
 8005f5a:	b10b      	cbz	r3, 8005f60 <_strtod_l+0x4e0>
 8005f5c:	4682      	mov	sl, r0
 8005f5e:	468b      	mov	fp, r1
 8005f60:	492c      	ldr	r1, [pc, #176]	@ (8006014 <_strtod_l+0x594>)
 8005f62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005f66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005f6a:	4652      	mov	r2, sl
 8005f6c:	465b      	mov	r3, fp
 8005f6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f72:	f7fa fb61 	bl	8000638 <__aeabi_dmul>
 8005f76:	4b28      	ldr	r3, [pc, #160]	@ (8006018 <_strtod_l+0x598>)
 8005f78:	460a      	mov	r2, r1
 8005f7a:	400b      	ands	r3, r1
 8005f7c:	4927      	ldr	r1, [pc, #156]	@ (800601c <_strtod_l+0x59c>)
 8005f7e:	428b      	cmp	r3, r1
 8005f80:	4682      	mov	sl, r0
 8005f82:	d898      	bhi.n	8005eb6 <_strtod_l+0x436>
 8005f84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005f88:	428b      	cmp	r3, r1
 8005f8a:	bf86      	itte	hi
 8005f8c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8006020 <_strtod_l+0x5a0>
 8005f90:	f04f 3aff 	movhi.w	sl, #4294967295
 8005f94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005f98:	2300      	movs	r3, #0
 8005f9a:	9308      	str	r3, [sp, #32]
 8005f9c:	e07a      	b.n	8006094 <_strtod_l+0x614>
 8005f9e:	07e2      	lsls	r2, r4, #31
 8005fa0:	d505      	bpl.n	8005fae <_strtod_l+0x52e>
 8005fa2:	9b08      	ldr	r3, [sp, #32]
 8005fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa8:	f7fa fb46 	bl	8000638 <__aeabi_dmul>
 8005fac:	2301      	movs	r3, #1
 8005fae:	9a08      	ldr	r2, [sp, #32]
 8005fb0:	3208      	adds	r2, #8
 8005fb2:	3601      	adds	r6, #1
 8005fb4:	1064      	asrs	r4, r4, #1
 8005fb6:	9208      	str	r2, [sp, #32]
 8005fb8:	e7cd      	b.n	8005f56 <_strtod_l+0x4d6>
 8005fba:	d0ed      	beq.n	8005f98 <_strtod_l+0x518>
 8005fbc:	4264      	negs	r4, r4
 8005fbe:	f014 020f 	ands.w	r2, r4, #15
 8005fc2:	d00a      	beq.n	8005fda <_strtod_l+0x55a>
 8005fc4:	4b12      	ldr	r3, [pc, #72]	@ (8006010 <_strtod_l+0x590>)
 8005fc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fca:	4650      	mov	r0, sl
 8005fcc:	4659      	mov	r1, fp
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	f7fa fc5b 	bl	800088c <__aeabi_ddiv>
 8005fd6:	4682      	mov	sl, r0
 8005fd8:	468b      	mov	fp, r1
 8005fda:	1124      	asrs	r4, r4, #4
 8005fdc:	d0dc      	beq.n	8005f98 <_strtod_l+0x518>
 8005fde:	2c1f      	cmp	r4, #31
 8005fe0:	dd20      	ble.n	8006024 <_strtod_l+0x5a4>
 8005fe2:	2400      	movs	r4, #0
 8005fe4:	46a0      	mov	r8, r4
 8005fe6:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fe8:	46a1      	mov	r9, r4
 8005fea:	9a05      	ldr	r2, [sp, #20]
 8005fec:	2322      	movs	r3, #34	@ 0x22
 8005fee:	f04f 0a00 	mov.w	sl, #0
 8005ff2:	f04f 0b00 	mov.w	fp, #0
 8005ff6:	6013      	str	r3, [r2, #0]
 8005ff8:	e768      	b.n	8005ecc <_strtod_l+0x44c>
 8005ffa:	bf00      	nop
 8005ffc:	08009c9d 	.word	0x08009c9d
 8006000:	08009c40 	.word	0x08009c40
 8006004:	08009c95 	.word	0x08009c95
 8006008:	08009ccf 	.word	0x08009ccf
 800600c:	0800a05d 	.word	0x0800a05d
 8006010:	08009e48 	.word	0x08009e48
 8006014:	08009e20 	.word	0x08009e20
 8006018:	7ff00000 	.word	0x7ff00000
 800601c:	7ca00000 	.word	0x7ca00000
 8006020:	7fefffff 	.word	0x7fefffff
 8006024:	f014 0310 	ands.w	r3, r4, #16
 8006028:	bf18      	it	ne
 800602a:	236a      	movne	r3, #106	@ 0x6a
 800602c:	4ea9      	ldr	r6, [pc, #676]	@ (80062d4 <_strtod_l+0x854>)
 800602e:	9308      	str	r3, [sp, #32]
 8006030:	4650      	mov	r0, sl
 8006032:	4659      	mov	r1, fp
 8006034:	2300      	movs	r3, #0
 8006036:	07e2      	lsls	r2, r4, #31
 8006038:	d504      	bpl.n	8006044 <_strtod_l+0x5c4>
 800603a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800603e:	f7fa fafb 	bl	8000638 <__aeabi_dmul>
 8006042:	2301      	movs	r3, #1
 8006044:	1064      	asrs	r4, r4, #1
 8006046:	f106 0608 	add.w	r6, r6, #8
 800604a:	d1f4      	bne.n	8006036 <_strtod_l+0x5b6>
 800604c:	b10b      	cbz	r3, 8006052 <_strtod_l+0x5d2>
 800604e:	4682      	mov	sl, r0
 8006050:	468b      	mov	fp, r1
 8006052:	9b08      	ldr	r3, [sp, #32]
 8006054:	b1b3      	cbz	r3, 8006084 <_strtod_l+0x604>
 8006056:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800605a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800605e:	2b00      	cmp	r3, #0
 8006060:	4659      	mov	r1, fp
 8006062:	dd0f      	ble.n	8006084 <_strtod_l+0x604>
 8006064:	2b1f      	cmp	r3, #31
 8006066:	dd55      	ble.n	8006114 <_strtod_l+0x694>
 8006068:	2b34      	cmp	r3, #52	@ 0x34
 800606a:	bfde      	ittt	le
 800606c:	f04f 33ff 	movle.w	r3, #4294967295
 8006070:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006074:	4093      	lslle	r3, r2
 8006076:	f04f 0a00 	mov.w	sl, #0
 800607a:	bfcc      	ite	gt
 800607c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006080:	ea03 0b01 	andle.w	fp, r3, r1
 8006084:	2200      	movs	r2, #0
 8006086:	2300      	movs	r3, #0
 8006088:	4650      	mov	r0, sl
 800608a:	4659      	mov	r1, fp
 800608c:	f7fa fd3c 	bl	8000b08 <__aeabi_dcmpeq>
 8006090:	2800      	cmp	r0, #0
 8006092:	d1a6      	bne.n	8005fe2 <_strtod_l+0x562>
 8006094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800609a:	9805      	ldr	r0, [sp, #20]
 800609c:	462b      	mov	r3, r5
 800609e:	463a      	mov	r2, r7
 80060a0:	f002 fc46 	bl	8008930 <__s2b>
 80060a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80060a6:	2800      	cmp	r0, #0
 80060a8:	f43f af05 	beq.w	8005eb6 <_strtod_l+0x436>
 80060ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060ae:	2a00      	cmp	r2, #0
 80060b0:	eba9 0308 	sub.w	r3, r9, r8
 80060b4:	bfa8      	it	ge
 80060b6:	2300      	movge	r3, #0
 80060b8:	9312      	str	r3, [sp, #72]	@ 0x48
 80060ba:	2400      	movs	r4, #0
 80060bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80060c0:	9316      	str	r3, [sp, #88]	@ 0x58
 80060c2:	46a0      	mov	r8, r4
 80060c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060c6:	9805      	ldr	r0, [sp, #20]
 80060c8:	6859      	ldr	r1, [r3, #4]
 80060ca:	f002 fb89 	bl	80087e0 <_Balloc>
 80060ce:	4681      	mov	r9, r0
 80060d0:	2800      	cmp	r0, #0
 80060d2:	f43f aef4 	beq.w	8005ebe <_strtod_l+0x43e>
 80060d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	3202      	adds	r2, #2
 80060dc:	f103 010c 	add.w	r1, r3, #12
 80060e0:	0092      	lsls	r2, r2, #2
 80060e2:	300c      	adds	r0, #12
 80060e4:	f001 f8cb 	bl	800727e <memcpy>
 80060e8:	ec4b ab10 	vmov	d0, sl, fp
 80060ec:	9805      	ldr	r0, [sp, #20]
 80060ee:	aa1c      	add	r2, sp, #112	@ 0x70
 80060f0:	a91b      	add	r1, sp, #108	@ 0x6c
 80060f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80060f6:	f002 ff57 	bl	8008fa8 <__d2b>
 80060fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80060fc:	2800      	cmp	r0, #0
 80060fe:	f43f aede 	beq.w	8005ebe <_strtod_l+0x43e>
 8006102:	9805      	ldr	r0, [sp, #20]
 8006104:	2101      	movs	r1, #1
 8006106:	f002 fca9 	bl	8008a5c <__i2b>
 800610a:	4680      	mov	r8, r0
 800610c:	b948      	cbnz	r0, 8006122 <_strtod_l+0x6a2>
 800610e:	f04f 0800 	mov.w	r8, #0
 8006112:	e6d4      	b.n	8005ebe <_strtod_l+0x43e>
 8006114:	f04f 32ff 	mov.w	r2, #4294967295
 8006118:	fa02 f303 	lsl.w	r3, r2, r3
 800611c:	ea03 0a0a 	and.w	sl, r3, sl
 8006120:	e7b0      	b.n	8006084 <_strtod_l+0x604>
 8006122:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006124:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006126:	2d00      	cmp	r5, #0
 8006128:	bfab      	itete	ge
 800612a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800612c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800612e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006130:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006132:	bfac      	ite	ge
 8006134:	18ef      	addge	r7, r5, r3
 8006136:	1b5e      	sublt	r6, r3, r5
 8006138:	9b08      	ldr	r3, [sp, #32]
 800613a:	1aed      	subs	r5, r5, r3
 800613c:	4415      	add	r5, r2
 800613e:	4b66      	ldr	r3, [pc, #408]	@ (80062d8 <_strtod_l+0x858>)
 8006140:	3d01      	subs	r5, #1
 8006142:	429d      	cmp	r5, r3
 8006144:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006148:	da50      	bge.n	80061ec <_strtod_l+0x76c>
 800614a:	1b5b      	subs	r3, r3, r5
 800614c:	2b1f      	cmp	r3, #31
 800614e:	eba2 0203 	sub.w	r2, r2, r3
 8006152:	f04f 0101 	mov.w	r1, #1
 8006156:	dc3d      	bgt.n	80061d4 <_strtod_l+0x754>
 8006158:	fa01 f303 	lsl.w	r3, r1, r3
 800615c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800615e:	2300      	movs	r3, #0
 8006160:	9310      	str	r3, [sp, #64]	@ 0x40
 8006162:	18bd      	adds	r5, r7, r2
 8006164:	9b08      	ldr	r3, [sp, #32]
 8006166:	42af      	cmp	r7, r5
 8006168:	4416      	add	r6, r2
 800616a:	441e      	add	r6, r3
 800616c:	463b      	mov	r3, r7
 800616e:	bfa8      	it	ge
 8006170:	462b      	movge	r3, r5
 8006172:	42b3      	cmp	r3, r6
 8006174:	bfa8      	it	ge
 8006176:	4633      	movge	r3, r6
 8006178:	2b00      	cmp	r3, #0
 800617a:	bfc2      	ittt	gt
 800617c:	1aed      	subgt	r5, r5, r3
 800617e:	1af6      	subgt	r6, r6, r3
 8006180:	1aff      	subgt	r7, r7, r3
 8006182:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006184:	2b00      	cmp	r3, #0
 8006186:	dd16      	ble.n	80061b6 <_strtod_l+0x736>
 8006188:	4641      	mov	r1, r8
 800618a:	9805      	ldr	r0, [sp, #20]
 800618c:	461a      	mov	r2, r3
 800618e:	f002 fd25 	bl	8008bdc <__pow5mult>
 8006192:	4680      	mov	r8, r0
 8006194:	2800      	cmp	r0, #0
 8006196:	d0ba      	beq.n	800610e <_strtod_l+0x68e>
 8006198:	4601      	mov	r1, r0
 800619a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800619c:	9805      	ldr	r0, [sp, #20]
 800619e:	f002 fc73 	bl	8008a88 <__multiply>
 80061a2:	900e      	str	r0, [sp, #56]	@ 0x38
 80061a4:	2800      	cmp	r0, #0
 80061a6:	f43f ae8a 	beq.w	8005ebe <_strtod_l+0x43e>
 80061aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061ac:	9805      	ldr	r0, [sp, #20]
 80061ae:	f002 fb57 	bl	8008860 <_Bfree>
 80061b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80061b6:	2d00      	cmp	r5, #0
 80061b8:	dc1d      	bgt.n	80061f6 <_strtod_l+0x776>
 80061ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	dd23      	ble.n	8006208 <_strtod_l+0x788>
 80061c0:	4649      	mov	r1, r9
 80061c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80061c4:	9805      	ldr	r0, [sp, #20]
 80061c6:	f002 fd09 	bl	8008bdc <__pow5mult>
 80061ca:	4681      	mov	r9, r0
 80061cc:	b9e0      	cbnz	r0, 8006208 <_strtod_l+0x788>
 80061ce:	f04f 0900 	mov.w	r9, #0
 80061d2:	e674      	b.n	8005ebe <_strtod_l+0x43e>
 80061d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80061d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80061dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80061e0:	35e2      	adds	r5, #226	@ 0xe2
 80061e2:	fa01 f305 	lsl.w	r3, r1, r5
 80061e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80061e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80061ea:	e7ba      	b.n	8006162 <_strtod_l+0x6e2>
 80061ec:	2300      	movs	r3, #0
 80061ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80061f0:	2301      	movs	r3, #1
 80061f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061f4:	e7b5      	b.n	8006162 <_strtod_l+0x6e2>
 80061f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061f8:	9805      	ldr	r0, [sp, #20]
 80061fa:	462a      	mov	r2, r5
 80061fc:	f002 fd48 	bl	8008c90 <__lshift>
 8006200:	901a      	str	r0, [sp, #104]	@ 0x68
 8006202:	2800      	cmp	r0, #0
 8006204:	d1d9      	bne.n	80061ba <_strtod_l+0x73a>
 8006206:	e65a      	b.n	8005ebe <_strtod_l+0x43e>
 8006208:	2e00      	cmp	r6, #0
 800620a:	dd07      	ble.n	800621c <_strtod_l+0x79c>
 800620c:	4649      	mov	r1, r9
 800620e:	9805      	ldr	r0, [sp, #20]
 8006210:	4632      	mov	r2, r6
 8006212:	f002 fd3d 	bl	8008c90 <__lshift>
 8006216:	4681      	mov	r9, r0
 8006218:	2800      	cmp	r0, #0
 800621a:	d0d8      	beq.n	80061ce <_strtod_l+0x74e>
 800621c:	2f00      	cmp	r7, #0
 800621e:	dd08      	ble.n	8006232 <_strtod_l+0x7b2>
 8006220:	4641      	mov	r1, r8
 8006222:	9805      	ldr	r0, [sp, #20]
 8006224:	463a      	mov	r2, r7
 8006226:	f002 fd33 	bl	8008c90 <__lshift>
 800622a:	4680      	mov	r8, r0
 800622c:	2800      	cmp	r0, #0
 800622e:	f43f ae46 	beq.w	8005ebe <_strtod_l+0x43e>
 8006232:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006234:	9805      	ldr	r0, [sp, #20]
 8006236:	464a      	mov	r2, r9
 8006238:	f002 fdb2 	bl	8008da0 <__mdiff>
 800623c:	4604      	mov	r4, r0
 800623e:	2800      	cmp	r0, #0
 8006240:	f43f ae3d 	beq.w	8005ebe <_strtod_l+0x43e>
 8006244:	68c3      	ldr	r3, [r0, #12]
 8006246:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006248:	2300      	movs	r3, #0
 800624a:	60c3      	str	r3, [r0, #12]
 800624c:	4641      	mov	r1, r8
 800624e:	f002 fd8b 	bl	8008d68 <__mcmp>
 8006252:	2800      	cmp	r0, #0
 8006254:	da46      	bge.n	80062e4 <_strtod_l+0x864>
 8006256:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006258:	ea53 030a 	orrs.w	r3, r3, sl
 800625c:	d16c      	bne.n	8006338 <_strtod_l+0x8b8>
 800625e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006262:	2b00      	cmp	r3, #0
 8006264:	d168      	bne.n	8006338 <_strtod_l+0x8b8>
 8006266:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800626a:	0d1b      	lsrs	r3, r3, #20
 800626c:	051b      	lsls	r3, r3, #20
 800626e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006272:	d961      	bls.n	8006338 <_strtod_l+0x8b8>
 8006274:	6963      	ldr	r3, [r4, #20]
 8006276:	b913      	cbnz	r3, 800627e <_strtod_l+0x7fe>
 8006278:	6923      	ldr	r3, [r4, #16]
 800627a:	2b01      	cmp	r3, #1
 800627c:	dd5c      	ble.n	8006338 <_strtod_l+0x8b8>
 800627e:	4621      	mov	r1, r4
 8006280:	2201      	movs	r2, #1
 8006282:	9805      	ldr	r0, [sp, #20]
 8006284:	f002 fd04 	bl	8008c90 <__lshift>
 8006288:	4641      	mov	r1, r8
 800628a:	4604      	mov	r4, r0
 800628c:	f002 fd6c 	bl	8008d68 <__mcmp>
 8006290:	2800      	cmp	r0, #0
 8006292:	dd51      	ble.n	8006338 <_strtod_l+0x8b8>
 8006294:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006298:	9a08      	ldr	r2, [sp, #32]
 800629a:	0d1b      	lsrs	r3, r3, #20
 800629c:	051b      	lsls	r3, r3, #20
 800629e:	2a00      	cmp	r2, #0
 80062a0:	d06b      	beq.n	800637a <_strtod_l+0x8fa>
 80062a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80062a6:	d868      	bhi.n	800637a <_strtod_l+0x8fa>
 80062a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80062ac:	f67f ae9d 	bls.w	8005fea <_strtod_l+0x56a>
 80062b0:	4b0a      	ldr	r3, [pc, #40]	@ (80062dc <_strtod_l+0x85c>)
 80062b2:	4650      	mov	r0, sl
 80062b4:	4659      	mov	r1, fp
 80062b6:	2200      	movs	r2, #0
 80062b8:	f7fa f9be 	bl	8000638 <__aeabi_dmul>
 80062bc:	4b08      	ldr	r3, [pc, #32]	@ (80062e0 <_strtod_l+0x860>)
 80062be:	400b      	ands	r3, r1
 80062c0:	4682      	mov	sl, r0
 80062c2:	468b      	mov	fp, r1
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f47f ae05 	bne.w	8005ed4 <_strtod_l+0x454>
 80062ca:	9a05      	ldr	r2, [sp, #20]
 80062cc:	2322      	movs	r3, #34	@ 0x22
 80062ce:	6013      	str	r3, [r2, #0]
 80062d0:	e600      	b.n	8005ed4 <_strtod_l+0x454>
 80062d2:	bf00      	nop
 80062d4:	08009c68 	.word	0x08009c68
 80062d8:	fffffc02 	.word	0xfffffc02
 80062dc:	39500000 	.word	0x39500000
 80062e0:	7ff00000 	.word	0x7ff00000
 80062e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80062e8:	d165      	bne.n	80063b6 <_strtod_l+0x936>
 80062ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80062ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062f0:	b35a      	cbz	r2, 800634a <_strtod_l+0x8ca>
 80062f2:	4a9f      	ldr	r2, [pc, #636]	@ (8006570 <_strtod_l+0xaf0>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d12b      	bne.n	8006350 <_strtod_l+0x8d0>
 80062f8:	9b08      	ldr	r3, [sp, #32]
 80062fa:	4651      	mov	r1, sl
 80062fc:	b303      	cbz	r3, 8006340 <_strtod_l+0x8c0>
 80062fe:	4b9d      	ldr	r3, [pc, #628]	@ (8006574 <_strtod_l+0xaf4>)
 8006300:	465a      	mov	r2, fp
 8006302:	4013      	ands	r3, r2
 8006304:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006308:	f04f 32ff 	mov.w	r2, #4294967295
 800630c:	d81b      	bhi.n	8006346 <_strtod_l+0x8c6>
 800630e:	0d1b      	lsrs	r3, r3, #20
 8006310:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	4299      	cmp	r1, r3
 800631a:	d119      	bne.n	8006350 <_strtod_l+0x8d0>
 800631c:	4b96      	ldr	r3, [pc, #600]	@ (8006578 <_strtod_l+0xaf8>)
 800631e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006320:	429a      	cmp	r2, r3
 8006322:	d102      	bne.n	800632a <_strtod_l+0x8aa>
 8006324:	3101      	adds	r1, #1
 8006326:	f43f adca 	beq.w	8005ebe <_strtod_l+0x43e>
 800632a:	4b92      	ldr	r3, [pc, #584]	@ (8006574 <_strtod_l+0xaf4>)
 800632c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800632e:	401a      	ands	r2, r3
 8006330:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006334:	f04f 0a00 	mov.w	sl, #0
 8006338:	9b08      	ldr	r3, [sp, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1b8      	bne.n	80062b0 <_strtod_l+0x830>
 800633e:	e5c9      	b.n	8005ed4 <_strtod_l+0x454>
 8006340:	f04f 33ff 	mov.w	r3, #4294967295
 8006344:	e7e8      	b.n	8006318 <_strtod_l+0x898>
 8006346:	4613      	mov	r3, r2
 8006348:	e7e6      	b.n	8006318 <_strtod_l+0x898>
 800634a:	ea53 030a 	orrs.w	r3, r3, sl
 800634e:	d0a1      	beq.n	8006294 <_strtod_l+0x814>
 8006350:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006352:	b1db      	cbz	r3, 800638c <_strtod_l+0x90c>
 8006354:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006356:	4213      	tst	r3, r2
 8006358:	d0ee      	beq.n	8006338 <_strtod_l+0x8b8>
 800635a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800635c:	9a08      	ldr	r2, [sp, #32]
 800635e:	4650      	mov	r0, sl
 8006360:	4659      	mov	r1, fp
 8006362:	b1bb      	cbz	r3, 8006394 <_strtod_l+0x914>
 8006364:	f7ff fb6d 	bl	8005a42 <sulp>
 8006368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800636c:	ec53 2b10 	vmov	r2, r3, d0
 8006370:	f7f9 ffac 	bl	80002cc <__adddf3>
 8006374:	4682      	mov	sl, r0
 8006376:	468b      	mov	fp, r1
 8006378:	e7de      	b.n	8006338 <_strtod_l+0x8b8>
 800637a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800637e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006382:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006386:	f04f 3aff 	mov.w	sl, #4294967295
 800638a:	e7d5      	b.n	8006338 <_strtod_l+0x8b8>
 800638c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800638e:	ea13 0f0a 	tst.w	r3, sl
 8006392:	e7e1      	b.n	8006358 <_strtod_l+0x8d8>
 8006394:	f7ff fb55 	bl	8005a42 <sulp>
 8006398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800639c:	ec53 2b10 	vmov	r2, r3, d0
 80063a0:	f7f9 ff92 	bl	80002c8 <__aeabi_dsub>
 80063a4:	2200      	movs	r2, #0
 80063a6:	2300      	movs	r3, #0
 80063a8:	4682      	mov	sl, r0
 80063aa:	468b      	mov	fp, r1
 80063ac:	f7fa fbac 	bl	8000b08 <__aeabi_dcmpeq>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	d0c1      	beq.n	8006338 <_strtod_l+0x8b8>
 80063b4:	e619      	b.n	8005fea <_strtod_l+0x56a>
 80063b6:	4641      	mov	r1, r8
 80063b8:	4620      	mov	r0, r4
 80063ba:	f002 fe4d 	bl	8009058 <__ratio>
 80063be:	ec57 6b10 	vmov	r6, r7, d0
 80063c2:	2200      	movs	r2, #0
 80063c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80063c8:	4630      	mov	r0, r6
 80063ca:	4639      	mov	r1, r7
 80063cc:	f7fa fbb0 	bl	8000b30 <__aeabi_dcmple>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d06f      	beq.n	80064b4 <_strtod_l+0xa34>
 80063d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d17a      	bne.n	80064d0 <_strtod_l+0xa50>
 80063da:	f1ba 0f00 	cmp.w	sl, #0
 80063de:	d158      	bne.n	8006492 <_strtod_l+0xa12>
 80063e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d15a      	bne.n	80064a0 <_strtod_l+0xa20>
 80063ea:	4b64      	ldr	r3, [pc, #400]	@ (800657c <_strtod_l+0xafc>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	4630      	mov	r0, r6
 80063f0:	4639      	mov	r1, r7
 80063f2:	f7fa fb93 	bl	8000b1c <__aeabi_dcmplt>
 80063f6:	2800      	cmp	r0, #0
 80063f8:	d159      	bne.n	80064ae <_strtod_l+0xa2e>
 80063fa:	4630      	mov	r0, r6
 80063fc:	4639      	mov	r1, r7
 80063fe:	4b60      	ldr	r3, [pc, #384]	@ (8006580 <_strtod_l+0xb00>)
 8006400:	2200      	movs	r2, #0
 8006402:	f7fa f919 	bl	8000638 <__aeabi_dmul>
 8006406:	4606      	mov	r6, r0
 8006408:	460f      	mov	r7, r1
 800640a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800640e:	9606      	str	r6, [sp, #24]
 8006410:	9307      	str	r3, [sp, #28]
 8006412:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006416:	4d57      	ldr	r5, [pc, #348]	@ (8006574 <_strtod_l+0xaf4>)
 8006418:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800641c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800641e:	401d      	ands	r5, r3
 8006420:	4b58      	ldr	r3, [pc, #352]	@ (8006584 <_strtod_l+0xb04>)
 8006422:	429d      	cmp	r5, r3
 8006424:	f040 80b2 	bne.w	800658c <_strtod_l+0xb0c>
 8006428:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800642a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800642e:	ec4b ab10 	vmov	d0, sl, fp
 8006432:	f002 fd49 	bl	8008ec8 <__ulp>
 8006436:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800643a:	ec51 0b10 	vmov	r0, r1, d0
 800643e:	f7fa f8fb 	bl	8000638 <__aeabi_dmul>
 8006442:	4652      	mov	r2, sl
 8006444:	465b      	mov	r3, fp
 8006446:	f7f9 ff41 	bl	80002cc <__adddf3>
 800644a:	460b      	mov	r3, r1
 800644c:	4949      	ldr	r1, [pc, #292]	@ (8006574 <_strtod_l+0xaf4>)
 800644e:	4a4e      	ldr	r2, [pc, #312]	@ (8006588 <_strtod_l+0xb08>)
 8006450:	4019      	ands	r1, r3
 8006452:	4291      	cmp	r1, r2
 8006454:	4682      	mov	sl, r0
 8006456:	d942      	bls.n	80064de <_strtod_l+0xa5e>
 8006458:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800645a:	4b47      	ldr	r3, [pc, #284]	@ (8006578 <_strtod_l+0xaf8>)
 800645c:	429a      	cmp	r2, r3
 800645e:	d103      	bne.n	8006468 <_strtod_l+0x9e8>
 8006460:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006462:	3301      	adds	r3, #1
 8006464:	f43f ad2b 	beq.w	8005ebe <_strtod_l+0x43e>
 8006468:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006578 <_strtod_l+0xaf8>
 800646c:	f04f 3aff 	mov.w	sl, #4294967295
 8006470:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006472:	9805      	ldr	r0, [sp, #20]
 8006474:	f002 f9f4 	bl	8008860 <_Bfree>
 8006478:	9805      	ldr	r0, [sp, #20]
 800647a:	4649      	mov	r1, r9
 800647c:	f002 f9f0 	bl	8008860 <_Bfree>
 8006480:	9805      	ldr	r0, [sp, #20]
 8006482:	4641      	mov	r1, r8
 8006484:	f002 f9ec 	bl	8008860 <_Bfree>
 8006488:	9805      	ldr	r0, [sp, #20]
 800648a:	4621      	mov	r1, r4
 800648c:	f002 f9e8 	bl	8008860 <_Bfree>
 8006490:	e618      	b.n	80060c4 <_strtod_l+0x644>
 8006492:	f1ba 0f01 	cmp.w	sl, #1
 8006496:	d103      	bne.n	80064a0 <_strtod_l+0xa20>
 8006498:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800649a:	2b00      	cmp	r3, #0
 800649c:	f43f ada5 	beq.w	8005fea <_strtod_l+0x56a>
 80064a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006550 <_strtod_l+0xad0>
 80064a4:	4f35      	ldr	r7, [pc, #212]	@ (800657c <_strtod_l+0xafc>)
 80064a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80064aa:	2600      	movs	r6, #0
 80064ac:	e7b1      	b.n	8006412 <_strtod_l+0x992>
 80064ae:	4f34      	ldr	r7, [pc, #208]	@ (8006580 <_strtod_l+0xb00>)
 80064b0:	2600      	movs	r6, #0
 80064b2:	e7aa      	b.n	800640a <_strtod_l+0x98a>
 80064b4:	4b32      	ldr	r3, [pc, #200]	@ (8006580 <_strtod_l+0xb00>)
 80064b6:	4630      	mov	r0, r6
 80064b8:	4639      	mov	r1, r7
 80064ba:	2200      	movs	r2, #0
 80064bc:	f7fa f8bc 	bl	8000638 <__aeabi_dmul>
 80064c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064c2:	4606      	mov	r6, r0
 80064c4:	460f      	mov	r7, r1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d09f      	beq.n	800640a <_strtod_l+0x98a>
 80064ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80064ce:	e7a0      	b.n	8006412 <_strtod_l+0x992>
 80064d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006558 <_strtod_l+0xad8>
 80064d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80064d8:	ec57 6b17 	vmov	r6, r7, d7
 80064dc:	e799      	b.n	8006412 <_strtod_l+0x992>
 80064de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80064e2:	9b08      	ldr	r3, [sp, #32]
 80064e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1c1      	bne.n	8006470 <_strtod_l+0x9f0>
 80064ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064f0:	0d1b      	lsrs	r3, r3, #20
 80064f2:	051b      	lsls	r3, r3, #20
 80064f4:	429d      	cmp	r5, r3
 80064f6:	d1bb      	bne.n	8006470 <_strtod_l+0x9f0>
 80064f8:	4630      	mov	r0, r6
 80064fa:	4639      	mov	r1, r7
 80064fc:	f7fa fbfc 	bl	8000cf8 <__aeabi_d2lz>
 8006500:	f7fa f86c 	bl	80005dc <__aeabi_l2d>
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	4630      	mov	r0, r6
 800650a:	4639      	mov	r1, r7
 800650c:	f7f9 fedc 	bl	80002c8 <__aeabi_dsub>
 8006510:	460b      	mov	r3, r1
 8006512:	4602      	mov	r2, r0
 8006514:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006518:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800651c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800651e:	ea46 060a 	orr.w	r6, r6, sl
 8006522:	431e      	orrs	r6, r3
 8006524:	d06f      	beq.n	8006606 <_strtod_l+0xb86>
 8006526:	a30e      	add	r3, pc, #56	@ (adr r3, 8006560 <_strtod_l+0xae0>)
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	f7fa faf6 	bl	8000b1c <__aeabi_dcmplt>
 8006530:	2800      	cmp	r0, #0
 8006532:	f47f accf 	bne.w	8005ed4 <_strtod_l+0x454>
 8006536:	a30c      	add	r3, pc, #48	@ (adr r3, 8006568 <_strtod_l+0xae8>)
 8006538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006540:	f7fa fb0a 	bl	8000b58 <__aeabi_dcmpgt>
 8006544:	2800      	cmp	r0, #0
 8006546:	d093      	beq.n	8006470 <_strtod_l+0x9f0>
 8006548:	e4c4      	b.n	8005ed4 <_strtod_l+0x454>
 800654a:	bf00      	nop
 800654c:	f3af 8000 	nop.w
 8006550:	00000000 	.word	0x00000000
 8006554:	bff00000 	.word	0xbff00000
 8006558:	00000000 	.word	0x00000000
 800655c:	3ff00000 	.word	0x3ff00000
 8006560:	94a03595 	.word	0x94a03595
 8006564:	3fdfffff 	.word	0x3fdfffff
 8006568:	35afe535 	.word	0x35afe535
 800656c:	3fe00000 	.word	0x3fe00000
 8006570:	000fffff 	.word	0x000fffff
 8006574:	7ff00000 	.word	0x7ff00000
 8006578:	7fefffff 	.word	0x7fefffff
 800657c:	3ff00000 	.word	0x3ff00000
 8006580:	3fe00000 	.word	0x3fe00000
 8006584:	7fe00000 	.word	0x7fe00000
 8006588:	7c9fffff 	.word	0x7c9fffff
 800658c:	9b08      	ldr	r3, [sp, #32]
 800658e:	b323      	cbz	r3, 80065da <_strtod_l+0xb5a>
 8006590:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006594:	d821      	bhi.n	80065da <_strtod_l+0xb5a>
 8006596:	a328      	add	r3, pc, #160	@ (adr r3, 8006638 <_strtod_l+0xbb8>)
 8006598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659c:	4630      	mov	r0, r6
 800659e:	4639      	mov	r1, r7
 80065a0:	f7fa fac6 	bl	8000b30 <__aeabi_dcmple>
 80065a4:	b1a0      	cbz	r0, 80065d0 <_strtod_l+0xb50>
 80065a6:	4639      	mov	r1, r7
 80065a8:	4630      	mov	r0, r6
 80065aa:	f7fa fb1d 	bl	8000be8 <__aeabi_d2uiz>
 80065ae:	2801      	cmp	r0, #1
 80065b0:	bf38      	it	cc
 80065b2:	2001      	movcc	r0, #1
 80065b4:	f7f9 ffc6 	bl	8000544 <__aeabi_ui2d>
 80065b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065ba:	4606      	mov	r6, r0
 80065bc:	460f      	mov	r7, r1
 80065be:	b9fb      	cbnz	r3, 8006600 <_strtod_l+0xb80>
 80065c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80065c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80065c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80065c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80065cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80065d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80065d6:	1b5b      	subs	r3, r3, r5
 80065d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80065da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80065de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80065e2:	f002 fc71 	bl	8008ec8 <__ulp>
 80065e6:	4650      	mov	r0, sl
 80065e8:	ec53 2b10 	vmov	r2, r3, d0
 80065ec:	4659      	mov	r1, fp
 80065ee:	f7fa f823 	bl	8000638 <__aeabi_dmul>
 80065f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80065f6:	f7f9 fe69 	bl	80002cc <__adddf3>
 80065fa:	4682      	mov	sl, r0
 80065fc:	468b      	mov	fp, r1
 80065fe:	e770      	b.n	80064e2 <_strtod_l+0xa62>
 8006600:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006604:	e7e0      	b.n	80065c8 <_strtod_l+0xb48>
 8006606:	a30e      	add	r3, pc, #56	@ (adr r3, 8006640 <_strtod_l+0xbc0>)
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	f7fa fa86 	bl	8000b1c <__aeabi_dcmplt>
 8006610:	e798      	b.n	8006544 <_strtod_l+0xac4>
 8006612:	2300      	movs	r3, #0
 8006614:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006616:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006618:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	f7ff ba6d 	b.w	8005afa <_strtod_l+0x7a>
 8006620:	2a65      	cmp	r2, #101	@ 0x65
 8006622:	f43f ab66 	beq.w	8005cf2 <_strtod_l+0x272>
 8006626:	2a45      	cmp	r2, #69	@ 0x45
 8006628:	f43f ab63 	beq.w	8005cf2 <_strtod_l+0x272>
 800662c:	2301      	movs	r3, #1
 800662e:	f7ff bb9e 	b.w	8005d6e <_strtod_l+0x2ee>
 8006632:	bf00      	nop
 8006634:	f3af 8000 	nop.w
 8006638:	ffc00000 	.word	0xffc00000
 800663c:	41dfffff 	.word	0x41dfffff
 8006640:	94a03595 	.word	0x94a03595
 8006644:	3fcfffff 	.word	0x3fcfffff

08006648 <strtod>:
 8006648:	460a      	mov	r2, r1
 800664a:	4601      	mov	r1, r0
 800664c:	4802      	ldr	r0, [pc, #8]	@ (8006658 <strtod+0x10>)
 800664e:	4b03      	ldr	r3, [pc, #12]	@ (800665c <strtod+0x14>)
 8006650:	6800      	ldr	r0, [r0, #0]
 8006652:	f7ff ba15 	b.w	8005a80 <_strtod_l>
 8006656:	bf00      	nop
 8006658:	20000184 	.word	0x20000184
 800665c:	20000018 	.word	0x20000018

08006660 <__cvt>:
 8006660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006664:	ec57 6b10 	vmov	r6, r7, d0
 8006668:	2f00      	cmp	r7, #0
 800666a:	460c      	mov	r4, r1
 800666c:	4619      	mov	r1, r3
 800666e:	463b      	mov	r3, r7
 8006670:	bfbb      	ittet	lt
 8006672:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006676:	461f      	movlt	r7, r3
 8006678:	2300      	movge	r3, #0
 800667a:	232d      	movlt	r3, #45	@ 0x2d
 800667c:	700b      	strb	r3, [r1, #0]
 800667e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006680:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006684:	4691      	mov	r9, r2
 8006686:	f023 0820 	bic.w	r8, r3, #32
 800668a:	bfbc      	itt	lt
 800668c:	4632      	movlt	r2, r6
 800668e:	4616      	movlt	r6, r2
 8006690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006694:	d005      	beq.n	80066a2 <__cvt+0x42>
 8006696:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800669a:	d100      	bne.n	800669e <__cvt+0x3e>
 800669c:	3401      	adds	r4, #1
 800669e:	2102      	movs	r1, #2
 80066a0:	e000      	b.n	80066a4 <__cvt+0x44>
 80066a2:	2103      	movs	r1, #3
 80066a4:	ab03      	add	r3, sp, #12
 80066a6:	9301      	str	r3, [sp, #4]
 80066a8:	ab02      	add	r3, sp, #8
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	ec47 6b10 	vmov	d0, r6, r7
 80066b0:	4653      	mov	r3, sl
 80066b2:	4622      	mov	r2, r4
 80066b4:	f000 fe84 	bl	80073c0 <_dtoa_r>
 80066b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80066bc:	4605      	mov	r5, r0
 80066be:	d119      	bne.n	80066f4 <__cvt+0x94>
 80066c0:	f019 0f01 	tst.w	r9, #1
 80066c4:	d00e      	beq.n	80066e4 <__cvt+0x84>
 80066c6:	eb00 0904 	add.w	r9, r0, r4
 80066ca:	2200      	movs	r2, #0
 80066cc:	2300      	movs	r3, #0
 80066ce:	4630      	mov	r0, r6
 80066d0:	4639      	mov	r1, r7
 80066d2:	f7fa fa19 	bl	8000b08 <__aeabi_dcmpeq>
 80066d6:	b108      	cbz	r0, 80066dc <__cvt+0x7c>
 80066d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80066dc:	2230      	movs	r2, #48	@ 0x30
 80066de:	9b03      	ldr	r3, [sp, #12]
 80066e0:	454b      	cmp	r3, r9
 80066e2:	d31e      	bcc.n	8006722 <__cvt+0xc2>
 80066e4:	9b03      	ldr	r3, [sp, #12]
 80066e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066e8:	1b5b      	subs	r3, r3, r5
 80066ea:	4628      	mov	r0, r5
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	b004      	add	sp, #16
 80066f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066f8:	eb00 0904 	add.w	r9, r0, r4
 80066fc:	d1e5      	bne.n	80066ca <__cvt+0x6a>
 80066fe:	7803      	ldrb	r3, [r0, #0]
 8006700:	2b30      	cmp	r3, #48	@ 0x30
 8006702:	d10a      	bne.n	800671a <__cvt+0xba>
 8006704:	2200      	movs	r2, #0
 8006706:	2300      	movs	r3, #0
 8006708:	4630      	mov	r0, r6
 800670a:	4639      	mov	r1, r7
 800670c:	f7fa f9fc 	bl	8000b08 <__aeabi_dcmpeq>
 8006710:	b918      	cbnz	r0, 800671a <__cvt+0xba>
 8006712:	f1c4 0401 	rsb	r4, r4, #1
 8006716:	f8ca 4000 	str.w	r4, [sl]
 800671a:	f8da 3000 	ldr.w	r3, [sl]
 800671e:	4499      	add	r9, r3
 8006720:	e7d3      	b.n	80066ca <__cvt+0x6a>
 8006722:	1c59      	adds	r1, r3, #1
 8006724:	9103      	str	r1, [sp, #12]
 8006726:	701a      	strb	r2, [r3, #0]
 8006728:	e7d9      	b.n	80066de <__cvt+0x7e>

0800672a <__exponent>:
 800672a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800672c:	2900      	cmp	r1, #0
 800672e:	bfba      	itte	lt
 8006730:	4249      	neglt	r1, r1
 8006732:	232d      	movlt	r3, #45	@ 0x2d
 8006734:	232b      	movge	r3, #43	@ 0x2b
 8006736:	2909      	cmp	r1, #9
 8006738:	7002      	strb	r2, [r0, #0]
 800673a:	7043      	strb	r3, [r0, #1]
 800673c:	dd29      	ble.n	8006792 <__exponent+0x68>
 800673e:	f10d 0307 	add.w	r3, sp, #7
 8006742:	461d      	mov	r5, r3
 8006744:	270a      	movs	r7, #10
 8006746:	461a      	mov	r2, r3
 8006748:	fbb1 f6f7 	udiv	r6, r1, r7
 800674c:	fb07 1416 	mls	r4, r7, r6, r1
 8006750:	3430      	adds	r4, #48	@ 0x30
 8006752:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006756:	460c      	mov	r4, r1
 8006758:	2c63      	cmp	r4, #99	@ 0x63
 800675a:	f103 33ff 	add.w	r3, r3, #4294967295
 800675e:	4631      	mov	r1, r6
 8006760:	dcf1      	bgt.n	8006746 <__exponent+0x1c>
 8006762:	3130      	adds	r1, #48	@ 0x30
 8006764:	1e94      	subs	r4, r2, #2
 8006766:	f803 1c01 	strb.w	r1, [r3, #-1]
 800676a:	1c41      	adds	r1, r0, #1
 800676c:	4623      	mov	r3, r4
 800676e:	42ab      	cmp	r3, r5
 8006770:	d30a      	bcc.n	8006788 <__exponent+0x5e>
 8006772:	f10d 0309 	add.w	r3, sp, #9
 8006776:	1a9b      	subs	r3, r3, r2
 8006778:	42ac      	cmp	r4, r5
 800677a:	bf88      	it	hi
 800677c:	2300      	movhi	r3, #0
 800677e:	3302      	adds	r3, #2
 8006780:	4403      	add	r3, r0
 8006782:	1a18      	subs	r0, r3, r0
 8006784:	b003      	add	sp, #12
 8006786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006788:	f813 6b01 	ldrb.w	r6, [r3], #1
 800678c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006790:	e7ed      	b.n	800676e <__exponent+0x44>
 8006792:	2330      	movs	r3, #48	@ 0x30
 8006794:	3130      	adds	r1, #48	@ 0x30
 8006796:	7083      	strb	r3, [r0, #2]
 8006798:	70c1      	strb	r1, [r0, #3]
 800679a:	1d03      	adds	r3, r0, #4
 800679c:	e7f1      	b.n	8006782 <__exponent+0x58>
	...

080067a0 <_printf_float>:
 80067a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a4:	b08d      	sub	sp, #52	@ 0x34
 80067a6:	460c      	mov	r4, r1
 80067a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80067ac:	4616      	mov	r6, r2
 80067ae:	461f      	mov	r7, r3
 80067b0:	4605      	mov	r5, r0
 80067b2:	f000 fced 	bl	8007190 <_localeconv_r>
 80067b6:	6803      	ldr	r3, [r0, #0]
 80067b8:	9304      	str	r3, [sp, #16]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7f9 fd78 	bl	80002b0 <strlen>
 80067c0:	2300      	movs	r3, #0
 80067c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067c4:	f8d8 3000 	ldr.w	r3, [r8]
 80067c8:	9005      	str	r0, [sp, #20]
 80067ca:	3307      	adds	r3, #7
 80067cc:	f023 0307 	bic.w	r3, r3, #7
 80067d0:	f103 0208 	add.w	r2, r3, #8
 80067d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067d8:	f8d4 b000 	ldr.w	fp, [r4]
 80067dc:	f8c8 2000 	str.w	r2, [r8]
 80067e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80067e8:	9307      	str	r3, [sp, #28]
 80067ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80067ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80067f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067f6:	4b9c      	ldr	r3, [pc, #624]	@ (8006a68 <_printf_float+0x2c8>)
 80067f8:	f04f 32ff 	mov.w	r2, #4294967295
 80067fc:	f7fa f9b6 	bl	8000b6c <__aeabi_dcmpun>
 8006800:	bb70      	cbnz	r0, 8006860 <_printf_float+0xc0>
 8006802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006806:	4b98      	ldr	r3, [pc, #608]	@ (8006a68 <_printf_float+0x2c8>)
 8006808:	f04f 32ff 	mov.w	r2, #4294967295
 800680c:	f7fa f990 	bl	8000b30 <__aeabi_dcmple>
 8006810:	bb30      	cbnz	r0, 8006860 <_printf_float+0xc0>
 8006812:	2200      	movs	r2, #0
 8006814:	2300      	movs	r3, #0
 8006816:	4640      	mov	r0, r8
 8006818:	4649      	mov	r1, r9
 800681a:	f7fa f97f 	bl	8000b1c <__aeabi_dcmplt>
 800681e:	b110      	cbz	r0, 8006826 <_printf_float+0x86>
 8006820:	232d      	movs	r3, #45	@ 0x2d
 8006822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006826:	4a91      	ldr	r2, [pc, #580]	@ (8006a6c <_printf_float+0x2cc>)
 8006828:	4b91      	ldr	r3, [pc, #580]	@ (8006a70 <_printf_float+0x2d0>)
 800682a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800682e:	bf94      	ite	ls
 8006830:	4690      	movls	r8, r2
 8006832:	4698      	movhi	r8, r3
 8006834:	2303      	movs	r3, #3
 8006836:	6123      	str	r3, [r4, #16]
 8006838:	f02b 0304 	bic.w	r3, fp, #4
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	f04f 0900 	mov.w	r9, #0
 8006842:	9700      	str	r7, [sp, #0]
 8006844:	4633      	mov	r3, r6
 8006846:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006848:	4621      	mov	r1, r4
 800684a:	4628      	mov	r0, r5
 800684c:	f000 f9d2 	bl	8006bf4 <_printf_common>
 8006850:	3001      	adds	r0, #1
 8006852:	f040 808d 	bne.w	8006970 <_printf_float+0x1d0>
 8006856:	f04f 30ff 	mov.w	r0, #4294967295
 800685a:	b00d      	add	sp, #52	@ 0x34
 800685c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006860:	4642      	mov	r2, r8
 8006862:	464b      	mov	r3, r9
 8006864:	4640      	mov	r0, r8
 8006866:	4649      	mov	r1, r9
 8006868:	f7fa f980 	bl	8000b6c <__aeabi_dcmpun>
 800686c:	b140      	cbz	r0, 8006880 <_printf_float+0xe0>
 800686e:	464b      	mov	r3, r9
 8006870:	2b00      	cmp	r3, #0
 8006872:	bfbc      	itt	lt
 8006874:	232d      	movlt	r3, #45	@ 0x2d
 8006876:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800687a:	4a7e      	ldr	r2, [pc, #504]	@ (8006a74 <_printf_float+0x2d4>)
 800687c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a78 <_printf_float+0x2d8>)
 800687e:	e7d4      	b.n	800682a <_printf_float+0x8a>
 8006880:	6863      	ldr	r3, [r4, #4]
 8006882:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006886:	9206      	str	r2, [sp, #24]
 8006888:	1c5a      	adds	r2, r3, #1
 800688a:	d13b      	bne.n	8006904 <_printf_float+0x164>
 800688c:	2306      	movs	r3, #6
 800688e:	6063      	str	r3, [r4, #4]
 8006890:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006894:	2300      	movs	r3, #0
 8006896:	6022      	str	r2, [r4, #0]
 8006898:	9303      	str	r3, [sp, #12]
 800689a:	ab0a      	add	r3, sp, #40	@ 0x28
 800689c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80068a0:	ab09      	add	r3, sp, #36	@ 0x24
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	6861      	ldr	r1, [r4, #4]
 80068a6:	ec49 8b10 	vmov	d0, r8, r9
 80068aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80068ae:	4628      	mov	r0, r5
 80068b0:	f7ff fed6 	bl	8006660 <__cvt>
 80068b4:	9b06      	ldr	r3, [sp, #24]
 80068b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80068b8:	2b47      	cmp	r3, #71	@ 0x47
 80068ba:	4680      	mov	r8, r0
 80068bc:	d129      	bne.n	8006912 <_printf_float+0x172>
 80068be:	1cc8      	adds	r0, r1, #3
 80068c0:	db02      	blt.n	80068c8 <_printf_float+0x128>
 80068c2:	6863      	ldr	r3, [r4, #4]
 80068c4:	4299      	cmp	r1, r3
 80068c6:	dd41      	ble.n	800694c <_printf_float+0x1ac>
 80068c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80068cc:	fa5f fa8a 	uxtb.w	sl, sl
 80068d0:	3901      	subs	r1, #1
 80068d2:	4652      	mov	r2, sl
 80068d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80068d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80068da:	f7ff ff26 	bl	800672a <__exponent>
 80068de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068e0:	1813      	adds	r3, r2, r0
 80068e2:	2a01      	cmp	r2, #1
 80068e4:	4681      	mov	r9, r0
 80068e6:	6123      	str	r3, [r4, #16]
 80068e8:	dc02      	bgt.n	80068f0 <_printf_float+0x150>
 80068ea:	6822      	ldr	r2, [r4, #0]
 80068ec:	07d2      	lsls	r2, r2, #31
 80068ee:	d501      	bpl.n	80068f4 <_printf_float+0x154>
 80068f0:	3301      	adds	r3, #1
 80068f2:	6123      	str	r3, [r4, #16]
 80068f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0a2      	beq.n	8006842 <_printf_float+0xa2>
 80068fc:	232d      	movs	r3, #45	@ 0x2d
 80068fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006902:	e79e      	b.n	8006842 <_printf_float+0xa2>
 8006904:	9a06      	ldr	r2, [sp, #24]
 8006906:	2a47      	cmp	r2, #71	@ 0x47
 8006908:	d1c2      	bne.n	8006890 <_printf_float+0xf0>
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1c0      	bne.n	8006890 <_printf_float+0xf0>
 800690e:	2301      	movs	r3, #1
 8006910:	e7bd      	b.n	800688e <_printf_float+0xee>
 8006912:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006916:	d9db      	bls.n	80068d0 <_printf_float+0x130>
 8006918:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800691c:	d118      	bne.n	8006950 <_printf_float+0x1b0>
 800691e:	2900      	cmp	r1, #0
 8006920:	6863      	ldr	r3, [r4, #4]
 8006922:	dd0b      	ble.n	800693c <_printf_float+0x19c>
 8006924:	6121      	str	r1, [r4, #16]
 8006926:	b913      	cbnz	r3, 800692e <_printf_float+0x18e>
 8006928:	6822      	ldr	r2, [r4, #0]
 800692a:	07d0      	lsls	r0, r2, #31
 800692c:	d502      	bpl.n	8006934 <_printf_float+0x194>
 800692e:	3301      	adds	r3, #1
 8006930:	440b      	add	r3, r1
 8006932:	6123      	str	r3, [r4, #16]
 8006934:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006936:	f04f 0900 	mov.w	r9, #0
 800693a:	e7db      	b.n	80068f4 <_printf_float+0x154>
 800693c:	b913      	cbnz	r3, 8006944 <_printf_float+0x1a4>
 800693e:	6822      	ldr	r2, [r4, #0]
 8006940:	07d2      	lsls	r2, r2, #31
 8006942:	d501      	bpl.n	8006948 <_printf_float+0x1a8>
 8006944:	3302      	adds	r3, #2
 8006946:	e7f4      	b.n	8006932 <_printf_float+0x192>
 8006948:	2301      	movs	r3, #1
 800694a:	e7f2      	b.n	8006932 <_printf_float+0x192>
 800694c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006952:	4299      	cmp	r1, r3
 8006954:	db05      	blt.n	8006962 <_printf_float+0x1c2>
 8006956:	6823      	ldr	r3, [r4, #0]
 8006958:	6121      	str	r1, [r4, #16]
 800695a:	07d8      	lsls	r0, r3, #31
 800695c:	d5ea      	bpl.n	8006934 <_printf_float+0x194>
 800695e:	1c4b      	adds	r3, r1, #1
 8006960:	e7e7      	b.n	8006932 <_printf_float+0x192>
 8006962:	2900      	cmp	r1, #0
 8006964:	bfd4      	ite	le
 8006966:	f1c1 0202 	rsble	r2, r1, #2
 800696a:	2201      	movgt	r2, #1
 800696c:	4413      	add	r3, r2
 800696e:	e7e0      	b.n	8006932 <_printf_float+0x192>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	055a      	lsls	r2, r3, #21
 8006974:	d407      	bmi.n	8006986 <_printf_float+0x1e6>
 8006976:	6923      	ldr	r3, [r4, #16]
 8006978:	4642      	mov	r2, r8
 800697a:	4631      	mov	r1, r6
 800697c:	4628      	mov	r0, r5
 800697e:	47b8      	blx	r7
 8006980:	3001      	adds	r0, #1
 8006982:	d12b      	bne.n	80069dc <_printf_float+0x23c>
 8006984:	e767      	b.n	8006856 <_printf_float+0xb6>
 8006986:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800698a:	f240 80dd 	bls.w	8006b48 <_printf_float+0x3a8>
 800698e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006992:	2200      	movs	r2, #0
 8006994:	2300      	movs	r3, #0
 8006996:	f7fa f8b7 	bl	8000b08 <__aeabi_dcmpeq>
 800699a:	2800      	cmp	r0, #0
 800699c:	d033      	beq.n	8006a06 <_printf_float+0x266>
 800699e:	4a37      	ldr	r2, [pc, #220]	@ (8006a7c <_printf_float+0x2dc>)
 80069a0:	2301      	movs	r3, #1
 80069a2:	4631      	mov	r1, r6
 80069a4:	4628      	mov	r0, r5
 80069a6:	47b8      	blx	r7
 80069a8:	3001      	adds	r0, #1
 80069aa:	f43f af54 	beq.w	8006856 <_printf_float+0xb6>
 80069ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80069b2:	4543      	cmp	r3, r8
 80069b4:	db02      	blt.n	80069bc <_printf_float+0x21c>
 80069b6:	6823      	ldr	r3, [r4, #0]
 80069b8:	07d8      	lsls	r0, r3, #31
 80069ba:	d50f      	bpl.n	80069dc <_printf_float+0x23c>
 80069bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c0:	4631      	mov	r1, r6
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f af45 	beq.w	8006856 <_printf_float+0xb6>
 80069cc:	f04f 0900 	mov.w	r9, #0
 80069d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80069d4:	f104 0a1a 	add.w	sl, r4, #26
 80069d8:	45c8      	cmp	r8, r9
 80069da:	dc09      	bgt.n	80069f0 <_printf_float+0x250>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	079b      	lsls	r3, r3, #30
 80069e0:	f100 8103 	bmi.w	8006bea <_printf_float+0x44a>
 80069e4:	68e0      	ldr	r0, [r4, #12]
 80069e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069e8:	4298      	cmp	r0, r3
 80069ea:	bfb8      	it	lt
 80069ec:	4618      	movlt	r0, r3
 80069ee:	e734      	b.n	800685a <_printf_float+0xba>
 80069f0:	2301      	movs	r3, #1
 80069f2:	4652      	mov	r2, sl
 80069f4:	4631      	mov	r1, r6
 80069f6:	4628      	mov	r0, r5
 80069f8:	47b8      	blx	r7
 80069fa:	3001      	adds	r0, #1
 80069fc:	f43f af2b 	beq.w	8006856 <_printf_float+0xb6>
 8006a00:	f109 0901 	add.w	r9, r9, #1
 8006a04:	e7e8      	b.n	80069d8 <_printf_float+0x238>
 8006a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	dc39      	bgt.n	8006a80 <_printf_float+0x2e0>
 8006a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8006a7c <_printf_float+0x2dc>)
 8006a0e:	2301      	movs	r3, #1
 8006a10:	4631      	mov	r1, r6
 8006a12:	4628      	mov	r0, r5
 8006a14:	47b8      	blx	r7
 8006a16:	3001      	adds	r0, #1
 8006a18:	f43f af1d 	beq.w	8006856 <_printf_float+0xb6>
 8006a1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006a20:	ea59 0303 	orrs.w	r3, r9, r3
 8006a24:	d102      	bne.n	8006a2c <_printf_float+0x28c>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	07d9      	lsls	r1, r3, #31
 8006a2a:	d5d7      	bpl.n	80069dc <_printf_float+0x23c>
 8006a2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a30:	4631      	mov	r1, r6
 8006a32:	4628      	mov	r0, r5
 8006a34:	47b8      	blx	r7
 8006a36:	3001      	adds	r0, #1
 8006a38:	f43f af0d 	beq.w	8006856 <_printf_float+0xb6>
 8006a3c:	f04f 0a00 	mov.w	sl, #0
 8006a40:	f104 0b1a 	add.w	fp, r4, #26
 8006a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a46:	425b      	negs	r3, r3
 8006a48:	4553      	cmp	r3, sl
 8006a4a:	dc01      	bgt.n	8006a50 <_printf_float+0x2b0>
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	e793      	b.n	8006978 <_printf_float+0x1d8>
 8006a50:	2301      	movs	r3, #1
 8006a52:	465a      	mov	r2, fp
 8006a54:	4631      	mov	r1, r6
 8006a56:	4628      	mov	r0, r5
 8006a58:	47b8      	blx	r7
 8006a5a:	3001      	adds	r0, #1
 8006a5c:	f43f aefb 	beq.w	8006856 <_printf_float+0xb6>
 8006a60:	f10a 0a01 	add.w	sl, sl, #1
 8006a64:	e7ee      	b.n	8006a44 <_printf_float+0x2a4>
 8006a66:	bf00      	nop
 8006a68:	7fefffff 	.word	0x7fefffff
 8006a6c:	08009c90 	.word	0x08009c90
 8006a70:	08009c94 	.word	0x08009c94
 8006a74:	08009c98 	.word	0x08009c98
 8006a78:	08009c9c 	.word	0x08009c9c
 8006a7c:	08009ca0 	.word	0x08009ca0
 8006a80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a86:	4553      	cmp	r3, sl
 8006a88:	bfa8      	it	ge
 8006a8a:	4653      	movge	r3, sl
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	4699      	mov	r9, r3
 8006a90:	dc36      	bgt.n	8006b00 <_printf_float+0x360>
 8006a92:	f04f 0b00 	mov.w	fp, #0
 8006a96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a9a:	f104 021a 	add.w	r2, r4, #26
 8006a9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006aa0:	9306      	str	r3, [sp, #24]
 8006aa2:	eba3 0309 	sub.w	r3, r3, r9
 8006aa6:	455b      	cmp	r3, fp
 8006aa8:	dc31      	bgt.n	8006b0e <_printf_float+0x36e>
 8006aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aac:	459a      	cmp	sl, r3
 8006aae:	dc3a      	bgt.n	8006b26 <_printf_float+0x386>
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	07da      	lsls	r2, r3, #31
 8006ab4:	d437      	bmi.n	8006b26 <_printf_float+0x386>
 8006ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ab8:	ebaa 0903 	sub.w	r9, sl, r3
 8006abc:	9b06      	ldr	r3, [sp, #24]
 8006abe:	ebaa 0303 	sub.w	r3, sl, r3
 8006ac2:	4599      	cmp	r9, r3
 8006ac4:	bfa8      	it	ge
 8006ac6:	4699      	movge	r9, r3
 8006ac8:	f1b9 0f00 	cmp.w	r9, #0
 8006acc:	dc33      	bgt.n	8006b36 <_printf_float+0x396>
 8006ace:	f04f 0800 	mov.w	r8, #0
 8006ad2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ad6:	f104 0b1a 	add.w	fp, r4, #26
 8006ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006adc:	ebaa 0303 	sub.w	r3, sl, r3
 8006ae0:	eba3 0309 	sub.w	r3, r3, r9
 8006ae4:	4543      	cmp	r3, r8
 8006ae6:	f77f af79 	ble.w	80069dc <_printf_float+0x23c>
 8006aea:	2301      	movs	r3, #1
 8006aec:	465a      	mov	r2, fp
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f aeae 	beq.w	8006856 <_printf_float+0xb6>
 8006afa:	f108 0801 	add.w	r8, r8, #1
 8006afe:	e7ec      	b.n	8006ada <_printf_float+0x33a>
 8006b00:	4642      	mov	r2, r8
 8006b02:	4631      	mov	r1, r6
 8006b04:	4628      	mov	r0, r5
 8006b06:	47b8      	blx	r7
 8006b08:	3001      	adds	r0, #1
 8006b0a:	d1c2      	bne.n	8006a92 <_printf_float+0x2f2>
 8006b0c:	e6a3      	b.n	8006856 <_printf_float+0xb6>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	4631      	mov	r1, r6
 8006b12:	4628      	mov	r0, r5
 8006b14:	9206      	str	r2, [sp, #24]
 8006b16:	47b8      	blx	r7
 8006b18:	3001      	adds	r0, #1
 8006b1a:	f43f ae9c 	beq.w	8006856 <_printf_float+0xb6>
 8006b1e:	9a06      	ldr	r2, [sp, #24]
 8006b20:	f10b 0b01 	add.w	fp, fp, #1
 8006b24:	e7bb      	b.n	8006a9e <_printf_float+0x2fe>
 8006b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	47b8      	blx	r7
 8006b30:	3001      	adds	r0, #1
 8006b32:	d1c0      	bne.n	8006ab6 <_printf_float+0x316>
 8006b34:	e68f      	b.n	8006856 <_printf_float+0xb6>
 8006b36:	9a06      	ldr	r2, [sp, #24]
 8006b38:	464b      	mov	r3, r9
 8006b3a:	4442      	add	r2, r8
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4628      	mov	r0, r5
 8006b40:	47b8      	blx	r7
 8006b42:	3001      	adds	r0, #1
 8006b44:	d1c3      	bne.n	8006ace <_printf_float+0x32e>
 8006b46:	e686      	b.n	8006856 <_printf_float+0xb6>
 8006b48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b4c:	f1ba 0f01 	cmp.w	sl, #1
 8006b50:	dc01      	bgt.n	8006b56 <_printf_float+0x3b6>
 8006b52:	07db      	lsls	r3, r3, #31
 8006b54:	d536      	bpl.n	8006bc4 <_printf_float+0x424>
 8006b56:	2301      	movs	r3, #1
 8006b58:	4642      	mov	r2, r8
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	47b8      	blx	r7
 8006b60:	3001      	adds	r0, #1
 8006b62:	f43f ae78 	beq.w	8006856 <_printf_float+0xb6>
 8006b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b6a:	4631      	mov	r1, r6
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	47b8      	blx	r7
 8006b70:	3001      	adds	r0, #1
 8006b72:	f43f ae70 	beq.w	8006856 <_printf_float+0xb6>
 8006b76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b82:	f7f9 ffc1 	bl	8000b08 <__aeabi_dcmpeq>
 8006b86:	b9c0      	cbnz	r0, 8006bba <_printf_float+0x41a>
 8006b88:	4653      	mov	r3, sl
 8006b8a:	f108 0201 	add.w	r2, r8, #1
 8006b8e:	4631      	mov	r1, r6
 8006b90:	4628      	mov	r0, r5
 8006b92:	47b8      	blx	r7
 8006b94:	3001      	adds	r0, #1
 8006b96:	d10c      	bne.n	8006bb2 <_printf_float+0x412>
 8006b98:	e65d      	b.n	8006856 <_printf_float+0xb6>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	465a      	mov	r2, fp
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	47b8      	blx	r7
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	f43f ae56 	beq.w	8006856 <_printf_float+0xb6>
 8006baa:	f108 0801 	add.w	r8, r8, #1
 8006bae:	45d0      	cmp	r8, sl
 8006bb0:	dbf3      	blt.n	8006b9a <_printf_float+0x3fa>
 8006bb2:	464b      	mov	r3, r9
 8006bb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006bb8:	e6df      	b.n	800697a <_printf_float+0x1da>
 8006bba:	f04f 0800 	mov.w	r8, #0
 8006bbe:	f104 0b1a 	add.w	fp, r4, #26
 8006bc2:	e7f4      	b.n	8006bae <_printf_float+0x40e>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	4642      	mov	r2, r8
 8006bc8:	e7e1      	b.n	8006b8e <_printf_float+0x3ee>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	464a      	mov	r2, r9
 8006bce:	4631      	mov	r1, r6
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	47b8      	blx	r7
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	f43f ae3e 	beq.w	8006856 <_printf_float+0xb6>
 8006bda:	f108 0801 	add.w	r8, r8, #1
 8006bde:	68e3      	ldr	r3, [r4, #12]
 8006be0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006be2:	1a5b      	subs	r3, r3, r1
 8006be4:	4543      	cmp	r3, r8
 8006be6:	dcf0      	bgt.n	8006bca <_printf_float+0x42a>
 8006be8:	e6fc      	b.n	80069e4 <_printf_float+0x244>
 8006bea:	f04f 0800 	mov.w	r8, #0
 8006bee:	f104 0919 	add.w	r9, r4, #25
 8006bf2:	e7f4      	b.n	8006bde <_printf_float+0x43e>

08006bf4 <_printf_common>:
 8006bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf8:	4616      	mov	r6, r2
 8006bfa:	4698      	mov	r8, r3
 8006bfc:	688a      	ldr	r2, [r1, #8]
 8006bfe:	690b      	ldr	r3, [r1, #16]
 8006c00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c04:	4293      	cmp	r3, r2
 8006c06:	bfb8      	it	lt
 8006c08:	4613      	movlt	r3, r2
 8006c0a:	6033      	str	r3, [r6, #0]
 8006c0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c10:	4607      	mov	r7, r0
 8006c12:	460c      	mov	r4, r1
 8006c14:	b10a      	cbz	r2, 8006c1a <_printf_common+0x26>
 8006c16:	3301      	adds	r3, #1
 8006c18:	6033      	str	r3, [r6, #0]
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	0699      	lsls	r1, r3, #26
 8006c1e:	bf42      	ittt	mi
 8006c20:	6833      	ldrmi	r3, [r6, #0]
 8006c22:	3302      	addmi	r3, #2
 8006c24:	6033      	strmi	r3, [r6, #0]
 8006c26:	6825      	ldr	r5, [r4, #0]
 8006c28:	f015 0506 	ands.w	r5, r5, #6
 8006c2c:	d106      	bne.n	8006c3c <_printf_common+0x48>
 8006c2e:	f104 0a19 	add.w	sl, r4, #25
 8006c32:	68e3      	ldr	r3, [r4, #12]
 8006c34:	6832      	ldr	r2, [r6, #0]
 8006c36:	1a9b      	subs	r3, r3, r2
 8006c38:	42ab      	cmp	r3, r5
 8006c3a:	dc26      	bgt.n	8006c8a <_printf_common+0x96>
 8006c3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c40:	6822      	ldr	r2, [r4, #0]
 8006c42:	3b00      	subs	r3, #0
 8006c44:	bf18      	it	ne
 8006c46:	2301      	movne	r3, #1
 8006c48:	0692      	lsls	r2, r2, #26
 8006c4a:	d42b      	bmi.n	8006ca4 <_printf_common+0xb0>
 8006c4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c50:	4641      	mov	r1, r8
 8006c52:	4638      	mov	r0, r7
 8006c54:	47c8      	blx	r9
 8006c56:	3001      	adds	r0, #1
 8006c58:	d01e      	beq.n	8006c98 <_printf_common+0xa4>
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	6922      	ldr	r2, [r4, #16]
 8006c5e:	f003 0306 	and.w	r3, r3, #6
 8006c62:	2b04      	cmp	r3, #4
 8006c64:	bf02      	ittt	eq
 8006c66:	68e5      	ldreq	r5, [r4, #12]
 8006c68:	6833      	ldreq	r3, [r6, #0]
 8006c6a:	1aed      	subeq	r5, r5, r3
 8006c6c:	68a3      	ldr	r3, [r4, #8]
 8006c6e:	bf0c      	ite	eq
 8006c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c74:	2500      	movne	r5, #0
 8006c76:	4293      	cmp	r3, r2
 8006c78:	bfc4      	itt	gt
 8006c7a:	1a9b      	subgt	r3, r3, r2
 8006c7c:	18ed      	addgt	r5, r5, r3
 8006c7e:	2600      	movs	r6, #0
 8006c80:	341a      	adds	r4, #26
 8006c82:	42b5      	cmp	r5, r6
 8006c84:	d11a      	bne.n	8006cbc <_printf_common+0xc8>
 8006c86:	2000      	movs	r0, #0
 8006c88:	e008      	b.n	8006c9c <_printf_common+0xa8>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4652      	mov	r2, sl
 8006c8e:	4641      	mov	r1, r8
 8006c90:	4638      	mov	r0, r7
 8006c92:	47c8      	blx	r9
 8006c94:	3001      	adds	r0, #1
 8006c96:	d103      	bne.n	8006ca0 <_printf_common+0xac>
 8006c98:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca0:	3501      	adds	r5, #1
 8006ca2:	e7c6      	b.n	8006c32 <_printf_common+0x3e>
 8006ca4:	18e1      	adds	r1, r4, r3
 8006ca6:	1c5a      	adds	r2, r3, #1
 8006ca8:	2030      	movs	r0, #48	@ 0x30
 8006caa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cae:	4422      	add	r2, r4
 8006cb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cb8:	3302      	adds	r3, #2
 8006cba:	e7c7      	b.n	8006c4c <_printf_common+0x58>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	4622      	mov	r2, r4
 8006cc0:	4641      	mov	r1, r8
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	47c8      	blx	r9
 8006cc6:	3001      	adds	r0, #1
 8006cc8:	d0e6      	beq.n	8006c98 <_printf_common+0xa4>
 8006cca:	3601      	adds	r6, #1
 8006ccc:	e7d9      	b.n	8006c82 <_printf_common+0x8e>
	...

08006cd0 <_printf_i>:
 8006cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd4:	7e0f      	ldrb	r7, [r1, #24]
 8006cd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cd8:	2f78      	cmp	r7, #120	@ 0x78
 8006cda:	4691      	mov	r9, r2
 8006cdc:	4680      	mov	r8, r0
 8006cde:	460c      	mov	r4, r1
 8006ce0:	469a      	mov	sl, r3
 8006ce2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ce6:	d807      	bhi.n	8006cf8 <_printf_i+0x28>
 8006ce8:	2f62      	cmp	r7, #98	@ 0x62
 8006cea:	d80a      	bhi.n	8006d02 <_printf_i+0x32>
 8006cec:	2f00      	cmp	r7, #0
 8006cee:	f000 80d2 	beq.w	8006e96 <_printf_i+0x1c6>
 8006cf2:	2f58      	cmp	r7, #88	@ 0x58
 8006cf4:	f000 80b9 	beq.w	8006e6a <_printf_i+0x19a>
 8006cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d00:	e03a      	b.n	8006d78 <_printf_i+0xa8>
 8006d02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d06:	2b15      	cmp	r3, #21
 8006d08:	d8f6      	bhi.n	8006cf8 <_printf_i+0x28>
 8006d0a:	a101      	add	r1, pc, #4	@ (adr r1, 8006d10 <_printf_i+0x40>)
 8006d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d10:	08006d69 	.word	0x08006d69
 8006d14:	08006d7d 	.word	0x08006d7d
 8006d18:	08006cf9 	.word	0x08006cf9
 8006d1c:	08006cf9 	.word	0x08006cf9
 8006d20:	08006cf9 	.word	0x08006cf9
 8006d24:	08006cf9 	.word	0x08006cf9
 8006d28:	08006d7d 	.word	0x08006d7d
 8006d2c:	08006cf9 	.word	0x08006cf9
 8006d30:	08006cf9 	.word	0x08006cf9
 8006d34:	08006cf9 	.word	0x08006cf9
 8006d38:	08006cf9 	.word	0x08006cf9
 8006d3c:	08006e7d 	.word	0x08006e7d
 8006d40:	08006da7 	.word	0x08006da7
 8006d44:	08006e37 	.word	0x08006e37
 8006d48:	08006cf9 	.word	0x08006cf9
 8006d4c:	08006cf9 	.word	0x08006cf9
 8006d50:	08006e9f 	.word	0x08006e9f
 8006d54:	08006cf9 	.word	0x08006cf9
 8006d58:	08006da7 	.word	0x08006da7
 8006d5c:	08006cf9 	.word	0x08006cf9
 8006d60:	08006cf9 	.word	0x08006cf9
 8006d64:	08006e3f 	.word	0x08006e3f
 8006d68:	6833      	ldr	r3, [r6, #0]
 8006d6a:	1d1a      	adds	r2, r3, #4
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6032      	str	r2, [r6, #0]
 8006d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e09d      	b.n	8006eb8 <_printf_i+0x1e8>
 8006d7c:	6833      	ldr	r3, [r6, #0]
 8006d7e:	6820      	ldr	r0, [r4, #0]
 8006d80:	1d19      	adds	r1, r3, #4
 8006d82:	6031      	str	r1, [r6, #0]
 8006d84:	0606      	lsls	r6, r0, #24
 8006d86:	d501      	bpl.n	8006d8c <_printf_i+0xbc>
 8006d88:	681d      	ldr	r5, [r3, #0]
 8006d8a:	e003      	b.n	8006d94 <_printf_i+0xc4>
 8006d8c:	0645      	lsls	r5, r0, #25
 8006d8e:	d5fb      	bpl.n	8006d88 <_printf_i+0xb8>
 8006d90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d94:	2d00      	cmp	r5, #0
 8006d96:	da03      	bge.n	8006da0 <_printf_i+0xd0>
 8006d98:	232d      	movs	r3, #45	@ 0x2d
 8006d9a:	426d      	negs	r5, r5
 8006d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006da0:	4859      	ldr	r0, [pc, #356]	@ (8006f08 <_printf_i+0x238>)
 8006da2:	230a      	movs	r3, #10
 8006da4:	e011      	b.n	8006dca <_printf_i+0xfa>
 8006da6:	6821      	ldr	r1, [r4, #0]
 8006da8:	6833      	ldr	r3, [r6, #0]
 8006daa:	0608      	lsls	r0, r1, #24
 8006dac:	f853 5b04 	ldr.w	r5, [r3], #4
 8006db0:	d402      	bmi.n	8006db8 <_printf_i+0xe8>
 8006db2:	0649      	lsls	r1, r1, #25
 8006db4:	bf48      	it	mi
 8006db6:	b2ad      	uxthmi	r5, r5
 8006db8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dba:	4853      	ldr	r0, [pc, #332]	@ (8006f08 <_printf_i+0x238>)
 8006dbc:	6033      	str	r3, [r6, #0]
 8006dbe:	bf14      	ite	ne
 8006dc0:	230a      	movne	r3, #10
 8006dc2:	2308      	moveq	r3, #8
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dca:	6866      	ldr	r6, [r4, #4]
 8006dcc:	60a6      	str	r6, [r4, #8]
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	bfa2      	ittt	ge
 8006dd2:	6821      	ldrge	r1, [r4, #0]
 8006dd4:	f021 0104 	bicge.w	r1, r1, #4
 8006dd8:	6021      	strge	r1, [r4, #0]
 8006dda:	b90d      	cbnz	r5, 8006de0 <_printf_i+0x110>
 8006ddc:	2e00      	cmp	r6, #0
 8006dde:	d04b      	beq.n	8006e78 <_printf_i+0x1a8>
 8006de0:	4616      	mov	r6, r2
 8006de2:	fbb5 f1f3 	udiv	r1, r5, r3
 8006de6:	fb03 5711 	mls	r7, r3, r1, r5
 8006dea:	5dc7      	ldrb	r7, [r0, r7]
 8006dec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006df0:	462f      	mov	r7, r5
 8006df2:	42bb      	cmp	r3, r7
 8006df4:	460d      	mov	r5, r1
 8006df6:	d9f4      	bls.n	8006de2 <_printf_i+0x112>
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d10b      	bne.n	8006e14 <_printf_i+0x144>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	07df      	lsls	r7, r3, #31
 8006e00:	d508      	bpl.n	8006e14 <_printf_i+0x144>
 8006e02:	6923      	ldr	r3, [r4, #16]
 8006e04:	6861      	ldr	r1, [r4, #4]
 8006e06:	4299      	cmp	r1, r3
 8006e08:	bfde      	ittt	le
 8006e0a:	2330      	movle	r3, #48	@ 0x30
 8006e0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e14:	1b92      	subs	r2, r2, r6
 8006e16:	6122      	str	r2, [r4, #16]
 8006e18:	f8cd a000 	str.w	sl, [sp]
 8006e1c:	464b      	mov	r3, r9
 8006e1e:	aa03      	add	r2, sp, #12
 8006e20:	4621      	mov	r1, r4
 8006e22:	4640      	mov	r0, r8
 8006e24:	f7ff fee6 	bl	8006bf4 <_printf_common>
 8006e28:	3001      	adds	r0, #1
 8006e2a:	d14a      	bne.n	8006ec2 <_printf_i+0x1f2>
 8006e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e30:	b004      	add	sp, #16
 8006e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	f043 0320 	orr.w	r3, r3, #32
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	4833      	ldr	r0, [pc, #204]	@ (8006f0c <_printf_i+0x23c>)
 8006e40:	2778      	movs	r7, #120	@ 0x78
 8006e42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	6831      	ldr	r1, [r6, #0]
 8006e4a:	061f      	lsls	r7, r3, #24
 8006e4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e50:	d402      	bmi.n	8006e58 <_printf_i+0x188>
 8006e52:	065f      	lsls	r7, r3, #25
 8006e54:	bf48      	it	mi
 8006e56:	b2ad      	uxthmi	r5, r5
 8006e58:	6031      	str	r1, [r6, #0]
 8006e5a:	07d9      	lsls	r1, r3, #31
 8006e5c:	bf44      	itt	mi
 8006e5e:	f043 0320 	orrmi.w	r3, r3, #32
 8006e62:	6023      	strmi	r3, [r4, #0]
 8006e64:	b11d      	cbz	r5, 8006e6e <_printf_i+0x19e>
 8006e66:	2310      	movs	r3, #16
 8006e68:	e7ac      	b.n	8006dc4 <_printf_i+0xf4>
 8006e6a:	4827      	ldr	r0, [pc, #156]	@ (8006f08 <_printf_i+0x238>)
 8006e6c:	e7e9      	b.n	8006e42 <_printf_i+0x172>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	f023 0320 	bic.w	r3, r3, #32
 8006e74:	6023      	str	r3, [r4, #0]
 8006e76:	e7f6      	b.n	8006e66 <_printf_i+0x196>
 8006e78:	4616      	mov	r6, r2
 8006e7a:	e7bd      	b.n	8006df8 <_printf_i+0x128>
 8006e7c:	6833      	ldr	r3, [r6, #0]
 8006e7e:	6825      	ldr	r5, [r4, #0]
 8006e80:	6961      	ldr	r1, [r4, #20]
 8006e82:	1d18      	adds	r0, r3, #4
 8006e84:	6030      	str	r0, [r6, #0]
 8006e86:	062e      	lsls	r6, r5, #24
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	d501      	bpl.n	8006e90 <_printf_i+0x1c0>
 8006e8c:	6019      	str	r1, [r3, #0]
 8006e8e:	e002      	b.n	8006e96 <_printf_i+0x1c6>
 8006e90:	0668      	lsls	r0, r5, #25
 8006e92:	d5fb      	bpl.n	8006e8c <_printf_i+0x1bc>
 8006e94:	8019      	strh	r1, [r3, #0]
 8006e96:	2300      	movs	r3, #0
 8006e98:	6123      	str	r3, [r4, #16]
 8006e9a:	4616      	mov	r6, r2
 8006e9c:	e7bc      	b.n	8006e18 <_printf_i+0x148>
 8006e9e:	6833      	ldr	r3, [r6, #0]
 8006ea0:	1d1a      	adds	r2, r3, #4
 8006ea2:	6032      	str	r2, [r6, #0]
 8006ea4:	681e      	ldr	r6, [r3, #0]
 8006ea6:	6862      	ldr	r2, [r4, #4]
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7f9 f9b0 	bl	8000210 <memchr>
 8006eb0:	b108      	cbz	r0, 8006eb6 <_printf_i+0x1e6>
 8006eb2:	1b80      	subs	r0, r0, r6
 8006eb4:	6060      	str	r0, [r4, #4]
 8006eb6:	6863      	ldr	r3, [r4, #4]
 8006eb8:	6123      	str	r3, [r4, #16]
 8006eba:	2300      	movs	r3, #0
 8006ebc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ec0:	e7aa      	b.n	8006e18 <_printf_i+0x148>
 8006ec2:	6923      	ldr	r3, [r4, #16]
 8006ec4:	4632      	mov	r2, r6
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	4640      	mov	r0, r8
 8006eca:	47d0      	blx	sl
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d0ad      	beq.n	8006e2c <_printf_i+0x15c>
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	079b      	lsls	r3, r3, #30
 8006ed4:	d413      	bmi.n	8006efe <_printf_i+0x22e>
 8006ed6:	68e0      	ldr	r0, [r4, #12]
 8006ed8:	9b03      	ldr	r3, [sp, #12]
 8006eda:	4298      	cmp	r0, r3
 8006edc:	bfb8      	it	lt
 8006ede:	4618      	movlt	r0, r3
 8006ee0:	e7a6      	b.n	8006e30 <_printf_i+0x160>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	47d0      	blx	sl
 8006eec:	3001      	adds	r0, #1
 8006eee:	d09d      	beq.n	8006e2c <_printf_i+0x15c>
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	9903      	ldr	r1, [sp, #12]
 8006ef6:	1a5b      	subs	r3, r3, r1
 8006ef8:	42ab      	cmp	r3, r5
 8006efa:	dcf2      	bgt.n	8006ee2 <_printf_i+0x212>
 8006efc:	e7eb      	b.n	8006ed6 <_printf_i+0x206>
 8006efe:	2500      	movs	r5, #0
 8006f00:	f104 0619 	add.w	r6, r4, #25
 8006f04:	e7f5      	b.n	8006ef2 <_printf_i+0x222>
 8006f06:	bf00      	nop
 8006f08:	08009ca2 	.word	0x08009ca2
 8006f0c:	08009cb3 	.word	0x08009cb3

08006f10 <std>:
 8006f10:	2300      	movs	r3, #0
 8006f12:	b510      	push	{r4, lr}
 8006f14:	4604      	mov	r4, r0
 8006f16:	e9c0 3300 	strd	r3, r3, [r0]
 8006f1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f1e:	6083      	str	r3, [r0, #8]
 8006f20:	8181      	strh	r1, [r0, #12]
 8006f22:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f24:	81c2      	strh	r2, [r0, #14]
 8006f26:	6183      	str	r3, [r0, #24]
 8006f28:	4619      	mov	r1, r3
 8006f2a:	2208      	movs	r2, #8
 8006f2c:	305c      	adds	r0, #92	@ 0x5c
 8006f2e:	f000 f914 	bl	800715a <memset>
 8006f32:	4b0d      	ldr	r3, [pc, #52]	@ (8006f68 <std+0x58>)
 8006f34:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f36:	4b0d      	ldr	r3, [pc, #52]	@ (8006f6c <std+0x5c>)
 8006f38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f70 <std+0x60>)
 8006f3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f74 <std+0x64>)
 8006f40:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f42:	4b0d      	ldr	r3, [pc, #52]	@ (8006f78 <std+0x68>)
 8006f44:	6224      	str	r4, [r4, #32]
 8006f46:	429c      	cmp	r4, r3
 8006f48:	d006      	beq.n	8006f58 <std+0x48>
 8006f4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f4e:	4294      	cmp	r4, r2
 8006f50:	d002      	beq.n	8006f58 <std+0x48>
 8006f52:	33d0      	adds	r3, #208	@ 0xd0
 8006f54:	429c      	cmp	r4, r3
 8006f56:	d105      	bne.n	8006f64 <std+0x54>
 8006f58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f60:	f000 b98a 	b.w	8007278 <__retarget_lock_init_recursive>
 8006f64:	bd10      	pop	{r4, pc}
 8006f66:	bf00      	nop
 8006f68:	080070d5 	.word	0x080070d5
 8006f6c:	080070f7 	.word	0x080070f7
 8006f70:	0800712f 	.word	0x0800712f
 8006f74:	08007153 	.word	0x08007153
 8006f78:	20000a1c 	.word	0x20000a1c

08006f7c <stdio_exit_handler>:
 8006f7c:	4a02      	ldr	r2, [pc, #8]	@ (8006f88 <stdio_exit_handler+0xc>)
 8006f7e:	4903      	ldr	r1, [pc, #12]	@ (8006f8c <stdio_exit_handler+0x10>)
 8006f80:	4803      	ldr	r0, [pc, #12]	@ (8006f90 <stdio_exit_handler+0x14>)
 8006f82:	f000 b869 	b.w	8007058 <_fwalk_sglue>
 8006f86:	bf00      	nop
 8006f88:	2000000c 	.word	0x2000000c
 8006f8c:	08009515 	.word	0x08009515
 8006f90:	20000188 	.word	0x20000188

08006f94 <cleanup_stdio>:
 8006f94:	6841      	ldr	r1, [r0, #4]
 8006f96:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc8 <cleanup_stdio+0x34>)
 8006f98:	4299      	cmp	r1, r3
 8006f9a:	b510      	push	{r4, lr}
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	d001      	beq.n	8006fa4 <cleanup_stdio+0x10>
 8006fa0:	f002 fab8 	bl	8009514 <_fflush_r>
 8006fa4:	68a1      	ldr	r1, [r4, #8]
 8006fa6:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <cleanup_stdio+0x38>)
 8006fa8:	4299      	cmp	r1, r3
 8006faa:	d002      	beq.n	8006fb2 <cleanup_stdio+0x1e>
 8006fac:	4620      	mov	r0, r4
 8006fae:	f002 fab1 	bl	8009514 <_fflush_r>
 8006fb2:	68e1      	ldr	r1, [r4, #12]
 8006fb4:	4b06      	ldr	r3, [pc, #24]	@ (8006fd0 <cleanup_stdio+0x3c>)
 8006fb6:	4299      	cmp	r1, r3
 8006fb8:	d004      	beq.n	8006fc4 <cleanup_stdio+0x30>
 8006fba:	4620      	mov	r0, r4
 8006fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fc0:	f002 baa8 	b.w	8009514 <_fflush_r>
 8006fc4:	bd10      	pop	{r4, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20000a1c 	.word	0x20000a1c
 8006fcc:	20000a84 	.word	0x20000a84
 8006fd0:	20000aec 	.word	0x20000aec

08006fd4 <global_stdio_init.part.0>:
 8006fd4:	b510      	push	{r4, lr}
 8006fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007004 <global_stdio_init.part.0+0x30>)
 8006fd8:	4c0b      	ldr	r4, [pc, #44]	@ (8007008 <global_stdio_init.part.0+0x34>)
 8006fda:	4a0c      	ldr	r2, [pc, #48]	@ (800700c <global_stdio_init.part.0+0x38>)
 8006fdc:	601a      	str	r2, [r3, #0]
 8006fde:	4620      	mov	r0, r4
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2104      	movs	r1, #4
 8006fe4:	f7ff ff94 	bl	8006f10 <std>
 8006fe8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fec:	2201      	movs	r2, #1
 8006fee:	2109      	movs	r1, #9
 8006ff0:	f7ff ff8e 	bl	8006f10 <std>
 8006ff4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ffe:	2112      	movs	r1, #18
 8007000:	f7ff bf86 	b.w	8006f10 <std>
 8007004:	20000b54 	.word	0x20000b54
 8007008:	20000a1c 	.word	0x20000a1c
 800700c:	08006f7d 	.word	0x08006f7d

08007010 <__sfp_lock_acquire>:
 8007010:	4801      	ldr	r0, [pc, #4]	@ (8007018 <__sfp_lock_acquire+0x8>)
 8007012:	f000 b932 	b.w	800727a <__retarget_lock_acquire_recursive>
 8007016:	bf00      	nop
 8007018:	20000b5d 	.word	0x20000b5d

0800701c <__sfp_lock_release>:
 800701c:	4801      	ldr	r0, [pc, #4]	@ (8007024 <__sfp_lock_release+0x8>)
 800701e:	f000 b92d 	b.w	800727c <__retarget_lock_release_recursive>
 8007022:	bf00      	nop
 8007024:	20000b5d 	.word	0x20000b5d

08007028 <__sinit>:
 8007028:	b510      	push	{r4, lr}
 800702a:	4604      	mov	r4, r0
 800702c:	f7ff fff0 	bl	8007010 <__sfp_lock_acquire>
 8007030:	6a23      	ldr	r3, [r4, #32]
 8007032:	b11b      	cbz	r3, 800703c <__sinit+0x14>
 8007034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007038:	f7ff bff0 	b.w	800701c <__sfp_lock_release>
 800703c:	4b04      	ldr	r3, [pc, #16]	@ (8007050 <__sinit+0x28>)
 800703e:	6223      	str	r3, [r4, #32]
 8007040:	4b04      	ldr	r3, [pc, #16]	@ (8007054 <__sinit+0x2c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1f5      	bne.n	8007034 <__sinit+0xc>
 8007048:	f7ff ffc4 	bl	8006fd4 <global_stdio_init.part.0>
 800704c:	e7f2      	b.n	8007034 <__sinit+0xc>
 800704e:	bf00      	nop
 8007050:	08006f95 	.word	0x08006f95
 8007054:	20000b54 	.word	0x20000b54

08007058 <_fwalk_sglue>:
 8007058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800705c:	4607      	mov	r7, r0
 800705e:	4688      	mov	r8, r1
 8007060:	4614      	mov	r4, r2
 8007062:	2600      	movs	r6, #0
 8007064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007068:	f1b9 0901 	subs.w	r9, r9, #1
 800706c:	d505      	bpl.n	800707a <_fwalk_sglue+0x22>
 800706e:	6824      	ldr	r4, [r4, #0]
 8007070:	2c00      	cmp	r4, #0
 8007072:	d1f7      	bne.n	8007064 <_fwalk_sglue+0xc>
 8007074:	4630      	mov	r0, r6
 8007076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800707a:	89ab      	ldrh	r3, [r5, #12]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d907      	bls.n	8007090 <_fwalk_sglue+0x38>
 8007080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007084:	3301      	adds	r3, #1
 8007086:	d003      	beq.n	8007090 <_fwalk_sglue+0x38>
 8007088:	4629      	mov	r1, r5
 800708a:	4638      	mov	r0, r7
 800708c:	47c0      	blx	r8
 800708e:	4306      	orrs	r6, r0
 8007090:	3568      	adds	r5, #104	@ 0x68
 8007092:	e7e9      	b.n	8007068 <_fwalk_sglue+0x10>

08007094 <siprintf>:
 8007094:	b40e      	push	{r1, r2, r3}
 8007096:	b500      	push	{lr}
 8007098:	b09c      	sub	sp, #112	@ 0x70
 800709a:	ab1d      	add	r3, sp, #116	@ 0x74
 800709c:	9002      	str	r0, [sp, #8]
 800709e:	9006      	str	r0, [sp, #24]
 80070a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80070a4:	4809      	ldr	r0, [pc, #36]	@ (80070cc <siprintf+0x38>)
 80070a6:	9107      	str	r1, [sp, #28]
 80070a8:	9104      	str	r1, [sp, #16]
 80070aa:	4909      	ldr	r1, [pc, #36]	@ (80070d0 <siprintf+0x3c>)
 80070ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80070b0:	9105      	str	r1, [sp, #20]
 80070b2:	6800      	ldr	r0, [r0, #0]
 80070b4:	9301      	str	r3, [sp, #4]
 80070b6:	a902      	add	r1, sp, #8
 80070b8:	f002 f8ac 	bl	8009214 <_svfiprintf_r>
 80070bc:	9b02      	ldr	r3, [sp, #8]
 80070be:	2200      	movs	r2, #0
 80070c0:	701a      	strb	r2, [r3, #0]
 80070c2:	b01c      	add	sp, #112	@ 0x70
 80070c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80070c8:	b003      	add	sp, #12
 80070ca:	4770      	bx	lr
 80070cc:	20000184 	.word	0x20000184
 80070d0:	ffff0208 	.word	0xffff0208

080070d4 <__sread>:
 80070d4:	b510      	push	{r4, lr}
 80070d6:	460c      	mov	r4, r1
 80070d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070dc:	f000 f87e 	bl	80071dc <_read_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	bfab      	itete	ge
 80070e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070e6:	89a3      	ldrhlt	r3, [r4, #12]
 80070e8:	181b      	addge	r3, r3, r0
 80070ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070ee:	bfac      	ite	ge
 80070f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070f2:	81a3      	strhlt	r3, [r4, #12]
 80070f4:	bd10      	pop	{r4, pc}

080070f6 <__swrite>:
 80070f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fa:	461f      	mov	r7, r3
 80070fc:	898b      	ldrh	r3, [r1, #12]
 80070fe:	05db      	lsls	r3, r3, #23
 8007100:	4605      	mov	r5, r0
 8007102:	460c      	mov	r4, r1
 8007104:	4616      	mov	r6, r2
 8007106:	d505      	bpl.n	8007114 <__swrite+0x1e>
 8007108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800710c:	2302      	movs	r3, #2
 800710e:	2200      	movs	r2, #0
 8007110:	f000 f852 	bl	80071b8 <_lseek_r>
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800711a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	4632      	mov	r2, r6
 8007122:	463b      	mov	r3, r7
 8007124:	4628      	mov	r0, r5
 8007126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800712a:	f000 b869 	b.w	8007200 <_write_r>

0800712e <__sseek>:
 800712e:	b510      	push	{r4, lr}
 8007130:	460c      	mov	r4, r1
 8007132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007136:	f000 f83f 	bl	80071b8 <_lseek_r>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	bf15      	itete	ne
 8007140:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007142:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007146:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800714a:	81a3      	strheq	r3, [r4, #12]
 800714c:	bf18      	it	ne
 800714e:	81a3      	strhne	r3, [r4, #12]
 8007150:	bd10      	pop	{r4, pc}

08007152 <__sclose>:
 8007152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007156:	f000 b81f 	b.w	8007198 <_close_r>

0800715a <memset>:
 800715a:	4402      	add	r2, r0
 800715c:	4603      	mov	r3, r0
 800715e:	4293      	cmp	r3, r2
 8007160:	d100      	bne.n	8007164 <memset+0xa>
 8007162:	4770      	bx	lr
 8007164:	f803 1b01 	strb.w	r1, [r3], #1
 8007168:	e7f9      	b.n	800715e <memset+0x4>

0800716a <strncmp>:
 800716a:	b510      	push	{r4, lr}
 800716c:	b16a      	cbz	r2, 800718a <strncmp+0x20>
 800716e:	3901      	subs	r1, #1
 8007170:	1884      	adds	r4, r0, r2
 8007172:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007176:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800717a:	429a      	cmp	r2, r3
 800717c:	d103      	bne.n	8007186 <strncmp+0x1c>
 800717e:	42a0      	cmp	r0, r4
 8007180:	d001      	beq.n	8007186 <strncmp+0x1c>
 8007182:	2a00      	cmp	r2, #0
 8007184:	d1f5      	bne.n	8007172 <strncmp+0x8>
 8007186:	1ad0      	subs	r0, r2, r3
 8007188:	bd10      	pop	{r4, pc}
 800718a:	4610      	mov	r0, r2
 800718c:	e7fc      	b.n	8007188 <strncmp+0x1e>
	...

08007190 <_localeconv_r>:
 8007190:	4800      	ldr	r0, [pc, #0]	@ (8007194 <_localeconv_r+0x4>)
 8007192:	4770      	bx	lr
 8007194:	20000108 	.word	0x20000108

08007198 <_close_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d06      	ldr	r5, [pc, #24]	@ (80071b4 <_close_r+0x1c>)
 800719c:	2300      	movs	r3, #0
 800719e:	4604      	mov	r4, r0
 80071a0:	4608      	mov	r0, r1
 80071a2:	602b      	str	r3, [r5, #0]
 80071a4:	f7fa fd17 	bl	8001bd6 <_close>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_close_r+0x1a>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_close_r+0x1a>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	20000b58 	.word	0x20000b58

080071b8 <_lseek_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4d07      	ldr	r5, [pc, #28]	@ (80071d8 <_lseek_r+0x20>)
 80071bc:	4604      	mov	r4, r0
 80071be:	4608      	mov	r0, r1
 80071c0:	4611      	mov	r1, r2
 80071c2:	2200      	movs	r2, #0
 80071c4:	602a      	str	r2, [r5, #0]
 80071c6:	461a      	mov	r2, r3
 80071c8:	f7fa fd2c 	bl	8001c24 <_lseek>
 80071cc:	1c43      	adds	r3, r0, #1
 80071ce:	d102      	bne.n	80071d6 <_lseek_r+0x1e>
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	b103      	cbz	r3, 80071d6 <_lseek_r+0x1e>
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	bd38      	pop	{r3, r4, r5, pc}
 80071d8:	20000b58 	.word	0x20000b58

080071dc <_read_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d07      	ldr	r5, [pc, #28]	@ (80071fc <_read_r+0x20>)
 80071e0:	4604      	mov	r4, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	4611      	mov	r1, r2
 80071e6:	2200      	movs	r2, #0
 80071e8:	602a      	str	r2, [r5, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	f7fa fcba 	bl	8001b64 <_read>
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	d102      	bne.n	80071fa <_read_r+0x1e>
 80071f4:	682b      	ldr	r3, [r5, #0]
 80071f6:	b103      	cbz	r3, 80071fa <_read_r+0x1e>
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	bd38      	pop	{r3, r4, r5, pc}
 80071fc:	20000b58 	.word	0x20000b58

08007200 <_write_r>:
 8007200:	b538      	push	{r3, r4, r5, lr}
 8007202:	4d07      	ldr	r5, [pc, #28]	@ (8007220 <_write_r+0x20>)
 8007204:	4604      	mov	r4, r0
 8007206:	4608      	mov	r0, r1
 8007208:	4611      	mov	r1, r2
 800720a:	2200      	movs	r2, #0
 800720c:	602a      	str	r2, [r5, #0]
 800720e:	461a      	mov	r2, r3
 8007210:	f7fa fcc5 	bl	8001b9e <_write>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_write_r+0x1e>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_write_r+0x1e>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	20000b58 	.word	0x20000b58

08007224 <__errno>:
 8007224:	4b01      	ldr	r3, [pc, #4]	@ (800722c <__errno+0x8>)
 8007226:	6818      	ldr	r0, [r3, #0]
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	20000184 	.word	0x20000184

08007230 <__libc_init_array>:
 8007230:	b570      	push	{r4, r5, r6, lr}
 8007232:	4d0d      	ldr	r5, [pc, #52]	@ (8007268 <__libc_init_array+0x38>)
 8007234:	4c0d      	ldr	r4, [pc, #52]	@ (800726c <__libc_init_array+0x3c>)
 8007236:	1b64      	subs	r4, r4, r5
 8007238:	10a4      	asrs	r4, r4, #2
 800723a:	2600      	movs	r6, #0
 800723c:	42a6      	cmp	r6, r4
 800723e:	d109      	bne.n	8007254 <__libc_init_array+0x24>
 8007240:	4d0b      	ldr	r5, [pc, #44]	@ (8007270 <__libc_init_array+0x40>)
 8007242:	4c0c      	ldr	r4, [pc, #48]	@ (8007274 <__libc_init_array+0x44>)
 8007244:	f002 fcd6 	bl	8009bf4 <_init>
 8007248:	1b64      	subs	r4, r4, r5
 800724a:	10a4      	asrs	r4, r4, #2
 800724c:	2600      	movs	r6, #0
 800724e:	42a6      	cmp	r6, r4
 8007250:	d105      	bne.n	800725e <__libc_init_array+0x2e>
 8007252:	bd70      	pop	{r4, r5, r6, pc}
 8007254:	f855 3b04 	ldr.w	r3, [r5], #4
 8007258:	4798      	blx	r3
 800725a:	3601      	adds	r6, #1
 800725c:	e7ee      	b.n	800723c <__libc_init_array+0xc>
 800725e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007262:	4798      	blx	r3
 8007264:	3601      	adds	r6, #1
 8007266:	e7f2      	b.n	800724e <__libc_init_array+0x1e>
 8007268:	0800a068 	.word	0x0800a068
 800726c:	0800a068 	.word	0x0800a068
 8007270:	0800a068 	.word	0x0800a068
 8007274:	0800a06c 	.word	0x0800a06c

08007278 <__retarget_lock_init_recursive>:
 8007278:	4770      	bx	lr

0800727a <__retarget_lock_acquire_recursive>:
 800727a:	4770      	bx	lr

0800727c <__retarget_lock_release_recursive>:
 800727c:	4770      	bx	lr

0800727e <memcpy>:
 800727e:	440a      	add	r2, r1
 8007280:	4291      	cmp	r1, r2
 8007282:	f100 33ff 	add.w	r3, r0, #4294967295
 8007286:	d100      	bne.n	800728a <memcpy+0xc>
 8007288:	4770      	bx	lr
 800728a:	b510      	push	{r4, lr}
 800728c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007290:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007294:	4291      	cmp	r1, r2
 8007296:	d1f9      	bne.n	800728c <memcpy+0xe>
 8007298:	bd10      	pop	{r4, pc}
 800729a:	0000      	movs	r0, r0
 800729c:	0000      	movs	r0, r0
	...

080072a0 <nan>:
 80072a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80072a8 <nan+0x8>
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	00000000 	.word	0x00000000
 80072ac:	7ff80000 	.word	0x7ff80000

080072b0 <quorem>:
 80072b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	6903      	ldr	r3, [r0, #16]
 80072b6:	690c      	ldr	r4, [r1, #16]
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	4607      	mov	r7, r0
 80072bc:	db7e      	blt.n	80073bc <quorem+0x10c>
 80072be:	3c01      	subs	r4, #1
 80072c0:	f101 0814 	add.w	r8, r1, #20
 80072c4:	00a3      	lsls	r3, r4, #2
 80072c6:	f100 0514 	add.w	r5, r0, #20
 80072ca:	9300      	str	r3, [sp, #0]
 80072cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072da:	3301      	adds	r3, #1
 80072dc:	429a      	cmp	r2, r3
 80072de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80072e6:	d32e      	bcc.n	8007346 <quorem+0x96>
 80072e8:	f04f 0a00 	mov.w	sl, #0
 80072ec:	46c4      	mov	ip, r8
 80072ee:	46ae      	mov	lr, r5
 80072f0:	46d3      	mov	fp, sl
 80072f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072f6:	b298      	uxth	r0, r3
 80072f8:	fb06 a000 	mla	r0, r6, r0, sl
 80072fc:	0c02      	lsrs	r2, r0, #16
 80072fe:	0c1b      	lsrs	r3, r3, #16
 8007300:	fb06 2303 	mla	r3, r6, r3, r2
 8007304:	f8de 2000 	ldr.w	r2, [lr]
 8007308:	b280      	uxth	r0, r0
 800730a:	b292      	uxth	r2, r2
 800730c:	1a12      	subs	r2, r2, r0
 800730e:	445a      	add	r2, fp
 8007310:	f8de 0000 	ldr.w	r0, [lr]
 8007314:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007318:	b29b      	uxth	r3, r3
 800731a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800731e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007322:	b292      	uxth	r2, r2
 8007324:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007328:	45e1      	cmp	r9, ip
 800732a:	f84e 2b04 	str.w	r2, [lr], #4
 800732e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007332:	d2de      	bcs.n	80072f2 <quorem+0x42>
 8007334:	9b00      	ldr	r3, [sp, #0]
 8007336:	58eb      	ldr	r3, [r5, r3]
 8007338:	b92b      	cbnz	r3, 8007346 <quorem+0x96>
 800733a:	9b01      	ldr	r3, [sp, #4]
 800733c:	3b04      	subs	r3, #4
 800733e:	429d      	cmp	r5, r3
 8007340:	461a      	mov	r2, r3
 8007342:	d32f      	bcc.n	80073a4 <quorem+0xf4>
 8007344:	613c      	str	r4, [r7, #16]
 8007346:	4638      	mov	r0, r7
 8007348:	f001 fd0e 	bl	8008d68 <__mcmp>
 800734c:	2800      	cmp	r0, #0
 800734e:	db25      	blt.n	800739c <quorem+0xec>
 8007350:	4629      	mov	r1, r5
 8007352:	2000      	movs	r0, #0
 8007354:	f858 2b04 	ldr.w	r2, [r8], #4
 8007358:	f8d1 c000 	ldr.w	ip, [r1]
 800735c:	fa1f fe82 	uxth.w	lr, r2
 8007360:	fa1f f38c 	uxth.w	r3, ip
 8007364:	eba3 030e 	sub.w	r3, r3, lr
 8007368:	4403      	add	r3, r0
 800736a:	0c12      	lsrs	r2, r2, #16
 800736c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007370:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007374:	b29b      	uxth	r3, r3
 8007376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800737a:	45c1      	cmp	r9, r8
 800737c:	f841 3b04 	str.w	r3, [r1], #4
 8007380:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007384:	d2e6      	bcs.n	8007354 <quorem+0xa4>
 8007386:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800738a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800738e:	b922      	cbnz	r2, 800739a <quorem+0xea>
 8007390:	3b04      	subs	r3, #4
 8007392:	429d      	cmp	r5, r3
 8007394:	461a      	mov	r2, r3
 8007396:	d30b      	bcc.n	80073b0 <quorem+0x100>
 8007398:	613c      	str	r4, [r7, #16]
 800739a:	3601      	adds	r6, #1
 800739c:	4630      	mov	r0, r6
 800739e:	b003      	add	sp, #12
 80073a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a4:	6812      	ldr	r2, [r2, #0]
 80073a6:	3b04      	subs	r3, #4
 80073a8:	2a00      	cmp	r2, #0
 80073aa:	d1cb      	bne.n	8007344 <quorem+0x94>
 80073ac:	3c01      	subs	r4, #1
 80073ae:	e7c6      	b.n	800733e <quorem+0x8e>
 80073b0:	6812      	ldr	r2, [r2, #0]
 80073b2:	3b04      	subs	r3, #4
 80073b4:	2a00      	cmp	r2, #0
 80073b6:	d1ef      	bne.n	8007398 <quorem+0xe8>
 80073b8:	3c01      	subs	r4, #1
 80073ba:	e7ea      	b.n	8007392 <quorem+0xe2>
 80073bc:	2000      	movs	r0, #0
 80073be:	e7ee      	b.n	800739e <quorem+0xee>

080073c0 <_dtoa_r>:
 80073c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	69c7      	ldr	r7, [r0, #28]
 80073c6:	b099      	sub	sp, #100	@ 0x64
 80073c8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80073cc:	ec55 4b10 	vmov	r4, r5, d0
 80073d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80073d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80073d4:	4683      	mov	fp, r0
 80073d6:	920e      	str	r2, [sp, #56]	@ 0x38
 80073d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80073da:	b97f      	cbnz	r7, 80073fc <_dtoa_r+0x3c>
 80073dc:	2010      	movs	r0, #16
 80073de:	f001 f937 	bl	8008650 <malloc>
 80073e2:	4602      	mov	r2, r0
 80073e4:	f8cb 001c 	str.w	r0, [fp, #28]
 80073e8:	b920      	cbnz	r0, 80073f4 <_dtoa_r+0x34>
 80073ea:	4ba7      	ldr	r3, [pc, #668]	@ (8007688 <_dtoa_r+0x2c8>)
 80073ec:	21ef      	movs	r1, #239	@ 0xef
 80073ee:	48a7      	ldr	r0, [pc, #668]	@ (800768c <_dtoa_r+0x2cc>)
 80073f0:	f002 f8e2 	bl	80095b8 <__assert_func>
 80073f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073f8:	6007      	str	r7, [r0, #0]
 80073fa:	60c7      	str	r7, [r0, #12]
 80073fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007400:	6819      	ldr	r1, [r3, #0]
 8007402:	b159      	cbz	r1, 800741c <_dtoa_r+0x5c>
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	604a      	str	r2, [r1, #4]
 8007408:	2301      	movs	r3, #1
 800740a:	4093      	lsls	r3, r2
 800740c:	608b      	str	r3, [r1, #8]
 800740e:	4658      	mov	r0, fp
 8007410:	f001 fa26 	bl	8008860 <_Bfree>
 8007414:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	1e2b      	subs	r3, r5, #0
 800741e:	bfb9      	ittee	lt
 8007420:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007424:	9303      	strlt	r3, [sp, #12]
 8007426:	2300      	movge	r3, #0
 8007428:	6033      	strge	r3, [r6, #0]
 800742a:	9f03      	ldr	r7, [sp, #12]
 800742c:	4b98      	ldr	r3, [pc, #608]	@ (8007690 <_dtoa_r+0x2d0>)
 800742e:	bfbc      	itt	lt
 8007430:	2201      	movlt	r2, #1
 8007432:	6032      	strlt	r2, [r6, #0]
 8007434:	43bb      	bics	r3, r7
 8007436:	d112      	bne.n	800745e <_dtoa_r+0x9e>
 8007438:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800743a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800743e:	6013      	str	r3, [r2, #0]
 8007440:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007444:	4323      	orrs	r3, r4
 8007446:	f000 854d 	beq.w	8007ee4 <_dtoa_r+0xb24>
 800744a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800744c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80076a4 <_dtoa_r+0x2e4>
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 854f 	beq.w	8007ef4 <_dtoa_r+0xb34>
 8007456:	f10a 0303 	add.w	r3, sl, #3
 800745a:	f000 bd49 	b.w	8007ef0 <_dtoa_r+0xb30>
 800745e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007462:	2200      	movs	r2, #0
 8007464:	ec51 0b17 	vmov	r0, r1, d7
 8007468:	2300      	movs	r3, #0
 800746a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800746e:	f7f9 fb4b 	bl	8000b08 <__aeabi_dcmpeq>
 8007472:	4680      	mov	r8, r0
 8007474:	b158      	cbz	r0, 800748e <_dtoa_r+0xce>
 8007476:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007478:	2301      	movs	r3, #1
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800747e:	b113      	cbz	r3, 8007486 <_dtoa_r+0xc6>
 8007480:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007482:	4b84      	ldr	r3, [pc, #528]	@ (8007694 <_dtoa_r+0x2d4>)
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80076a8 <_dtoa_r+0x2e8>
 800748a:	f000 bd33 	b.w	8007ef4 <_dtoa_r+0xb34>
 800748e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007492:	aa16      	add	r2, sp, #88	@ 0x58
 8007494:	a917      	add	r1, sp, #92	@ 0x5c
 8007496:	4658      	mov	r0, fp
 8007498:	f001 fd86 	bl	8008fa8 <__d2b>
 800749c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80074a0:	4681      	mov	r9, r0
 80074a2:	2e00      	cmp	r6, #0
 80074a4:	d077      	beq.n	8007596 <_dtoa_r+0x1d6>
 80074a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074a8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80074ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80074c0:	4619      	mov	r1, r3
 80074c2:	2200      	movs	r2, #0
 80074c4:	4b74      	ldr	r3, [pc, #464]	@ (8007698 <_dtoa_r+0x2d8>)
 80074c6:	f7f8 feff 	bl	80002c8 <__aeabi_dsub>
 80074ca:	a369      	add	r3, pc, #420	@ (adr r3, 8007670 <_dtoa_r+0x2b0>)
 80074cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d0:	f7f9 f8b2 	bl	8000638 <__aeabi_dmul>
 80074d4:	a368      	add	r3, pc, #416	@ (adr r3, 8007678 <_dtoa_r+0x2b8>)
 80074d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074da:	f7f8 fef7 	bl	80002cc <__adddf3>
 80074de:	4604      	mov	r4, r0
 80074e0:	4630      	mov	r0, r6
 80074e2:	460d      	mov	r5, r1
 80074e4:	f7f9 f83e 	bl	8000564 <__aeabi_i2d>
 80074e8:	a365      	add	r3, pc, #404	@ (adr r3, 8007680 <_dtoa_r+0x2c0>)
 80074ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ee:	f7f9 f8a3 	bl	8000638 <__aeabi_dmul>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4620      	mov	r0, r4
 80074f8:	4629      	mov	r1, r5
 80074fa:	f7f8 fee7 	bl	80002cc <__adddf3>
 80074fe:	4604      	mov	r4, r0
 8007500:	460d      	mov	r5, r1
 8007502:	f7f9 fb49 	bl	8000b98 <__aeabi_d2iz>
 8007506:	2200      	movs	r2, #0
 8007508:	4607      	mov	r7, r0
 800750a:	2300      	movs	r3, #0
 800750c:	4620      	mov	r0, r4
 800750e:	4629      	mov	r1, r5
 8007510:	f7f9 fb04 	bl	8000b1c <__aeabi_dcmplt>
 8007514:	b140      	cbz	r0, 8007528 <_dtoa_r+0x168>
 8007516:	4638      	mov	r0, r7
 8007518:	f7f9 f824 	bl	8000564 <__aeabi_i2d>
 800751c:	4622      	mov	r2, r4
 800751e:	462b      	mov	r3, r5
 8007520:	f7f9 faf2 	bl	8000b08 <__aeabi_dcmpeq>
 8007524:	b900      	cbnz	r0, 8007528 <_dtoa_r+0x168>
 8007526:	3f01      	subs	r7, #1
 8007528:	2f16      	cmp	r7, #22
 800752a:	d851      	bhi.n	80075d0 <_dtoa_r+0x210>
 800752c:	4b5b      	ldr	r3, [pc, #364]	@ (800769c <_dtoa_r+0x2dc>)
 800752e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800753a:	f7f9 faef 	bl	8000b1c <__aeabi_dcmplt>
 800753e:	2800      	cmp	r0, #0
 8007540:	d048      	beq.n	80075d4 <_dtoa_r+0x214>
 8007542:	3f01      	subs	r7, #1
 8007544:	2300      	movs	r3, #0
 8007546:	9312      	str	r3, [sp, #72]	@ 0x48
 8007548:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	1e5a      	subs	r2, r3, #1
 800754e:	bf44      	itt	mi
 8007550:	f1c3 0801 	rsbmi	r8, r3, #1
 8007554:	2300      	movmi	r3, #0
 8007556:	9208      	str	r2, [sp, #32]
 8007558:	bf54      	ite	pl
 800755a:	f04f 0800 	movpl.w	r8, #0
 800755e:	9308      	strmi	r3, [sp, #32]
 8007560:	2f00      	cmp	r7, #0
 8007562:	db39      	blt.n	80075d8 <_dtoa_r+0x218>
 8007564:	9b08      	ldr	r3, [sp, #32]
 8007566:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007568:	443b      	add	r3, r7
 800756a:	9308      	str	r3, [sp, #32]
 800756c:	2300      	movs	r3, #0
 800756e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007572:	2b09      	cmp	r3, #9
 8007574:	d864      	bhi.n	8007640 <_dtoa_r+0x280>
 8007576:	2b05      	cmp	r3, #5
 8007578:	bfc4      	itt	gt
 800757a:	3b04      	subgt	r3, #4
 800757c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800757e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007580:	f1a3 0302 	sub.w	r3, r3, #2
 8007584:	bfcc      	ite	gt
 8007586:	2400      	movgt	r4, #0
 8007588:	2401      	movle	r4, #1
 800758a:	2b03      	cmp	r3, #3
 800758c:	d863      	bhi.n	8007656 <_dtoa_r+0x296>
 800758e:	e8df f003 	tbb	[pc, r3]
 8007592:	372a      	.short	0x372a
 8007594:	5535      	.short	0x5535
 8007596:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800759a:	441e      	add	r6, r3
 800759c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075a0:	2b20      	cmp	r3, #32
 80075a2:	bfc1      	itttt	gt
 80075a4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075a8:	409f      	lslgt	r7, r3
 80075aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075b2:	bfd6      	itet	le
 80075b4:	f1c3 0320 	rsble	r3, r3, #32
 80075b8:	ea47 0003 	orrgt.w	r0, r7, r3
 80075bc:	fa04 f003 	lslle.w	r0, r4, r3
 80075c0:	f7f8 ffc0 	bl	8000544 <__aeabi_ui2d>
 80075c4:	2201      	movs	r2, #1
 80075c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80075ca:	3e01      	subs	r6, #1
 80075cc:	9214      	str	r2, [sp, #80]	@ 0x50
 80075ce:	e777      	b.n	80074c0 <_dtoa_r+0x100>
 80075d0:	2301      	movs	r3, #1
 80075d2:	e7b8      	b.n	8007546 <_dtoa_r+0x186>
 80075d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80075d6:	e7b7      	b.n	8007548 <_dtoa_r+0x188>
 80075d8:	427b      	negs	r3, r7
 80075da:	930a      	str	r3, [sp, #40]	@ 0x28
 80075dc:	2300      	movs	r3, #0
 80075de:	eba8 0807 	sub.w	r8, r8, r7
 80075e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80075e4:	e7c4      	b.n	8007570 <_dtoa_r+0x1b0>
 80075e6:	2300      	movs	r3, #0
 80075e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	dc35      	bgt.n	800765c <_dtoa_r+0x29c>
 80075f0:	2301      	movs	r3, #1
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	9307      	str	r3, [sp, #28]
 80075f6:	461a      	mov	r2, r3
 80075f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80075fa:	e00b      	b.n	8007614 <_dtoa_r+0x254>
 80075fc:	2301      	movs	r3, #1
 80075fe:	e7f3      	b.n	80075e8 <_dtoa_r+0x228>
 8007600:	2300      	movs	r3, #0
 8007602:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007604:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007606:	18fb      	adds	r3, r7, r3
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	3301      	adds	r3, #1
 800760c:	2b01      	cmp	r3, #1
 800760e:	9307      	str	r3, [sp, #28]
 8007610:	bfb8      	it	lt
 8007612:	2301      	movlt	r3, #1
 8007614:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007618:	2100      	movs	r1, #0
 800761a:	2204      	movs	r2, #4
 800761c:	f102 0514 	add.w	r5, r2, #20
 8007620:	429d      	cmp	r5, r3
 8007622:	d91f      	bls.n	8007664 <_dtoa_r+0x2a4>
 8007624:	6041      	str	r1, [r0, #4]
 8007626:	4658      	mov	r0, fp
 8007628:	f001 f8da 	bl	80087e0 <_Balloc>
 800762c:	4682      	mov	sl, r0
 800762e:	2800      	cmp	r0, #0
 8007630:	d13c      	bne.n	80076ac <_dtoa_r+0x2ec>
 8007632:	4b1b      	ldr	r3, [pc, #108]	@ (80076a0 <_dtoa_r+0x2e0>)
 8007634:	4602      	mov	r2, r0
 8007636:	f240 11af 	movw	r1, #431	@ 0x1af
 800763a:	e6d8      	b.n	80073ee <_dtoa_r+0x2e>
 800763c:	2301      	movs	r3, #1
 800763e:	e7e0      	b.n	8007602 <_dtoa_r+0x242>
 8007640:	2401      	movs	r4, #1
 8007642:	2300      	movs	r3, #0
 8007644:	9309      	str	r3, [sp, #36]	@ 0x24
 8007646:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007648:	f04f 33ff 	mov.w	r3, #4294967295
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	9307      	str	r3, [sp, #28]
 8007650:	2200      	movs	r2, #0
 8007652:	2312      	movs	r3, #18
 8007654:	e7d0      	b.n	80075f8 <_dtoa_r+0x238>
 8007656:	2301      	movs	r3, #1
 8007658:	930b      	str	r3, [sp, #44]	@ 0x2c
 800765a:	e7f5      	b.n	8007648 <_dtoa_r+0x288>
 800765c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800765e:	9300      	str	r3, [sp, #0]
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	e7d7      	b.n	8007614 <_dtoa_r+0x254>
 8007664:	3101      	adds	r1, #1
 8007666:	0052      	lsls	r2, r2, #1
 8007668:	e7d8      	b.n	800761c <_dtoa_r+0x25c>
 800766a:	bf00      	nop
 800766c:	f3af 8000 	nop.w
 8007670:	636f4361 	.word	0x636f4361
 8007674:	3fd287a7 	.word	0x3fd287a7
 8007678:	8b60c8b3 	.word	0x8b60c8b3
 800767c:	3fc68a28 	.word	0x3fc68a28
 8007680:	509f79fb 	.word	0x509f79fb
 8007684:	3fd34413 	.word	0x3fd34413
 8007688:	08009cd9 	.word	0x08009cd9
 800768c:	08009cf0 	.word	0x08009cf0
 8007690:	7ff00000 	.word	0x7ff00000
 8007694:	08009ca1 	.word	0x08009ca1
 8007698:	3ff80000 	.word	0x3ff80000
 800769c:	08009e48 	.word	0x08009e48
 80076a0:	08009d48 	.word	0x08009d48
 80076a4:	08009cd5 	.word	0x08009cd5
 80076a8:	08009ca0 	.word	0x08009ca0
 80076ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076b0:	6018      	str	r0, [r3, #0]
 80076b2:	9b07      	ldr	r3, [sp, #28]
 80076b4:	2b0e      	cmp	r3, #14
 80076b6:	f200 80a4 	bhi.w	8007802 <_dtoa_r+0x442>
 80076ba:	2c00      	cmp	r4, #0
 80076bc:	f000 80a1 	beq.w	8007802 <_dtoa_r+0x442>
 80076c0:	2f00      	cmp	r7, #0
 80076c2:	dd33      	ble.n	800772c <_dtoa_r+0x36c>
 80076c4:	4bad      	ldr	r3, [pc, #692]	@ (800797c <_dtoa_r+0x5bc>)
 80076c6:	f007 020f 	and.w	r2, r7, #15
 80076ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ce:	ed93 7b00 	vldr	d7, [r3]
 80076d2:	05f8      	lsls	r0, r7, #23
 80076d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80076d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076dc:	d516      	bpl.n	800770c <_dtoa_r+0x34c>
 80076de:	4ba8      	ldr	r3, [pc, #672]	@ (8007980 <_dtoa_r+0x5c0>)
 80076e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076e8:	f7f9 f8d0 	bl	800088c <__aeabi_ddiv>
 80076ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076f0:	f004 040f 	and.w	r4, r4, #15
 80076f4:	2603      	movs	r6, #3
 80076f6:	4da2      	ldr	r5, [pc, #648]	@ (8007980 <_dtoa_r+0x5c0>)
 80076f8:	b954      	cbnz	r4, 8007710 <_dtoa_r+0x350>
 80076fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007702:	f7f9 f8c3 	bl	800088c <__aeabi_ddiv>
 8007706:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770a:	e028      	b.n	800775e <_dtoa_r+0x39e>
 800770c:	2602      	movs	r6, #2
 800770e:	e7f2      	b.n	80076f6 <_dtoa_r+0x336>
 8007710:	07e1      	lsls	r1, r4, #31
 8007712:	d508      	bpl.n	8007726 <_dtoa_r+0x366>
 8007714:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007718:	e9d5 2300 	ldrd	r2, r3, [r5]
 800771c:	f7f8 ff8c 	bl	8000638 <__aeabi_dmul>
 8007720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007724:	3601      	adds	r6, #1
 8007726:	1064      	asrs	r4, r4, #1
 8007728:	3508      	adds	r5, #8
 800772a:	e7e5      	b.n	80076f8 <_dtoa_r+0x338>
 800772c:	f000 80d2 	beq.w	80078d4 <_dtoa_r+0x514>
 8007730:	427c      	negs	r4, r7
 8007732:	4b92      	ldr	r3, [pc, #584]	@ (800797c <_dtoa_r+0x5bc>)
 8007734:	4d92      	ldr	r5, [pc, #584]	@ (8007980 <_dtoa_r+0x5c0>)
 8007736:	f004 020f 	and.w	r2, r4, #15
 800773a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800773e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007742:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007746:	f7f8 ff77 	bl	8000638 <__aeabi_dmul>
 800774a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800774e:	1124      	asrs	r4, r4, #4
 8007750:	2300      	movs	r3, #0
 8007752:	2602      	movs	r6, #2
 8007754:	2c00      	cmp	r4, #0
 8007756:	f040 80b2 	bne.w	80078be <_dtoa_r+0x4fe>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1d3      	bne.n	8007706 <_dtoa_r+0x346>
 800775e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007760:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 80b7 	beq.w	80078d8 <_dtoa_r+0x518>
 800776a:	4b86      	ldr	r3, [pc, #536]	@ (8007984 <_dtoa_r+0x5c4>)
 800776c:	2200      	movs	r2, #0
 800776e:	4620      	mov	r0, r4
 8007770:	4629      	mov	r1, r5
 8007772:	f7f9 f9d3 	bl	8000b1c <__aeabi_dcmplt>
 8007776:	2800      	cmp	r0, #0
 8007778:	f000 80ae 	beq.w	80078d8 <_dtoa_r+0x518>
 800777c:	9b07      	ldr	r3, [sp, #28]
 800777e:	2b00      	cmp	r3, #0
 8007780:	f000 80aa 	beq.w	80078d8 <_dtoa_r+0x518>
 8007784:	9b00      	ldr	r3, [sp, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	dd37      	ble.n	80077fa <_dtoa_r+0x43a>
 800778a:	1e7b      	subs	r3, r7, #1
 800778c:	9304      	str	r3, [sp, #16]
 800778e:	4620      	mov	r0, r4
 8007790:	4b7d      	ldr	r3, [pc, #500]	@ (8007988 <_dtoa_r+0x5c8>)
 8007792:	2200      	movs	r2, #0
 8007794:	4629      	mov	r1, r5
 8007796:	f7f8 ff4f 	bl	8000638 <__aeabi_dmul>
 800779a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800779e:	9c00      	ldr	r4, [sp, #0]
 80077a0:	3601      	adds	r6, #1
 80077a2:	4630      	mov	r0, r6
 80077a4:	f7f8 fede 	bl	8000564 <__aeabi_i2d>
 80077a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077ac:	f7f8 ff44 	bl	8000638 <__aeabi_dmul>
 80077b0:	4b76      	ldr	r3, [pc, #472]	@ (800798c <_dtoa_r+0x5cc>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	f7f8 fd8a 	bl	80002cc <__adddf3>
 80077b8:	4605      	mov	r5, r0
 80077ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80077be:	2c00      	cmp	r4, #0
 80077c0:	f040 808d 	bne.w	80078de <_dtoa_r+0x51e>
 80077c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077c8:	4b71      	ldr	r3, [pc, #452]	@ (8007990 <_dtoa_r+0x5d0>)
 80077ca:	2200      	movs	r2, #0
 80077cc:	f7f8 fd7c 	bl	80002c8 <__aeabi_dsub>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077d8:	462a      	mov	r2, r5
 80077da:	4633      	mov	r3, r6
 80077dc:	f7f9 f9bc 	bl	8000b58 <__aeabi_dcmpgt>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	f040 828b 	bne.w	8007cfc <_dtoa_r+0x93c>
 80077e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077ea:	462a      	mov	r2, r5
 80077ec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077f0:	f7f9 f994 	bl	8000b1c <__aeabi_dcmplt>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	f040 8128 	bne.w	8007a4a <_dtoa_r+0x68a>
 80077fa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80077fe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007802:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007804:	2b00      	cmp	r3, #0
 8007806:	f2c0 815a 	blt.w	8007abe <_dtoa_r+0x6fe>
 800780a:	2f0e      	cmp	r7, #14
 800780c:	f300 8157 	bgt.w	8007abe <_dtoa_r+0x6fe>
 8007810:	4b5a      	ldr	r3, [pc, #360]	@ (800797c <_dtoa_r+0x5bc>)
 8007812:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007816:	ed93 7b00 	vldr	d7, [r3]
 800781a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800781c:	2b00      	cmp	r3, #0
 800781e:	ed8d 7b00 	vstr	d7, [sp]
 8007822:	da03      	bge.n	800782c <_dtoa_r+0x46c>
 8007824:	9b07      	ldr	r3, [sp, #28]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f340 8101 	ble.w	8007a2e <_dtoa_r+0x66e>
 800782c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007830:	4656      	mov	r6, sl
 8007832:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007836:	4620      	mov	r0, r4
 8007838:	4629      	mov	r1, r5
 800783a:	f7f9 f827 	bl	800088c <__aeabi_ddiv>
 800783e:	f7f9 f9ab 	bl	8000b98 <__aeabi_d2iz>
 8007842:	4680      	mov	r8, r0
 8007844:	f7f8 fe8e 	bl	8000564 <__aeabi_i2d>
 8007848:	e9dd 2300 	ldrd	r2, r3, [sp]
 800784c:	f7f8 fef4 	bl	8000638 <__aeabi_dmul>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	4620      	mov	r0, r4
 8007856:	4629      	mov	r1, r5
 8007858:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800785c:	f7f8 fd34 	bl	80002c8 <__aeabi_dsub>
 8007860:	f806 4b01 	strb.w	r4, [r6], #1
 8007864:	9d07      	ldr	r5, [sp, #28]
 8007866:	eba6 040a 	sub.w	r4, r6, sl
 800786a:	42a5      	cmp	r5, r4
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	f040 8117 	bne.w	8007aa2 <_dtoa_r+0x6e2>
 8007874:	f7f8 fd2a 	bl	80002cc <__adddf3>
 8007878:	e9dd 2300 	ldrd	r2, r3, [sp]
 800787c:	4604      	mov	r4, r0
 800787e:	460d      	mov	r5, r1
 8007880:	f7f9 f96a 	bl	8000b58 <__aeabi_dcmpgt>
 8007884:	2800      	cmp	r0, #0
 8007886:	f040 80f9 	bne.w	8007a7c <_dtoa_r+0x6bc>
 800788a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800788e:	4620      	mov	r0, r4
 8007890:	4629      	mov	r1, r5
 8007892:	f7f9 f939 	bl	8000b08 <__aeabi_dcmpeq>
 8007896:	b118      	cbz	r0, 80078a0 <_dtoa_r+0x4e0>
 8007898:	f018 0f01 	tst.w	r8, #1
 800789c:	f040 80ee 	bne.w	8007a7c <_dtoa_r+0x6bc>
 80078a0:	4649      	mov	r1, r9
 80078a2:	4658      	mov	r0, fp
 80078a4:	f000 ffdc 	bl	8008860 <_Bfree>
 80078a8:	2300      	movs	r3, #0
 80078aa:	7033      	strb	r3, [r6, #0]
 80078ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078ae:	3701      	adds	r7, #1
 80078b0:	601f      	str	r7, [r3, #0]
 80078b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 831d 	beq.w	8007ef4 <_dtoa_r+0xb34>
 80078ba:	601e      	str	r6, [r3, #0]
 80078bc:	e31a      	b.n	8007ef4 <_dtoa_r+0xb34>
 80078be:	07e2      	lsls	r2, r4, #31
 80078c0:	d505      	bpl.n	80078ce <_dtoa_r+0x50e>
 80078c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078c6:	f7f8 feb7 	bl	8000638 <__aeabi_dmul>
 80078ca:	3601      	adds	r6, #1
 80078cc:	2301      	movs	r3, #1
 80078ce:	1064      	asrs	r4, r4, #1
 80078d0:	3508      	adds	r5, #8
 80078d2:	e73f      	b.n	8007754 <_dtoa_r+0x394>
 80078d4:	2602      	movs	r6, #2
 80078d6:	e742      	b.n	800775e <_dtoa_r+0x39e>
 80078d8:	9c07      	ldr	r4, [sp, #28]
 80078da:	9704      	str	r7, [sp, #16]
 80078dc:	e761      	b.n	80077a2 <_dtoa_r+0x3e2>
 80078de:	4b27      	ldr	r3, [pc, #156]	@ (800797c <_dtoa_r+0x5bc>)
 80078e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078ea:	4454      	add	r4, sl
 80078ec:	2900      	cmp	r1, #0
 80078ee:	d053      	beq.n	8007998 <_dtoa_r+0x5d8>
 80078f0:	4928      	ldr	r1, [pc, #160]	@ (8007994 <_dtoa_r+0x5d4>)
 80078f2:	2000      	movs	r0, #0
 80078f4:	f7f8 ffca 	bl	800088c <__aeabi_ddiv>
 80078f8:	4633      	mov	r3, r6
 80078fa:	462a      	mov	r2, r5
 80078fc:	f7f8 fce4 	bl	80002c8 <__aeabi_dsub>
 8007900:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007904:	4656      	mov	r6, sl
 8007906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800790a:	f7f9 f945 	bl	8000b98 <__aeabi_d2iz>
 800790e:	4605      	mov	r5, r0
 8007910:	f7f8 fe28 	bl	8000564 <__aeabi_i2d>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800791c:	f7f8 fcd4 	bl	80002c8 <__aeabi_dsub>
 8007920:	3530      	adds	r5, #48	@ 0x30
 8007922:	4602      	mov	r2, r0
 8007924:	460b      	mov	r3, r1
 8007926:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800792a:	f806 5b01 	strb.w	r5, [r6], #1
 800792e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007932:	f7f9 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 8007936:	2800      	cmp	r0, #0
 8007938:	d171      	bne.n	8007a1e <_dtoa_r+0x65e>
 800793a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800793e:	4911      	ldr	r1, [pc, #68]	@ (8007984 <_dtoa_r+0x5c4>)
 8007940:	2000      	movs	r0, #0
 8007942:	f7f8 fcc1 	bl	80002c8 <__aeabi_dsub>
 8007946:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800794a:	f7f9 f8e7 	bl	8000b1c <__aeabi_dcmplt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f040 8095 	bne.w	8007a7e <_dtoa_r+0x6be>
 8007954:	42a6      	cmp	r6, r4
 8007956:	f43f af50 	beq.w	80077fa <_dtoa_r+0x43a>
 800795a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800795e:	4b0a      	ldr	r3, [pc, #40]	@ (8007988 <_dtoa_r+0x5c8>)
 8007960:	2200      	movs	r2, #0
 8007962:	f7f8 fe69 	bl	8000638 <__aeabi_dmul>
 8007966:	4b08      	ldr	r3, [pc, #32]	@ (8007988 <_dtoa_r+0x5c8>)
 8007968:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800796c:	2200      	movs	r2, #0
 800796e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007972:	f7f8 fe61 	bl	8000638 <__aeabi_dmul>
 8007976:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800797a:	e7c4      	b.n	8007906 <_dtoa_r+0x546>
 800797c:	08009e48 	.word	0x08009e48
 8007980:	08009e20 	.word	0x08009e20
 8007984:	3ff00000 	.word	0x3ff00000
 8007988:	40240000 	.word	0x40240000
 800798c:	401c0000 	.word	0x401c0000
 8007990:	40140000 	.word	0x40140000
 8007994:	3fe00000 	.word	0x3fe00000
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	f7f8 fe4c 	bl	8000638 <__aeabi_dmul>
 80079a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079a4:	9415      	str	r4, [sp, #84]	@ 0x54
 80079a6:	4656      	mov	r6, sl
 80079a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ac:	f7f9 f8f4 	bl	8000b98 <__aeabi_d2iz>
 80079b0:	4605      	mov	r5, r0
 80079b2:	f7f8 fdd7 	bl	8000564 <__aeabi_i2d>
 80079b6:	4602      	mov	r2, r0
 80079b8:	460b      	mov	r3, r1
 80079ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079be:	f7f8 fc83 	bl	80002c8 <__aeabi_dsub>
 80079c2:	3530      	adds	r5, #48	@ 0x30
 80079c4:	f806 5b01 	strb.w	r5, [r6], #1
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
 80079cc:	42a6      	cmp	r6, r4
 80079ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80079d2:	f04f 0200 	mov.w	r2, #0
 80079d6:	d124      	bne.n	8007a22 <_dtoa_r+0x662>
 80079d8:	4bac      	ldr	r3, [pc, #688]	@ (8007c8c <_dtoa_r+0x8cc>)
 80079da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80079de:	f7f8 fc75 	bl	80002cc <__adddf3>
 80079e2:	4602      	mov	r2, r0
 80079e4:	460b      	mov	r3, r1
 80079e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ea:	f7f9 f8b5 	bl	8000b58 <__aeabi_dcmpgt>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	d145      	bne.n	8007a7e <_dtoa_r+0x6be>
 80079f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079f6:	49a5      	ldr	r1, [pc, #660]	@ (8007c8c <_dtoa_r+0x8cc>)
 80079f8:	2000      	movs	r0, #0
 80079fa:	f7f8 fc65 	bl	80002c8 <__aeabi_dsub>
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a06:	f7f9 f889 	bl	8000b1c <__aeabi_dcmplt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f43f aef5 	beq.w	80077fa <_dtoa_r+0x43a>
 8007a10:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007a12:	1e73      	subs	r3, r6, #1
 8007a14:	9315      	str	r3, [sp, #84]	@ 0x54
 8007a16:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a1a:	2b30      	cmp	r3, #48	@ 0x30
 8007a1c:	d0f8      	beq.n	8007a10 <_dtoa_r+0x650>
 8007a1e:	9f04      	ldr	r7, [sp, #16]
 8007a20:	e73e      	b.n	80078a0 <_dtoa_r+0x4e0>
 8007a22:	4b9b      	ldr	r3, [pc, #620]	@ (8007c90 <_dtoa_r+0x8d0>)
 8007a24:	f7f8 fe08 	bl	8000638 <__aeabi_dmul>
 8007a28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a2c:	e7bc      	b.n	80079a8 <_dtoa_r+0x5e8>
 8007a2e:	d10c      	bne.n	8007a4a <_dtoa_r+0x68a>
 8007a30:	4b98      	ldr	r3, [pc, #608]	@ (8007c94 <_dtoa_r+0x8d4>)
 8007a32:	2200      	movs	r2, #0
 8007a34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a38:	f7f8 fdfe 	bl	8000638 <__aeabi_dmul>
 8007a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a40:	f7f9 f880 	bl	8000b44 <__aeabi_dcmpge>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f000 8157 	beq.w	8007cf8 <_dtoa_r+0x938>
 8007a4a:	2400      	movs	r4, #0
 8007a4c:	4625      	mov	r5, r4
 8007a4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a50:	43db      	mvns	r3, r3
 8007a52:	9304      	str	r3, [sp, #16]
 8007a54:	4656      	mov	r6, sl
 8007a56:	2700      	movs	r7, #0
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4658      	mov	r0, fp
 8007a5c:	f000 ff00 	bl	8008860 <_Bfree>
 8007a60:	2d00      	cmp	r5, #0
 8007a62:	d0dc      	beq.n	8007a1e <_dtoa_r+0x65e>
 8007a64:	b12f      	cbz	r7, 8007a72 <_dtoa_r+0x6b2>
 8007a66:	42af      	cmp	r7, r5
 8007a68:	d003      	beq.n	8007a72 <_dtoa_r+0x6b2>
 8007a6a:	4639      	mov	r1, r7
 8007a6c:	4658      	mov	r0, fp
 8007a6e:	f000 fef7 	bl	8008860 <_Bfree>
 8007a72:	4629      	mov	r1, r5
 8007a74:	4658      	mov	r0, fp
 8007a76:	f000 fef3 	bl	8008860 <_Bfree>
 8007a7a:	e7d0      	b.n	8007a1e <_dtoa_r+0x65e>
 8007a7c:	9704      	str	r7, [sp, #16]
 8007a7e:	4633      	mov	r3, r6
 8007a80:	461e      	mov	r6, r3
 8007a82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a86:	2a39      	cmp	r2, #57	@ 0x39
 8007a88:	d107      	bne.n	8007a9a <_dtoa_r+0x6da>
 8007a8a:	459a      	cmp	sl, r3
 8007a8c:	d1f8      	bne.n	8007a80 <_dtoa_r+0x6c0>
 8007a8e:	9a04      	ldr	r2, [sp, #16]
 8007a90:	3201      	adds	r2, #1
 8007a92:	9204      	str	r2, [sp, #16]
 8007a94:	2230      	movs	r2, #48	@ 0x30
 8007a96:	f88a 2000 	strb.w	r2, [sl]
 8007a9a:	781a      	ldrb	r2, [r3, #0]
 8007a9c:	3201      	adds	r2, #1
 8007a9e:	701a      	strb	r2, [r3, #0]
 8007aa0:	e7bd      	b.n	8007a1e <_dtoa_r+0x65e>
 8007aa2:	4b7b      	ldr	r3, [pc, #492]	@ (8007c90 <_dtoa_r+0x8d0>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f7f8 fdc7 	bl	8000638 <__aeabi_dmul>
 8007aaa:	2200      	movs	r2, #0
 8007aac:	2300      	movs	r3, #0
 8007aae:	4604      	mov	r4, r0
 8007ab0:	460d      	mov	r5, r1
 8007ab2:	f7f9 f829 	bl	8000b08 <__aeabi_dcmpeq>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f aebb 	beq.w	8007832 <_dtoa_r+0x472>
 8007abc:	e6f0      	b.n	80078a0 <_dtoa_r+0x4e0>
 8007abe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ac0:	2a00      	cmp	r2, #0
 8007ac2:	f000 80db 	beq.w	8007c7c <_dtoa_r+0x8bc>
 8007ac6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ac8:	2a01      	cmp	r2, #1
 8007aca:	f300 80bf 	bgt.w	8007c4c <_dtoa_r+0x88c>
 8007ace:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ad0:	2a00      	cmp	r2, #0
 8007ad2:	f000 80b7 	beq.w	8007c44 <_dtoa_r+0x884>
 8007ad6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ada:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007adc:	4646      	mov	r6, r8
 8007ade:	9a08      	ldr	r2, [sp, #32]
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	441a      	add	r2, r3
 8007ae4:	4658      	mov	r0, fp
 8007ae6:	4498      	add	r8, r3
 8007ae8:	9208      	str	r2, [sp, #32]
 8007aea:	f000 ffb7 	bl	8008a5c <__i2b>
 8007aee:	4605      	mov	r5, r0
 8007af0:	b15e      	cbz	r6, 8007b0a <_dtoa_r+0x74a>
 8007af2:	9b08      	ldr	r3, [sp, #32]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	dd08      	ble.n	8007b0a <_dtoa_r+0x74a>
 8007af8:	42b3      	cmp	r3, r6
 8007afa:	9a08      	ldr	r2, [sp, #32]
 8007afc:	bfa8      	it	ge
 8007afe:	4633      	movge	r3, r6
 8007b00:	eba8 0803 	sub.w	r8, r8, r3
 8007b04:	1af6      	subs	r6, r6, r3
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	9308      	str	r3, [sp, #32]
 8007b0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b0c:	b1f3      	cbz	r3, 8007b4c <_dtoa_r+0x78c>
 8007b0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 80b7 	beq.w	8007c84 <_dtoa_r+0x8c4>
 8007b16:	b18c      	cbz	r4, 8007b3c <_dtoa_r+0x77c>
 8007b18:	4629      	mov	r1, r5
 8007b1a:	4622      	mov	r2, r4
 8007b1c:	4658      	mov	r0, fp
 8007b1e:	f001 f85d 	bl	8008bdc <__pow5mult>
 8007b22:	464a      	mov	r2, r9
 8007b24:	4601      	mov	r1, r0
 8007b26:	4605      	mov	r5, r0
 8007b28:	4658      	mov	r0, fp
 8007b2a:	f000 ffad 	bl	8008a88 <__multiply>
 8007b2e:	4649      	mov	r1, r9
 8007b30:	9004      	str	r0, [sp, #16]
 8007b32:	4658      	mov	r0, fp
 8007b34:	f000 fe94 	bl	8008860 <_Bfree>
 8007b38:	9b04      	ldr	r3, [sp, #16]
 8007b3a:	4699      	mov	r9, r3
 8007b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b3e:	1b1a      	subs	r2, r3, r4
 8007b40:	d004      	beq.n	8007b4c <_dtoa_r+0x78c>
 8007b42:	4649      	mov	r1, r9
 8007b44:	4658      	mov	r0, fp
 8007b46:	f001 f849 	bl	8008bdc <__pow5mult>
 8007b4a:	4681      	mov	r9, r0
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	4658      	mov	r0, fp
 8007b50:	f000 ff84 	bl	8008a5c <__i2b>
 8007b54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b56:	4604      	mov	r4, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 81cf 	beq.w	8007efc <_dtoa_r+0xb3c>
 8007b5e:	461a      	mov	r2, r3
 8007b60:	4601      	mov	r1, r0
 8007b62:	4658      	mov	r0, fp
 8007b64:	f001 f83a 	bl	8008bdc <__pow5mult>
 8007b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	4604      	mov	r4, r0
 8007b6e:	f300 8095 	bgt.w	8007c9c <_dtoa_r+0x8dc>
 8007b72:	9b02      	ldr	r3, [sp, #8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f040 8087 	bne.w	8007c88 <_dtoa_r+0x8c8>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	f040 8089 	bne.w	8007c98 <_dtoa_r+0x8d8>
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b8c:	0d1b      	lsrs	r3, r3, #20
 8007b8e:	051b      	lsls	r3, r3, #20
 8007b90:	b12b      	cbz	r3, 8007b9e <_dtoa_r+0x7de>
 8007b92:	9b08      	ldr	r3, [sp, #32]
 8007b94:	3301      	adds	r3, #1
 8007b96:	9308      	str	r3, [sp, #32]
 8007b98:	f108 0801 	add.w	r8, r8, #1
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ba0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 81b0 	beq.w	8007f08 <_dtoa_r+0xb48>
 8007ba8:	6923      	ldr	r3, [r4, #16]
 8007baa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bae:	6918      	ldr	r0, [r3, #16]
 8007bb0:	f000 ff08 	bl	80089c4 <__hi0bits>
 8007bb4:	f1c0 0020 	rsb	r0, r0, #32
 8007bb8:	9b08      	ldr	r3, [sp, #32]
 8007bba:	4418      	add	r0, r3
 8007bbc:	f010 001f 	ands.w	r0, r0, #31
 8007bc0:	d077      	beq.n	8007cb2 <_dtoa_r+0x8f2>
 8007bc2:	f1c0 0320 	rsb	r3, r0, #32
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	dd6b      	ble.n	8007ca2 <_dtoa_r+0x8e2>
 8007bca:	9b08      	ldr	r3, [sp, #32]
 8007bcc:	f1c0 001c 	rsb	r0, r0, #28
 8007bd0:	4403      	add	r3, r0
 8007bd2:	4480      	add	r8, r0
 8007bd4:	4406      	add	r6, r0
 8007bd6:	9308      	str	r3, [sp, #32]
 8007bd8:	f1b8 0f00 	cmp.w	r8, #0
 8007bdc:	dd05      	ble.n	8007bea <_dtoa_r+0x82a>
 8007bde:	4649      	mov	r1, r9
 8007be0:	4642      	mov	r2, r8
 8007be2:	4658      	mov	r0, fp
 8007be4:	f001 f854 	bl	8008c90 <__lshift>
 8007be8:	4681      	mov	r9, r0
 8007bea:	9b08      	ldr	r3, [sp, #32]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	dd05      	ble.n	8007bfc <_dtoa_r+0x83c>
 8007bf0:	4621      	mov	r1, r4
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	4658      	mov	r0, fp
 8007bf6:	f001 f84b 	bl	8008c90 <__lshift>
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d059      	beq.n	8007cb6 <_dtoa_r+0x8f6>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4648      	mov	r0, r9
 8007c06:	f001 f8af 	bl	8008d68 <__mcmp>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	da53      	bge.n	8007cb6 <_dtoa_r+0x8f6>
 8007c0e:	1e7b      	subs	r3, r7, #1
 8007c10:	9304      	str	r3, [sp, #16]
 8007c12:	4649      	mov	r1, r9
 8007c14:	2300      	movs	r3, #0
 8007c16:	220a      	movs	r2, #10
 8007c18:	4658      	mov	r0, fp
 8007c1a:	f000 fe43 	bl	80088a4 <__multadd>
 8007c1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c20:	4681      	mov	r9, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f000 8172 	beq.w	8007f0c <_dtoa_r+0xb4c>
 8007c28:	2300      	movs	r3, #0
 8007c2a:	4629      	mov	r1, r5
 8007c2c:	220a      	movs	r2, #10
 8007c2e:	4658      	mov	r0, fp
 8007c30:	f000 fe38 	bl	80088a4 <__multadd>
 8007c34:	9b00      	ldr	r3, [sp, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	4605      	mov	r5, r0
 8007c3a:	dc67      	bgt.n	8007d0c <_dtoa_r+0x94c>
 8007c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	dc41      	bgt.n	8007cc6 <_dtoa_r+0x906>
 8007c42:	e063      	b.n	8007d0c <_dtoa_r+0x94c>
 8007c44:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c4a:	e746      	b.n	8007ada <_dtoa_r+0x71a>
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	1e5c      	subs	r4, r3, #1
 8007c50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c52:	42a3      	cmp	r3, r4
 8007c54:	bfbf      	itttt	lt
 8007c56:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007c58:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007c5a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007c5c:	1ae3      	sublt	r3, r4, r3
 8007c5e:	bfb4      	ite	lt
 8007c60:	18d2      	addlt	r2, r2, r3
 8007c62:	1b1c      	subge	r4, r3, r4
 8007c64:	9b07      	ldr	r3, [sp, #28]
 8007c66:	bfbc      	itt	lt
 8007c68:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007c6a:	2400      	movlt	r4, #0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bfb5      	itete	lt
 8007c70:	eba8 0603 	sublt.w	r6, r8, r3
 8007c74:	9b07      	ldrge	r3, [sp, #28]
 8007c76:	2300      	movlt	r3, #0
 8007c78:	4646      	movge	r6, r8
 8007c7a:	e730      	b.n	8007ade <_dtoa_r+0x71e>
 8007c7c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c7e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007c80:	4646      	mov	r6, r8
 8007c82:	e735      	b.n	8007af0 <_dtoa_r+0x730>
 8007c84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c86:	e75c      	b.n	8007b42 <_dtoa_r+0x782>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	e788      	b.n	8007b9e <_dtoa_r+0x7de>
 8007c8c:	3fe00000 	.word	0x3fe00000
 8007c90:	40240000 	.word	0x40240000
 8007c94:	40140000 	.word	0x40140000
 8007c98:	9b02      	ldr	r3, [sp, #8]
 8007c9a:	e780      	b.n	8007b9e <_dtoa_r+0x7de>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ca0:	e782      	b.n	8007ba8 <_dtoa_r+0x7e8>
 8007ca2:	d099      	beq.n	8007bd8 <_dtoa_r+0x818>
 8007ca4:	9a08      	ldr	r2, [sp, #32]
 8007ca6:	331c      	adds	r3, #28
 8007ca8:	441a      	add	r2, r3
 8007caa:	4498      	add	r8, r3
 8007cac:	441e      	add	r6, r3
 8007cae:	9208      	str	r2, [sp, #32]
 8007cb0:	e792      	b.n	8007bd8 <_dtoa_r+0x818>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	e7f6      	b.n	8007ca4 <_dtoa_r+0x8e4>
 8007cb6:	9b07      	ldr	r3, [sp, #28]
 8007cb8:	9704      	str	r7, [sp, #16]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	dc20      	bgt.n	8007d00 <_dtoa_r+0x940>
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	dd1e      	ble.n	8007d04 <_dtoa_r+0x944>
 8007cc6:	9b00      	ldr	r3, [sp, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f47f aec0 	bne.w	8007a4e <_dtoa_r+0x68e>
 8007cce:	4621      	mov	r1, r4
 8007cd0:	2205      	movs	r2, #5
 8007cd2:	4658      	mov	r0, fp
 8007cd4:	f000 fde6 	bl	80088a4 <__multadd>
 8007cd8:	4601      	mov	r1, r0
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4648      	mov	r0, r9
 8007cde:	f001 f843 	bl	8008d68 <__mcmp>
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	f77f aeb3 	ble.w	8007a4e <_dtoa_r+0x68e>
 8007ce8:	4656      	mov	r6, sl
 8007cea:	2331      	movs	r3, #49	@ 0x31
 8007cec:	f806 3b01 	strb.w	r3, [r6], #1
 8007cf0:	9b04      	ldr	r3, [sp, #16]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	e6ae      	b.n	8007a56 <_dtoa_r+0x696>
 8007cf8:	9c07      	ldr	r4, [sp, #28]
 8007cfa:	9704      	str	r7, [sp, #16]
 8007cfc:	4625      	mov	r5, r4
 8007cfe:	e7f3      	b.n	8007ce8 <_dtoa_r+0x928>
 8007d00:	9b07      	ldr	r3, [sp, #28]
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f000 8104 	beq.w	8007f14 <_dtoa_r+0xb54>
 8007d0c:	2e00      	cmp	r6, #0
 8007d0e:	dd05      	ble.n	8007d1c <_dtoa_r+0x95c>
 8007d10:	4629      	mov	r1, r5
 8007d12:	4632      	mov	r2, r6
 8007d14:	4658      	mov	r0, fp
 8007d16:	f000 ffbb 	bl	8008c90 <__lshift>
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d05a      	beq.n	8007dd8 <_dtoa_r+0xa18>
 8007d22:	6869      	ldr	r1, [r5, #4]
 8007d24:	4658      	mov	r0, fp
 8007d26:	f000 fd5b 	bl	80087e0 <_Balloc>
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	b928      	cbnz	r0, 8007d3a <_dtoa_r+0x97a>
 8007d2e:	4b84      	ldr	r3, [pc, #528]	@ (8007f40 <_dtoa_r+0xb80>)
 8007d30:	4602      	mov	r2, r0
 8007d32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d36:	f7ff bb5a 	b.w	80073ee <_dtoa_r+0x2e>
 8007d3a:	692a      	ldr	r2, [r5, #16]
 8007d3c:	3202      	adds	r2, #2
 8007d3e:	0092      	lsls	r2, r2, #2
 8007d40:	f105 010c 	add.w	r1, r5, #12
 8007d44:	300c      	adds	r0, #12
 8007d46:	f7ff fa9a 	bl	800727e <memcpy>
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4658      	mov	r0, fp
 8007d50:	f000 ff9e 	bl	8008c90 <__lshift>
 8007d54:	f10a 0301 	add.w	r3, sl, #1
 8007d58:	9307      	str	r3, [sp, #28]
 8007d5a:	9b00      	ldr	r3, [sp, #0]
 8007d5c:	4453      	add	r3, sl
 8007d5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d60:	9b02      	ldr	r3, [sp, #8]
 8007d62:	f003 0301 	and.w	r3, r3, #1
 8007d66:	462f      	mov	r7, r5
 8007d68:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	9b07      	ldr	r3, [sp, #28]
 8007d6e:	4621      	mov	r1, r4
 8007d70:	3b01      	subs	r3, #1
 8007d72:	4648      	mov	r0, r9
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	f7ff fa9b 	bl	80072b0 <quorem>
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	9002      	str	r0, [sp, #8]
 8007d7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007d82:	4648      	mov	r0, r9
 8007d84:	f000 fff0 	bl	8008d68 <__mcmp>
 8007d88:	462a      	mov	r2, r5
 8007d8a:	9008      	str	r0, [sp, #32]
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	4658      	mov	r0, fp
 8007d90:	f001 f806 	bl	8008da0 <__mdiff>
 8007d94:	68c2      	ldr	r2, [r0, #12]
 8007d96:	4606      	mov	r6, r0
 8007d98:	bb02      	cbnz	r2, 8007ddc <_dtoa_r+0xa1c>
 8007d9a:	4601      	mov	r1, r0
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	f000 ffe3 	bl	8008d68 <__mcmp>
 8007da2:	4602      	mov	r2, r0
 8007da4:	4631      	mov	r1, r6
 8007da6:	4658      	mov	r0, fp
 8007da8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007daa:	f000 fd59 	bl	8008860 <_Bfree>
 8007dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007db2:	9e07      	ldr	r6, [sp, #28]
 8007db4:	ea43 0102 	orr.w	r1, r3, r2
 8007db8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dba:	4319      	orrs	r1, r3
 8007dbc:	d110      	bne.n	8007de0 <_dtoa_r+0xa20>
 8007dbe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007dc2:	d029      	beq.n	8007e18 <_dtoa_r+0xa58>
 8007dc4:	9b08      	ldr	r3, [sp, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	dd02      	ble.n	8007dd0 <_dtoa_r+0xa10>
 8007dca:	9b02      	ldr	r3, [sp, #8]
 8007dcc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007dd0:	9b00      	ldr	r3, [sp, #0]
 8007dd2:	f883 8000 	strb.w	r8, [r3]
 8007dd6:	e63f      	b.n	8007a58 <_dtoa_r+0x698>
 8007dd8:	4628      	mov	r0, r5
 8007dda:	e7bb      	b.n	8007d54 <_dtoa_r+0x994>
 8007ddc:	2201      	movs	r2, #1
 8007dde:	e7e1      	b.n	8007da4 <_dtoa_r+0x9e4>
 8007de0:	9b08      	ldr	r3, [sp, #32]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	db04      	blt.n	8007df0 <_dtoa_r+0xa30>
 8007de6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007de8:	430b      	orrs	r3, r1
 8007dea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007dec:	430b      	orrs	r3, r1
 8007dee:	d120      	bne.n	8007e32 <_dtoa_r+0xa72>
 8007df0:	2a00      	cmp	r2, #0
 8007df2:	dded      	ble.n	8007dd0 <_dtoa_r+0xa10>
 8007df4:	4649      	mov	r1, r9
 8007df6:	2201      	movs	r2, #1
 8007df8:	4658      	mov	r0, fp
 8007dfa:	f000 ff49 	bl	8008c90 <__lshift>
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4681      	mov	r9, r0
 8007e02:	f000 ffb1 	bl	8008d68 <__mcmp>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	dc03      	bgt.n	8007e12 <_dtoa_r+0xa52>
 8007e0a:	d1e1      	bne.n	8007dd0 <_dtoa_r+0xa10>
 8007e0c:	f018 0f01 	tst.w	r8, #1
 8007e10:	d0de      	beq.n	8007dd0 <_dtoa_r+0xa10>
 8007e12:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007e16:	d1d8      	bne.n	8007dca <_dtoa_r+0xa0a>
 8007e18:	9a00      	ldr	r2, [sp, #0]
 8007e1a:	2339      	movs	r3, #57	@ 0x39
 8007e1c:	7013      	strb	r3, [r2, #0]
 8007e1e:	4633      	mov	r3, r6
 8007e20:	461e      	mov	r6, r3
 8007e22:	3b01      	subs	r3, #1
 8007e24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e28:	2a39      	cmp	r2, #57	@ 0x39
 8007e2a:	d052      	beq.n	8007ed2 <_dtoa_r+0xb12>
 8007e2c:	3201      	adds	r2, #1
 8007e2e:	701a      	strb	r2, [r3, #0]
 8007e30:	e612      	b.n	8007a58 <_dtoa_r+0x698>
 8007e32:	2a00      	cmp	r2, #0
 8007e34:	dd07      	ble.n	8007e46 <_dtoa_r+0xa86>
 8007e36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007e3a:	d0ed      	beq.n	8007e18 <_dtoa_r+0xa58>
 8007e3c:	9a00      	ldr	r2, [sp, #0]
 8007e3e:	f108 0301 	add.w	r3, r8, #1
 8007e42:	7013      	strb	r3, [r2, #0]
 8007e44:	e608      	b.n	8007a58 <_dtoa_r+0x698>
 8007e46:	9b07      	ldr	r3, [sp, #28]
 8007e48:	9a07      	ldr	r2, [sp, #28]
 8007e4a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007e4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d028      	beq.n	8007ea6 <_dtoa_r+0xae6>
 8007e54:	4649      	mov	r1, r9
 8007e56:	2300      	movs	r3, #0
 8007e58:	220a      	movs	r2, #10
 8007e5a:	4658      	mov	r0, fp
 8007e5c:	f000 fd22 	bl	80088a4 <__multadd>
 8007e60:	42af      	cmp	r7, r5
 8007e62:	4681      	mov	r9, r0
 8007e64:	f04f 0300 	mov.w	r3, #0
 8007e68:	f04f 020a 	mov.w	r2, #10
 8007e6c:	4639      	mov	r1, r7
 8007e6e:	4658      	mov	r0, fp
 8007e70:	d107      	bne.n	8007e82 <_dtoa_r+0xac2>
 8007e72:	f000 fd17 	bl	80088a4 <__multadd>
 8007e76:	4607      	mov	r7, r0
 8007e78:	4605      	mov	r5, r0
 8007e7a:	9b07      	ldr	r3, [sp, #28]
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	9307      	str	r3, [sp, #28]
 8007e80:	e774      	b.n	8007d6c <_dtoa_r+0x9ac>
 8007e82:	f000 fd0f 	bl	80088a4 <__multadd>
 8007e86:	4629      	mov	r1, r5
 8007e88:	4607      	mov	r7, r0
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	220a      	movs	r2, #10
 8007e8e:	4658      	mov	r0, fp
 8007e90:	f000 fd08 	bl	80088a4 <__multadd>
 8007e94:	4605      	mov	r5, r0
 8007e96:	e7f0      	b.n	8007e7a <_dtoa_r+0xaba>
 8007e98:	9b00      	ldr	r3, [sp, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	bfcc      	ite	gt
 8007e9e:	461e      	movgt	r6, r3
 8007ea0:	2601      	movle	r6, #1
 8007ea2:	4456      	add	r6, sl
 8007ea4:	2700      	movs	r7, #0
 8007ea6:	4649      	mov	r1, r9
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	4658      	mov	r0, fp
 8007eac:	f000 fef0 	bl	8008c90 <__lshift>
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4681      	mov	r9, r0
 8007eb4:	f000 ff58 	bl	8008d68 <__mcmp>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	dcb0      	bgt.n	8007e1e <_dtoa_r+0xa5e>
 8007ebc:	d102      	bne.n	8007ec4 <_dtoa_r+0xb04>
 8007ebe:	f018 0f01 	tst.w	r8, #1
 8007ec2:	d1ac      	bne.n	8007e1e <_dtoa_r+0xa5e>
 8007ec4:	4633      	mov	r3, r6
 8007ec6:	461e      	mov	r6, r3
 8007ec8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ecc:	2a30      	cmp	r2, #48	@ 0x30
 8007ece:	d0fa      	beq.n	8007ec6 <_dtoa_r+0xb06>
 8007ed0:	e5c2      	b.n	8007a58 <_dtoa_r+0x698>
 8007ed2:	459a      	cmp	sl, r3
 8007ed4:	d1a4      	bne.n	8007e20 <_dtoa_r+0xa60>
 8007ed6:	9b04      	ldr	r3, [sp, #16]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	9304      	str	r3, [sp, #16]
 8007edc:	2331      	movs	r3, #49	@ 0x31
 8007ede:	f88a 3000 	strb.w	r3, [sl]
 8007ee2:	e5b9      	b.n	8007a58 <_dtoa_r+0x698>
 8007ee4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ee6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007f44 <_dtoa_r+0xb84>
 8007eea:	b11b      	cbz	r3, 8007ef4 <_dtoa_r+0xb34>
 8007eec:	f10a 0308 	add.w	r3, sl, #8
 8007ef0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007ef2:	6013      	str	r3, [r2, #0]
 8007ef4:	4650      	mov	r0, sl
 8007ef6:	b019      	add	sp, #100	@ 0x64
 8007ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007efc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	f77f ae37 	ble.w	8007b72 <_dtoa_r+0x7b2>
 8007f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f06:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f08:	2001      	movs	r0, #1
 8007f0a:	e655      	b.n	8007bb8 <_dtoa_r+0x7f8>
 8007f0c:	9b00      	ldr	r3, [sp, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	f77f aed6 	ble.w	8007cc0 <_dtoa_r+0x900>
 8007f14:	4656      	mov	r6, sl
 8007f16:	4621      	mov	r1, r4
 8007f18:	4648      	mov	r0, r9
 8007f1a:	f7ff f9c9 	bl	80072b0 <quorem>
 8007f1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f22:	f806 8b01 	strb.w	r8, [r6], #1
 8007f26:	9b00      	ldr	r3, [sp, #0]
 8007f28:	eba6 020a 	sub.w	r2, r6, sl
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	ddb3      	ble.n	8007e98 <_dtoa_r+0xad8>
 8007f30:	4649      	mov	r1, r9
 8007f32:	2300      	movs	r3, #0
 8007f34:	220a      	movs	r2, #10
 8007f36:	4658      	mov	r0, fp
 8007f38:	f000 fcb4 	bl	80088a4 <__multadd>
 8007f3c:	4681      	mov	r9, r0
 8007f3e:	e7ea      	b.n	8007f16 <_dtoa_r+0xb56>
 8007f40:	08009d48 	.word	0x08009d48
 8007f44:	08009ccc 	.word	0x08009ccc

08007f48 <_free_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	2900      	cmp	r1, #0
 8007f4e:	d041      	beq.n	8007fd4 <_free_r+0x8c>
 8007f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f54:	1f0c      	subs	r4, r1, #4
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	bfb8      	it	lt
 8007f5a:	18e4      	addlt	r4, r4, r3
 8007f5c:	f000 fc34 	bl	80087c8 <__malloc_lock>
 8007f60:	4a1d      	ldr	r2, [pc, #116]	@ (8007fd8 <_free_r+0x90>)
 8007f62:	6813      	ldr	r3, [r2, #0]
 8007f64:	b933      	cbnz	r3, 8007f74 <_free_r+0x2c>
 8007f66:	6063      	str	r3, [r4, #4]
 8007f68:	6014      	str	r4, [r2, #0]
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f70:	f000 bc30 	b.w	80087d4 <__malloc_unlock>
 8007f74:	42a3      	cmp	r3, r4
 8007f76:	d908      	bls.n	8007f8a <_free_r+0x42>
 8007f78:	6820      	ldr	r0, [r4, #0]
 8007f7a:	1821      	adds	r1, r4, r0
 8007f7c:	428b      	cmp	r3, r1
 8007f7e:	bf01      	itttt	eq
 8007f80:	6819      	ldreq	r1, [r3, #0]
 8007f82:	685b      	ldreq	r3, [r3, #4]
 8007f84:	1809      	addeq	r1, r1, r0
 8007f86:	6021      	streq	r1, [r4, #0]
 8007f88:	e7ed      	b.n	8007f66 <_free_r+0x1e>
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	b10b      	cbz	r3, 8007f94 <_free_r+0x4c>
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	d9fa      	bls.n	8007f8a <_free_r+0x42>
 8007f94:	6811      	ldr	r1, [r2, #0]
 8007f96:	1850      	adds	r0, r2, r1
 8007f98:	42a0      	cmp	r0, r4
 8007f9a:	d10b      	bne.n	8007fb4 <_free_r+0x6c>
 8007f9c:	6820      	ldr	r0, [r4, #0]
 8007f9e:	4401      	add	r1, r0
 8007fa0:	1850      	adds	r0, r2, r1
 8007fa2:	4283      	cmp	r3, r0
 8007fa4:	6011      	str	r1, [r2, #0]
 8007fa6:	d1e0      	bne.n	8007f6a <_free_r+0x22>
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	6053      	str	r3, [r2, #4]
 8007fae:	4408      	add	r0, r1
 8007fb0:	6010      	str	r0, [r2, #0]
 8007fb2:	e7da      	b.n	8007f6a <_free_r+0x22>
 8007fb4:	d902      	bls.n	8007fbc <_free_r+0x74>
 8007fb6:	230c      	movs	r3, #12
 8007fb8:	602b      	str	r3, [r5, #0]
 8007fba:	e7d6      	b.n	8007f6a <_free_r+0x22>
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	1821      	adds	r1, r4, r0
 8007fc0:	428b      	cmp	r3, r1
 8007fc2:	bf04      	itt	eq
 8007fc4:	6819      	ldreq	r1, [r3, #0]
 8007fc6:	685b      	ldreq	r3, [r3, #4]
 8007fc8:	6063      	str	r3, [r4, #4]
 8007fca:	bf04      	itt	eq
 8007fcc:	1809      	addeq	r1, r1, r0
 8007fce:	6021      	streq	r1, [r4, #0]
 8007fd0:	6054      	str	r4, [r2, #4]
 8007fd2:	e7ca      	b.n	8007f6a <_free_r+0x22>
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000b64 	.word	0x20000b64

08007fdc <rshift>:
 8007fdc:	6903      	ldr	r3, [r0, #16]
 8007fde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007fe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fe6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007fea:	f100 0414 	add.w	r4, r0, #20
 8007fee:	dd45      	ble.n	800807c <rshift+0xa0>
 8007ff0:	f011 011f 	ands.w	r1, r1, #31
 8007ff4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007ff8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007ffc:	d10c      	bne.n	8008018 <rshift+0x3c>
 8007ffe:	f100 0710 	add.w	r7, r0, #16
 8008002:	4629      	mov	r1, r5
 8008004:	42b1      	cmp	r1, r6
 8008006:	d334      	bcc.n	8008072 <rshift+0x96>
 8008008:	1a9b      	subs	r3, r3, r2
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	1eea      	subs	r2, r5, #3
 800800e:	4296      	cmp	r6, r2
 8008010:	bf38      	it	cc
 8008012:	2300      	movcc	r3, #0
 8008014:	4423      	add	r3, r4
 8008016:	e015      	b.n	8008044 <rshift+0x68>
 8008018:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800801c:	f1c1 0820 	rsb	r8, r1, #32
 8008020:	40cf      	lsrs	r7, r1
 8008022:	f105 0e04 	add.w	lr, r5, #4
 8008026:	46a1      	mov	r9, r4
 8008028:	4576      	cmp	r6, lr
 800802a:	46f4      	mov	ip, lr
 800802c:	d815      	bhi.n	800805a <rshift+0x7e>
 800802e:	1a9a      	subs	r2, r3, r2
 8008030:	0092      	lsls	r2, r2, #2
 8008032:	3a04      	subs	r2, #4
 8008034:	3501      	adds	r5, #1
 8008036:	42ae      	cmp	r6, r5
 8008038:	bf38      	it	cc
 800803a:	2200      	movcc	r2, #0
 800803c:	18a3      	adds	r3, r4, r2
 800803e:	50a7      	str	r7, [r4, r2]
 8008040:	b107      	cbz	r7, 8008044 <rshift+0x68>
 8008042:	3304      	adds	r3, #4
 8008044:	1b1a      	subs	r2, r3, r4
 8008046:	42a3      	cmp	r3, r4
 8008048:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800804c:	bf08      	it	eq
 800804e:	2300      	moveq	r3, #0
 8008050:	6102      	str	r2, [r0, #16]
 8008052:	bf08      	it	eq
 8008054:	6143      	streq	r3, [r0, #20]
 8008056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800805a:	f8dc c000 	ldr.w	ip, [ip]
 800805e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008062:	ea4c 0707 	orr.w	r7, ip, r7
 8008066:	f849 7b04 	str.w	r7, [r9], #4
 800806a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800806e:	40cf      	lsrs	r7, r1
 8008070:	e7da      	b.n	8008028 <rshift+0x4c>
 8008072:	f851 cb04 	ldr.w	ip, [r1], #4
 8008076:	f847 cf04 	str.w	ip, [r7, #4]!
 800807a:	e7c3      	b.n	8008004 <rshift+0x28>
 800807c:	4623      	mov	r3, r4
 800807e:	e7e1      	b.n	8008044 <rshift+0x68>

08008080 <__hexdig_fun>:
 8008080:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008084:	2b09      	cmp	r3, #9
 8008086:	d802      	bhi.n	800808e <__hexdig_fun+0xe>
 8008088:	3820      	subs	r0, #32
 800808a:	b2c0      	uxtb	r0, r0
 800808c:	4770      	bx	lr
 800808e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008092:	2b05      	cmp	r3, #5
 8008094:	d801      	bhi.n	800809a <__hexdig_fun+0x1a>
 8008096:	3847      	subs	r0, #71	@ 0x47
 8008098:	e7f7      	b.n	800808a <__hexdig_fun+0xa>
 800809a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800809e:	2b05      	cmp	r3, #5
 80080a0:	d801      	bhi.n	80080a6 <__hexdig_fun+0x26>
 80080a2:	3827      	subs	r0, #39	@ 0x27
 80080a4:	e7f1      	b.n	800808a <__hexdig_fun+0xa>
 80080a6:	2000      	movs	r0, #0
 80080a8:	4770      	bx	lr
	...

080080ac <__gethex>:
 80080ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b0:	b085      	sub	sp, #20
 80080b2:	468a      	mov	sl, r1
 80080b4:	9302      	str	r3, [sp, #8]
 80080b6:	680b      	ldr	r3, [r1, #0]
 80080b8:	9001      	str	r0, [sp, #4]
 80080ba:	4690      	mov	r8, r2
 80080bc:	1c9c      	adds	r4, r3, #2
 80080be:	46a1      	mov	r9, r4
 80080c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80080c4:	2830      	cmp	r0, #48	@ 0x30
 80080c6:	d0fa      	beq.n	80080be <__gethex+0x12>
 80080c8:	eba9 0303 	sub.w	r3, r9, r3
 80080cc:	f1a3 0b02 	sub.w	fp, r3, #2
 80080d0:	f7ff ffd6 	bl	8008080 <__hexdig_fun>
 80080d4:	4605      	mov	r5, r0
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d168      	bne.n	80081ac <__gethex+0x100>
 80080da:	49a0      	ldr	r1, [pc, #640]	@ (800835c <__gethex+0x2b0>)
 80080dc:	2201      	movs	r2, #1
 80080de:	4648      	mov	r0, r9
 80080e0:	f7ff f843 	bl	800716a <strncmp>
 80080e4:	4607      	mov	r7, r0
 80080e6:	2800      	cmp	r0, #0
 80080e8:	d167      	bne.n	80081ba <__gethex+0x10e>
 80080ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 80080ee:	4626      	mov	r6, r4
 80080f0:	f7ff ffc6 	bl	8008080 <__hexdig_fun>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d062      	beq.n	80081be <__gethex+0x112>
 80080f8:	4623      	mov	r3, r4
 80080fa:	7818      	ldrb	r0, [r3, #0]
 80080fc:	2830      	cmp	r0, #48	@ 0x30
 80080fe:	4699      	mov	r9, r3
 8008100:	f103 0301 	add.w	r3, r3, #1
 8008104:	d0f9      	beq.n	80080fa <__gethex+0x4e>
 8008106:	f7ff ffbb 	bl	8008080 <__hexdig_fun>
 800810a:	fab0 f580 	clz	r5, r0
 800810e:	096d      	lsrs	r5, r5, #5
 8008110:	f04f 0b01 	mov.w	fp, #1
 8008114:	464a      	mov	r2, r9
 8008116:	4616      	mov	r6, r2
 8008118:	3201      	adds	r2, #1
 800811a:	7830      	ldrb	r0, [r6, #0]
 800811c:	f7ff ffb0 	bl	8008080 <__hexdig_fun>
 8008120:	2800      	cmp	r0, #0
 8008122:	d1f8      	bne.n	8008116 <__gethex+0x6a>
 8008124:	498d      	ldr	r1, [pc, #564]	@ (800835c <__gethex+0x2b0>)
 8008126:	2201      	movs	r2, #1
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff f81e 	bl	800716a <strncmp>
 800812e:	2800      	cmp	r0, #0
 8008130:	d13f      	bne.n	80081b2 <__gethex+0x106>
 8008132:	b944      	cbnz	r4, 8008146 <__gethex+0x9a>
 8008134:	1c74      	adds	r4, r6, #1
 8008136:	4622      	mov	r2, r4
 8008138:	4616      	mov	r6, r2
 800813a:	3201      	adds	r2, #1
 800813c:	7830      	ldrb	r0, [r6, #0]
 800813e:	f7ff ff9f 	bl	8008080 <__hexdig_fun>
 8008142:	2800      	cmp	r0, #0
 8008144:	d1f8      	bne.n	8008138 <__gethex+0x8c>
 8008146:	1ba4      	subs	r4, r4, r6
 8008148:	00a7      	lsls	r7, r4, #2
 800814a:	7833      	ldrb	r3, [r6, #0]
 800814c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008150:	2b50      	cmp	r3, #80	@ 0x50
 8008152:	d13e      	bne.n	80081d2 <__gethex+0x126>
 8008154:	7873      	ldrb	r3, [r6, #1]
 8008156:	2b2b      	cmp	r3, #43	@ 0x2b
 8008158:	d033      	beq.n	80081c2 <__gethex+0x116>
 800815a:	2b2d      	cmp	r3, #45	@ 0x2d
 800815c:	d034      	beq.n	80081c8 <__gethex+0x11c>
 800815e:	1c71      	adds	r1, r6, #1
 8008160:	2400      	movs	r4, #0
 8008162:	7808      	ldrb	r0, [r1, #0]
 8008164:	f7ff ff8c 	bl	8008080 <__hexdig_fun>
 8008168:	1e43      	subs	r3, r0, #1
 800816a:	b2db      	uxtb	r3, r3
 800816c:	2b18      	cmp	r3, #24
 800816e:	d830      	bhi.n	80081d2 <__gethex+0x126>
 8008170:	f1a0 0210 	sub.w	r2, r0, #16
 8008174:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008178:	f7ff ff82 	bl	8008080 <__hexdig_fun>
 800817c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008180:	fa5f fc8c 	uxtb.w	ip, ip
 8008184:	f1bc 0f18 	cmp.w	ip, #24
 8008188:	f04f 030a 	mov.w	r3, #10
 800818c:	d91e      	bls.n	80081cc <__gethex+0x120>
 800818e:	b104      	cbz	r4, 8008192 <__gethex+0xe6>
 8008190:	4252      	negs	r2, r2
 8008192:	4417      	add	r7, r2
 8008194:	f8ca 1000 	str.w	r1, [sl]
 8008198:	b1ed      	cbz	r5, 80081d6 <__gethex+0x12a>
 800819a:	f1bb 0f00 	cmp.w	fp, #0
 800819e:	bf0c      	ite	eq
 80081a0:	2506      	moveq	r5, #6
 80081a2:	2500      	movne	r5, #0
 80081a4:	4628      	mov	r0, r5
 80081a6:	b005      	add	sp, #20
 80081a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ac:	2500      	movs	r5, #0
 80081ae:	462c      	mov	r4, r5
 80081b0:	e7b0      	b.n	8008114 <__gethex+0x68>
 80081b2:	2c00      	cmp	r4, #0
 80081b4:	d1c7      	bne.n	8008146 <__gethex+0x9a>
 80081b6:	4627      	mov	r7, r4
 80081b8:	e7c7      	b.n	800814a <__gethex+0x9e>
 80081ba:	464e      	mov	r6, r9
 80081bc:	462f      	mov	r7, r5
 80081be:	2501      	movs	r5, #1
 80081c0:	e7c3      	b.n	800814a <__gethex+0x9e>
 80081c2:	2400      	movs	r4, #0
 80081c4:	1cb1      	adds	r1, r6, #2
 80081c6:	e7cc      	b.n	8008162 <__gethex+0xb6>
 80081c8:	2401      	movs	r4, #1
 80081ca:	e7fb      	b.n	80081c4 <__gethex+0x118>
 80081cc:	fb03 0002 	mla	r0, r3, r2, r0
 80081d0:	e7ce      	b.n	8008170 <__gethex+0xc4>
 80081d2:	4631      	mov	r1, r6
 80081d4:	e7de      	b.n	8008194 <__gethex+0xe8>
 80081d6:	eba6 0309 	sub.w	r3, r6, r9
 80081da:	3b01      	subs	r3, #1
 80081dc:	4629      	mov	r1, r5
 80081de:	2b07      	cmp	r3, #7
 80081e0:	dc0a      	bgt.n	80081f8 <__gethex+0x14c>
 80081e2:	9801      	ldr	r0, [sp, #4]
 80081e4:	f000 fafc 	bl	80087e0 <_Balloc>
 80081e8:	4604      	mov	r4, r0
 80081ea:	b940      	cbnz	r0, 80081fe <__gethex+0x152>
 80081ec:	4b5c      	ldr	r3, [pc, #368]	@ (8008360 <__gethex+0x2b4>)
 80081ee:	4602      	mov	r2, r0
 80081f0:	21e4      	movs	r1, #228	@ 0xe4
 80081f2:	485c      	ldr	r0, [pc, #368]	@ (8008364 <__gethex+0x2b8>)
 80081f4:	f001 f9e0 	bl	80095b8 <__assert_func>
 80081f8:	3101      	adds	r1, #1
 80081fa:	105b      	asrs	r3, r3, #1
 80081fc:	e7ef      	b.n	80081de <__gethex+0x132>
 80081fe:	f100 0a14 	add.w	sl, r0, #20
 8008202:	2300      	movs	r3, #0
 8008204:	4655      	mov	r5, sl
 8008206:	469b      	mov	fp, r3
 8008208:	45b1      	cmp	r9, r6
 800820a:	d337      	bcc.n	800827c <__gethex+0x1d0>
 800820c:	f845 bb04 	str.w	fp, [r5], #4
 8008210:	eba5 050a 	sub.w	r5, r5, sl
 8008214:	10ad      	asrs	r5, r5, #2
 8008216:	6125      	str	r5, [r4, #16]
 8008218:	4658      	mov	r0, fp
 800821a:	f000 fbd3 	bl	80089c4 <__hi0bits>
 800821e:	016d      	lsls	r5, r5, #5
 8008220:	f8d8 6000 	ldr.w	r6, [r8]
 8008224:	1a2d      	subs	r5, r5, r0
 8008226:	42b5      	cmp	r5, r6
 8008228:	dd54      	ble.n	80082d4 <__gethex+0x228>
 800822a:	1bad      	subs	r5, r5, r6
 800822c:	4629      	mov	r1, r5
 800822e:	4620      	mov	r0, r4
 8008230:	f000 ff67 	bl	8009102 <__any_on>
 8008234:	4681      	mov	r9, r0
 8008236:	b178      	cbz	r0, 8008258 <__gethex+0x1ac>
 8008238:	1e6b      	subs	r3, r5, #1
 800823a:	1159      	asrs	r1, r3, #5
 800823c:	f003 021f 	and.w	r2, r3, #31
 8008240:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008244:	f04f 0901 	mov.w	r9, #1
 8008248:	fa09 f202 	lsl.w	r2, r9, r2
 800824c:	420a      	tst	r2, r1
 800824e:	d003      	beq.n	8008258 <__gethex+0x1ac>
 8008250:	454b      	cmp	r3, r9
 8008252:	dc36      	bgt.n	80082c2 <__gethex+0x216>
 8008254:	f04f 0902 	mov.w	r9, #2
 8008258:	4629      	mov	r1, r5
 800825a:	4620      	mov	r0, r4
 800825c:	f7ff febe 	bl	8007fdc <rshift>
 8008260:	442f      	add	r7, r5
 8008262:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008266:	42bb      	cmp	r3, r7
 8008268:	da42      	bge.n	80082f0 <__gethex+0x244>
 800826a:	9801      	ldr	r0, [sp, #4]
 800826c:	4621      	mov	r1, r4
 800826e:	f000 faf7 	bl	8008860 <_Bfree>
 8008272:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008274:	2300      	movs	r3, #0
 8008276:	6013      	str	r3, [r2, #0]
 8008278:	25a3      	movs	r5, #163	@ 0xa3
 800827a:	e793      	b.n	80081a4 <__gethex+0xf8>
 800827c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008280:	2a2e      	cmp	r2, #46	@ 0x2e
 8008282:	d012      	beq.n	80082aa <__gethex+0x1fe>
 8008284:	2b20      	cmp	r3, #32
 8008286:	d104      	bne.n	8008292 <__gethex+0x1e6>
 8008288:	f845 bb04 	str.w	fp, [r5], #4
 800828c:	f04f 0b00 	mov.w	fp, #0
 8008290:	465b      	mov	r3, fp
 8008292:	7830      	ldrb	r0, [r6, #0]
 8008294:	9303      	str	r3, [sp, #12]
 8008296:	f7ff fef3 	bl	8008080 <__hexdig_fun>
 800829a:	9b03      	ldr	r3, [sp, #12]
 800829c:	f000 000f 	and.w	r0, r0, #15
 80082a0:	4098      	lsls	r0, r3
 80082a2:	ea4b 0b00 	orr.w	fp, fp, r0
 80082a6:	3304      	adds	r3, #4
 80082a8:	e7ae      	b.n	8008208 <__gethex+0x15c>
 80082aa:	45b1      	cmp	r9, r6
 80082ac:	d8ea      	bhi.n	8008284 <__gethex+0x1d8>
 80082ae:	492b      	ldr	r1, [pc, #172]	@ (800835c <__gethex+0x2b0>)
 80082b0:	9303      	str	r3, [sp, #12]
 80082b2:	2201      	movs	r2, #1
 80082b4:	4630      	mov	r0, r6
 80082b6:	f7fe ff58 	bl	800716a <strncmp>
 80082ba:	9b03      	ldr	r3, [sp, #12]
 80082bc:	2800      	cmp	r0, #0
 80082be:	d1e1      	bne.n	8008284 <__gethex+0x1d8>
 80082c0:	e7a2      	b.n	8008208 <__gethex+0x15c>
 80082c2:	1ea9      	subs	r1, r5, #2
 80082c4:	4620      	mov	r0, r4
 80082c6:	f000 ff1c 	bl	8009102 <__any_on>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d0c2      	beq.n	8008254 <__gethex+0x1a8>
 80082ce:	f04f 0903 	mov.w	r9, #3
 80082d2:	e7c1      	b.n	8008258 <__gethex+0x1ac>
 80082d4:	da09      	bge.n	80082ea <__gethex+0x23e>
 80082d6:	1b75      	subs	r5, r6, r5
 80082d8:	4621      	mov	r1, r4
 80082da:	9801      	ldr	r0, [sp, #4]
 80082dc:	462a      	mov	r2, r5
 80082de:	f000 fcd7 	bl	8008c90 <__lshift>
 80082e2:	1b7f      	subs	r7, r7, r5
 80082e4:	4604      	mov	r4, r0
 80082e6:	f100 0a14 	add.w	sl, r0, #20
 80082ea:	f04f 0900 	mov.w	r9, #0
 80082ee:	e7b8      	b.n	8008262 <__gethex+0x1b6>
 80082f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80082f4:	42bd      	cmp	r5, r7
 80082f6:	dd6f      	ble.n	80083d8 <__gethex+0x32c>
 80082f8:	1bed      	subs	r5, r5, r7
 80082fa:	42ae      	cmp	r6, r5
 80082fc:	dc34      	bgt.n	8008368 <__gethex+0x2bc>
 80082fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008302:	2b02      	cmp	r3, #2
 8008304:	d022      	beq.n	800834c <__gethex+0x2a0>
 8008306:	2b03      	cmp	r3, #3
 8008308:	d024      	beq.n	8008354 <__gethex+0x2a8>
 800830a:	2b01      	cmp	r3, #1
 800830c:	d115      	bne.n	800833a <__gethex+0x28e>
 800830e:	42ae      	cmp	r6, r5
 8008310:	d113      	bne.n	800833a <__gethex+0x28e>
 8008312:	2e01      	cmp	r6, #1
 8008314:	d10b      	bne.n	800832e <__gethex+0x282>
 8008316:	9a02      	ldr	r2, [sp, #8]
 8008318:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	2301      	movs	r3, #1
 8008320:	6123      	str	r3, [r4, #16]
 8008322:	f8ca 3000 	str.w	r3, [sl]
 8008326:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008328:	2562      	movs	r5, #98	@ 0x62
 800832a:	601c      	str	r4, [r3, #0]
 800832c:	e73a      	b.n	80081a4 <__gethex+0xf8>
 800832e:	1e71      	subs	r1, r6, #1
 8008330:	4620      	mov	r0, r4
 8008332:	f000 fee6 	bl	8009102 <__any_on>
 8008336:	2800      	cmp	r0, #0
 8008338:	d1ed      	bne.n	8008316 <__gethex+0x26a>
 800833a:	9801      	ldr	r0, [sp, #4]
 800833c:	4621      	mov	r1, r4
 800833e:	f000 fa8f 	bl	8008860 <_Bfree>
 8008342:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008344:	2300      	movs	r3, #0
 8008346:	6013      	str	r3, [r2, #0]
 8008348:	2550      	movs	r5, #80	@ 0x50
 800834a:	e72b      	b.n	80081a4 <__gethex+0xf8>
 800834c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1f3      	bne.n	800833a <__gethex+0x28e>
 8008352:	e7e0      	b.n	8008316 <__gethex+0x26a>
 8008354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1dd      	bne.n	8008316 <__gethex+0x26a>
 800835a:	e7ee      	b.n	800833a <__gethex+0x28e>
 800835c:	08009c3c 	.word	0x08009c3c
 8008360:	08009d48 	.word	0x08009d48
 8008364:	08009d59 	.word	0x08009d59
 8008368:	1e6f      	subs	r7, r5, #1
 800836a:	f1b9 0f00 	cmp.w	r9, #0
 800836e:	d130      	bne.n	80083d2 <__gethex+0x326>
 8008370:	b127      	cbz	r7, 800837c <__gethex+0x2d0>
 8008372:	4639      	mov	r1, r7
 8008374:	4620      	mov	r0, r4
 8008376:	f000 fec4 	bl	8009102 <__any_on>
 800837a:	4681      	mov	r9, r0
 800837c:	117a      	asrs	r2, r7, #5
 800837e:	2301      	movs	r3, #1
 8008380:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008384:	f007 071f 	and.w	r7, r7, #31
 8008388:	40bb      	lsls	r3, r7
 800838a:	4213      	tst	r3, r2
 800838c:	4629      	mov	r1, r5
 800838e:	4620      	mov	r0, r4
 8008390:	bf18      	it	ne
 8008392:	f049 0902 	orrne.w	r9, r9, #2
 8008396:	f7ff fe21 	bl	8007fdc <rshift>
 800839a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800839e:	1b76      	subs	r6, r6, r5
 80083a0:	2502      	movs	r5, #2
 80083a2:	f1b9 0f00 	cmp.w	r9, #0
 80083a6:	d047      	beq.n	8008438 <__gethex+0x38c>
 80083a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d015      	beq.n	80083dc <__gethex+0x330>
 80083b0:	2b03      	cmp	r3, #3
 80083b2:	d017      	beq.n	80083e4 <__gethex+0x338>
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d109      	bne.n	80083cc <__gethex+0x320>
 80083b8:	f019 0f02 	tst.w	r9, #2
 80083bc:	d006      	beq.n	80083cc <__gethex+0x320>
 80083be:	f8da 3000 	ldr.w	r3, [sl]
 80083c2:	ea49 0903 	orr.w	r9, r9, r3
 80083c6:	f019 0f01 	tst.w	r9, #1
 80083ca:	d10e      	bne.n	80083ea <__gethex+0x33e>
 80083cc:	f045 0510 	orr.w	r5, r5, #16
 80083d0:	e032      	b.n	8008438 <__gethex+0x38c>
 80083d2:	f04f 0901 	mov.w	r9, #1
 80083d6:	e7d1      	b.n	800837c <__gethex+0x2d0>
 80083d8:	2501      	movs	r5, #1
 80083da:	e7e2      	b.n	80083a2 <__gethex+0x2f6>
 80083dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083de:	f1c3 0301 	rsb	r3, r3, #1
 80083e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d0f0      	beq.n	80083cc <__gethex+0x320>
 80083ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80083ee:	f104 0314 	add.w	r3, r4, #20
 80083f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80083f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80083fa:	f04f 0c00 	mov.w	ip, #0
 80083fe:	4618      	mov	r0, r3
 8008400:	f853 2b04 	ldr.w	r2, [r3], #4
 8008404:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008408:	d01b      	beq.n	8008442 <__gethex+0x396>
 800840a:	3201      	adds	r2, #1
 800840c:	6002      	str	r2, [r0, #0]
 800840e:	2d02      	cmp	r5, #2
 8008410:	f104 0314 	add.w	r3, r4, #20
 8008414:	d13c      	bne.n	8008490 <__gethex+0x3e4>
 8008416:	f8d8 2000 	ldr.w	r2, [r8]
 800841a:	3a01      	subs	r2, #1
 800841c:	42b2      	cmp	r2, r6
 800841e:	d109      	bne.n	8008434 <__gethex+0x388>
 8008420:	1171      	asrs	r1, r6, #5
 8008422:	2201      	movs	r2, #1
 8008424:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008428:	f006 061f 	and.w	r6, r6, #31
 800842c:	fa02 f606 	lsl.w	r6, r2, r6
 8008430:	421e      	tst	r6, r3
 8008432:	d13a      	bne.n	80084aa <__gethex+0x3fe>
 8008434:	f045 0520 	orr.w	r5, r5, #32
 8008438:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800843a:	601c      	str	r4, [r3, #0]
 800843c:	9b02      	ldr	r3, [sp, #8]
 800843e:	601f      	str	r7, [r3, #0]
 8008440:	e6b0      	b.n	80081a4 <__gethex+0xf8>
 8008442:	4299      	cmp	r1, r3
 8008444:	f843 cc04 	str.w	ip, [r3, #-4]
 8008448:	d8d9      	bhi.n	80083fe <__gethex+0x352>
 800844a:	68a3      	ldr	r3, [r4, #8]
 800844c:	459b      	cmp	fp, r3
 800844e:	db17      	blt.n	8008480 <__gethex+0x3d4>
 8008450:	6861      	ldr	r1, [r4, #4]
 8008452:	9801      	ldr	r0, [sp, #4]
 8008454:	3101      	adds	r1, #1
 8008456:	f000 f9c3 	bl	80087e0 <_Balloc>
 800845a:	4681      	mov	r9, r0
 800845c:	b918      	cbnz	r0, 8008466 <__gethex+0x3ba>
 800845e:	4b1a      	ldr	r3, [pc, #104]	@ (80084c8 <__gethex+0x41c>)
 8008460:	4602      	mov	r2, r0
 8008462:	2184      	movs	r1, #132	@ 0x84
 8008464:	e6c5      	b.n	80081f2 <__gethex+0x146>
 8008466:	6922      	ldr	r2, [r4, #16]
 8008468:	3202      	adds	r2, #2
 800846a:	f104 010c 	add.w	r1, r4, #12
 800846e:	0092      	lsls	r2, r2, #2
 8008470:	300c      	adds	r0, #12
 8008472:	f7fe ff04 	bl	800727e <memcpy>
 8008476:	4621      	mov	r1, r4
 8008478:	9801      	ldr	r0, [sp, #4]
 800847a:	f000 f9f1 	bl	8008860 <_Bfree>
 800847e:	464c      	mov	r4, r9
 8008480:	6923      	ldr	r3, [r4, #16]
 8008482:	1c5a      	adds	r2, r3, #1
 8008484:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008488:	6122      	str	r2, [r4, #16]
 800848a:	2201      	movs	r2, #1
 800848c:	615a      	str	r2, [r3, #20]
 800848e:	e7be      	b.n	800840e <__gethex+0x362>
 8008490:	6922      	ldr	r2, [r4, #16]
 8008492:	455a      	cmp	r2, fp
 8008494:	dd0b      	ble.n	80084ae <__gethex+0x402>
 8008496:	2101      	movs	r1, #1
 8008498:	4620      	mov	r0, r4
 800849a:	f7ff fd9f 	bl	8007fdc <rshift>
 800849e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084a2:	3701      	adds	r7, #1
 80084a4:	42bb      	cmp	r3, r7
 80084a6:	f6ff aee0 	blt.w	800826a <__gethex+0x1be>
 80084aa:	2501      	movs	r5, #1
 80084ac:	e7c2      	b.n	8008434 <__gethex+0x388>
 80084ae:	f016 061f 	ands.w	r6, r6, #31
 80084b2:	d0fa      	beq.n	80084aa <__gethex+0x3fe>
 80084b4:	4453      	add	r3, sl
 80084b6:	f1c6 0620 	rsb	r6, r6, #32
 80084ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80084be:	f000 fa81 	bl	80089c4 <__hi0bits>
 80084c2:	42b0      	cmp	r0, r6
 80084c4:	dbe7      	blt.n	8008496 <__gethex+0x3ea>
 80084c6:	e7f0      	b.n	80084aa <__gethex+0x3fe>
 80084c8:	08009d48 	.word	0x08009d48

080084cc <L_shift>:
 80084cc:	f1c2 0208 	rsb	r2, r2, #8
 80084d0:	0092      	lsls	r2, r2, #2
 80084d2:	b570      	push	{r4, r5, r6, lr}
 80084d4:	f1c2 0620 	rsb	r6, r2, #32
 80084d8:	6843      	ldr	r3, [r0, #4]
 80084da:	6804      	ldr	r4, [r0, #0]
 80084dc:	fa03 f506 	lsl.w	r5, r3, r6
 80084e0:	432c      	orrs	r4, r5
 80084e2:	40d3      	lsrs	r3, r2
 80084e4:	6004      	str	r4, [r0, #0]
 80084e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80084ea:	4288      	cmp	r0, r1
 80084ec:	d3f4      	bcc.n	80084d8 <L_shift+0xc>
 80084ee:	bd70      	pop	{r4, r5, r6, pc}

080084f0 <__match>:
 80084f0:	b530      	push	{r4, r5, lr}
 80084f2:	6803      	ldr	r3, [r0, #0]
 80084f4:	3301      	adds	r3, #1
 80084f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084fa:	b914      	cbnz	r4, 8008502 <__match+0x12>
 80084fc:	6003      	str	r3, [r0, #0]
 80084fe:	2001      	movs	r0, #1
 8008500:	bd30      	pop	{r4, r5, pc}
 8008502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008506:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800850a:	2d19      	cmp	r5, #25
 800850c:	bf98      	it	ls
 800850e:	3220      	addls	r2, #32
 8008510:	42a2      	cmp	r2, r4
 8008512:	d0f0      	beq.n	80084f6 <__match+0x6>
 8008514:	2000      	movs	r0, #0
 8008516:	e7f3      	b.n	8008500 <__match+0x10>

08008518 <__hexnan>:
 8008518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800851c:	680b      	ldr	r3, [r1, #0]
 800851e:	6801      	ldr	r1, [r0, #0]
 8008520:	115e      	asrs	r6, r3, #5
 8008522:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008526:	f013 031f 	ands.w	r3, r3, #31
 800852a:	b087      	sub	sp, #28
 800852c:	bf18      	it	ne
 800852e:	3604      	addne	r6, #4
 8008530:	2500      	movs	r5, #0
 8008532:	1f37      	subs	r7, r6, #4
 8008534:	4682      	mov	sl, r0
 8008536:	4690      	mov	r8, r2
 8008538:	9301      	str	r3, [sp, #4]
 800853a:	f846 5c04 	str.w	r5, [r6, #-4]
 800853e:	46b9      	mov	r9, r7
 8008540:	463c      	mov	r4, r7
 8008542:	9502      	str	r5, [sp, #8]
 8008544:	46ab      	mov	fp, r5
 8008546:	784a      	ldrb	r2, [r1, #1]
 8008548:	1c4b      	adds	r3, r1, #1
 800854a:	9303      	str	r3, [sp, #12]
 800854c:	b342      	cbz	r2, 80085a0 <__hexnan+0x88>
 800854e:	4610      	mov	r0, r2
 8008550:	9105      	str	r1, [sp, #20]
 8008552:	9204      	str	r2, [sp, #16]
 8008554:	f7ff fd94 	bl	8008080 <__hexdig_fun>
 8008558:	2800      	cmp	r0, #0
 800855a:	d151      	bne.n	8008600 <__hexnan+0xe8>
 800855c:	9a04      	ldr	r2, [sp, #16]
 800855e:	9905      	ldr	r1, [sp, #20]
 8008560:	2a20      	cmp	r2, #32
 8008562:	d818      	bhi.n	8008596 <__hexnan+0x7e>
 8008564:	9b02      	ldr	r3, [sp, #8]
 8008566:	459b      	cmp	fp, r3
 8008568:	dd13      	ble.n	8008592 <__hexnan+0x7a>
 800856a:	454c      	cmp	r4, r9
 800856c:	d206      	bcs.n	800857c <__hexnan+0x64>
 800856e:	2d07      	cmp	r5, #7
 8008570:	dc04      	bgt.n	800857c <__hexnan+0x64>
 8008572:	462a      	mov	r2, r5
 8008574:	4649      	mov	r1, r9
 8008576:	4620      	mov	r0, r4
 8008578:	f7ff ffa8 	bl	80084cc <L_shift>
 800857c:	4544      	cmp	r4, r8
 800857e:	d952      	bls.n	8008626 <__hexnan+0x10e>
 8008580:	2300      	movs	r3, #0
 8008582:	f1a4 0904 	sub.w	r9, r4, #4
 8008586:	f844 3c04 	str.w	r3, [r4, #-4]
 800858a:	f8cd b008 	str.w	fp, [sp, #8]
 800858e:	464c      	mov	r4, r9
 8008590:	461d      	mov	r5, r3
 8008592:	9903      	ldr	r1, [sp, #12]
 8008594:	e7d7      	b.n	8008546 <__hexnan+0x2e>
 8008596:	2a29      	cmp	r2, #41	@ 0x29
 8008598:	d157      	bne.n	800864a <__hexnan+0x132>
 800859a:	3102      	adds	r1, #2
 800859c:	f8ca 1000 	str.w	r1, [sl]
 80085a0:	f1bb 0f00 	cmp.w	fp, #0
 80085a4:	d051      	beq.n	800864a <__hexnan+0x132>
 80085a6:	454c      	cmp	r4, r9
 80085a8:	d206      	bcs.n	80085b8 <__hexnan+0xa0>
 80085aa:	2d07      	cmp	r5, #7
 80085ac:	dc04      	bgt.n	80085b8 <__hexnan+0xa0>
 80085ae:	462a      	mov	r2, r5
 80085b0:	4649      	mov	r1, r9
 80085b2:	4620      	mov	r0, r4
 80085b4:	f7ff ff8a 	bl	80084cc <L_shift>
 80085b8:	4544      	cmp	r4, r8
 80085ba:	d936      	bls.n	800862a <__hexnan+0x112>
 80085bc:	f1a8 0204 	sub.w	r2, r8, #4
 80085c0:	4623      	mov	r3, r4
 80085c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80085c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80085ca:	429f      	cmp	r7, r3
 80085cc:	d2f9      	bcs.n	80085c2 <__hexnan+0xaa>
 80085ce:	1b3b      	subs	r3, r7, r4
 80085d0:	f023 0303 	bic.w	r3, r3, #3
 80085d4:	3304      	adds	r3, #4
 80085d6:	3401      	adds	r4, #1
 80085d8:	3e03      	subs	r6, #3
 80085da:	42b4      	cmp	r4, r6
 80085dc:	bf88      	it	hi
 80085de:	2304      	movhi	r3, #4
 80085e0:	4443      	add	r3, r8
 80085e2:	2200      	movs	r2, #0
 80085e4:	f843 2b04 	str.w	r2, [r3], #4
 80085e8:	429f      	cmp	r7, r3
 80085ea:	d2fb      	bcs.n	80085e4 <__hexnan+0xcc>
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	b91b      	cbnz	r3, 80085f8 <__hexnan+0xe0>
 80085f0:	4547      	cmp	r7, r8
 80085f2:	d128      	bne.n	8008646 <__hexnan+0x12e>
 80085f4:	2301      	movs	r3, #1
 80085f6:	603b      	str	r3, [r7, #0]
 80085f8:	2005      	movs	r0, #5
 80085fa:	b007      	add	sp, #28
 80085fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	3501      	adds	r5, #1
 8008602:	2d08      	cmp	r5, #8
 8008604:	f10b 0b01 	add.w	fp, fp, #1
 8008608:	dd06      	ble.n	8008618 <__hexnan+0x100>
 800860a:	4544      	cmp	r4, r8
 800860c:	d9c1      	bls.n	8008592 <__hexnan+0x7a>
 800860e:	2300      	movs	r3, #0
 8008610:	f844 3c04 	str.w	r3, [r4, #-4]
 8008614:	2501      	movs	r5, #1
 8008616:	3c04      	subs	r4, #4
 8008618:	6822      	ldr	r2, [r4, #0]
 800861a:	f000 000f 	and.w	r0, r0, #15
 800861e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008622:	6020      	str	r0, [r4, #0]
 8008624:	e7b5      	b.n	8008592 <__hexnan+0x7a>
 8008626:	2508      	movs	r5, #8
 8008628:	e7b3      	b.n	8008592 <__hexnan+0x7a>
 800862a:	9b01      	ldr	r3, [sp, #4]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d0dd      	beq.n	80085ec <__hexnan+0xd4>
 8008630:	f1c3 0320 	rsb	r3, r3, #32
 8008634:	f04f 32ff 	mov.w	r2, #4294967295
 8008638:	40da      	lsrs	r2, r3
 800863a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800863e:	4013      	ands	r3, r2
 8008640:	f846 3c04 	str.w	r3, [r6, #-4]
 8008644:	e7d2      	b.n	80085ec <__hexnan+0xd4>
 8008646:	3f04      	subs	r7, #4
 8008648:	e7d0      	b.n	80085ec <__hexnan+0xd4>
 800864a:	2004      	movs	r0, #4
 800864c:	e7d5      	b.n	80085fa <__hexnan+0xe2>
	...

08008650 <malloc>:
 8008650:	4b02      	ldr	r3, [pc, #8]	@ (800865c <malloc+0xc>)
 8008652:	4601      	mov	r1, r0
 8008654:	6818      	ldr	r0, [r3, #0]
 8008656:	f000 b825 	b.w	80086a4 <_malloc_r>
 800865a:	bf00      	nop
 800865c:	20000184 	.word	0x20000184

08008660 <sbrk_aligned>:
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	4e0f      	ldr	r6, [pc, #60]	@ (80086a0 <sbrk_aligned+0x40>)
 8008664:	460c      	mov	r4, r1
 8008666:	6831      	ldr	r1, [r6, #0]
 8008668:	4605      	mov	r5, r0
 800866a:	b911      	cbnz	r1, 8008672 <sbrk_aligned+0x12>
 800866c:	f000 ff94 	bl	8009598 <_sbrk_r>
 8008670:	6030      	str	r0, [r6, #0]
 8008672:	4621      	mov	r1, r4
 8008674:	4628      	mov	r0, r5
 8008676:	f000 ff8f 	bl	8009598 <_sbrk_r>
 800867a:	1c43      	adds	r3, r0, #1
 800867c:	d103      	bne.n	8008686 <sbrk_aligned+0x26>
 800867e:	f04f 34ff 	mov.w	r4, #4294967295
 8008682:	4620      	mov	r0, r4
 8008684:	bd70      	pop	{r4, r5, r6, pc}
 8008686:	1cc4      	adds	r4, r0, #3
 8008688:	f024 0403 	bic.w	r4, r4, #3
 800868c:	42a0      	cmp	r0, r4
 800868e:	d0f8      	beq.n	8008682 <sbrk_aligned+0x22>
 8008690:	1a21      	subs	r1, r4, r0
 8008692:	4628      	mov	r0, r5
 8008694:	f000 ff80 	bl	8009598 <_sbrk_r>
 8008698:	3001      	adds	r0, #1
 800869a:	d1f2      	bne.n	8008682 <sbrk_aligned+0x22>
 800869c:	e7ef      	b.n	800867e <sbrk_aligned+0x1e>
 800869e:	bf00      	nop
 80086a0:	20000b60 	.word	0x20000b60

080086a4 <_malloc_r>:
 80086a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a8:	1ccd      	adds	r5, r1, #3
 80086aa:	f025 0503 	bic.w	r5, r5, #3
 80086ae:	3508      	adds	r5, #8
 80086b0:	2d0c      	cmp	r5, #12
 80086b2:	bf38      	it	cc
 80086b4:	250c      	movcc	r5, #12
 80086b6:	2d00      	cmp	r5, #0
 80086b8:	4606      	mov	r6, r0
 80086ba:	db01      	blt.n	80086c0 <_malloc_r+0x1c>
 80086bc:	42a9      	cmp	r1, r5
 80086be:	d904      	bls.n	80086ca <_malloc_r+0x26>
 80086c0:	230c      	movs	r3, #12
 80086c2:	6033      	str	r3, [r6, #0]
 80086c4:	2000      	movs	r0, #0
 80086c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087a0 <_malloc_r+0xfc>
 80086ce:	f000 f87b 	bl	80087c8 <__malloc_lock>
 80086d2:	f8d8 3000 	ldr.w	r3, [r8]
 80086d6:	461c      	mov	r4, r3
 80086d8:	bb44      	cbnz	r4, 800872c <_malloc_r+0x88>
 80086da:	4629      	mov	r1, r5
 80086dc:	4630      	mov	r0, r6
 80086de:	f7ff ffbf 	bl	8008660 <sbrk_aligned>
 80086e2:	1c43      	adds	r3, r0, #1
 80086e4:	4604      	mov	r4, r0
 80086e6:	d158      	bne.n	800879a <_malloc_r+0xf6>
 80086e8:	f8d8 4000 	ldr.w	r4, [r8]
 80086ec:	4627      	mov	r7, r4
 80086ee:	2f00      	cmp	r7, #0
 80086f0:	d143      	bne.n	800877a <_malloc_r+0xd6>
 80086f2:	2c00      	cmp	r4, #0
 80086f4:	d04b      	beq.n	800878e <_malloc_r+0xea>
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	4639      	mov	r1, r7
 80086fa:	4630      	mov	r0, r6
 80086fc:	eb04 0903 	add.w	r9, r4, r3
 8008700:	f000 ff4a 	bl	8009598 <_sbrk_r>
 8008704:	4581      	cmp	r9, r0
 8008706:	d142      	bne.n	800878e <_malloc_r+0xea>
 8008708:	6821      	ldr	r1, [r4, #0]
 800870a:	1a6d      	subs	r5, r5, r1
 800870c:	4629      	mov	r1, r5
 800870e:	4630      	mov	r0, r6
 8008710:	f7ff ffa6 	bl	8008660 <sbrk_aligned>
 8008714:	3001      	adds	r0, #1
 8008716:	d03a      	beq.n	800878e <_malloc_r+0xea>
 8008718:	6823      	ldr	r3, [r4, #0]
 800871a:	442b      	add	r3, r5
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	f8d8 3000 	ldr.w	r3, [r8]
 8008722:	685a      	ldr	r2, [r3, #4]
 8008724:	bb62      	cbnz	r2, 8008780 <_malloc_r+0xdc>
 8008726:	f8c8 7000 	str.w	r7, [r8]
 800872a:	e00f      	b.n	800874c <_malloc_r+0xa8>
 800872c:	6822      	ldr	r2, [r4, #0]
 800872e:	1b52      	subs	r2, r2, r5
 8008730:	d420      	bmi.n	8008774 <_malloc_r+0xd0>
 8008732:	2a0b      	cmp	r2, #11
 8008734:	d917      	bls.n	8008766 <_malloc_r+0xc2>
 8008736:	1961      	adds	r1, r4, r5
 8008738:	42a3      	cmp	r3, r4
 800873a:	6025      	str	r5, [r4, #0]
 800873c:	bf18      	it	ne
 800873e:	6059      	strne	r1, [r3, #4]
 8008740:	6863      	ldr	r3, [r4, #4]
 8008742:	bf08      	it	eq
 8008744:	f8c8 1000 	streq.w	r1, [r8]
 8008748:	5162      	str	r2, [r4, r5]
 800874a:	604b      	str	r3, [r1, #4]
 800874c:	4630      	mov	r0, r6
 800874e:	f000 f841 	bl	80087d4 <__malloc_unlock>
 8008752:	f104 000b 	add.w	r0, r4, #11
 8008756:	1d23      	adds	r3, r4, #4
 8008758:	f020 0007 	bic.w	r0, r0, #7
 800875c:	1ac2      	subs	r2, r0, r3
 800875e:	bf1c      	itt	ne
 8008760:	1a1b      	subne	r3, r3, r0
 8008762:	50a3      	strne	r3, [r4, r2]
 8008764:	e7af      	b.n	80086c6 <_malloc_r+0x22>
 8008766:	6862      	ldr	r2, [r4, #4]
 8008768:	42a3      	cmp	r3, r4
 800876a:	bf0c      	ite	eq
 800876c:	f8c8 2000 	streq.w	r2, [r8]
 8008770:	605a      	strne	r2, [r3, #4]
 8008772:	e7eb      	b.n	800874c <_malloc_r+0xa8>
 8008774:	4623      	mov	r3, r4
 8008776:	6864      	ldr	r4, [r4, #4]
 8008778:	e7ae      	b.n	80086d8 <_malloc_r+0x34>
 800877a:	463c      	mov	r4, r7
 800877c:	687f      	ldr	r7, [r7, #4]
 800877e:	e7b6      	b.n	80086ee <_malloc_r+0x4a>
 8008780:	461a      	mov	r2, r3
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	42a3      	cmp	r3, r4
 8008786:	d1fb      	bne.n	8008780 <_malloc_r+0xdc>
 8008788:	2300      	movs	r3, #0
 800878a:	6053      	str	r3, [r2, #4]
 800878c:	e7de      	b.n	800874c <_malloc_r+0xa8>
 800878e:	230c      	movs	r3, #12
 8008790:	6033      	str	r3, [r6, #0]
 8008792:	4630      	mov	r0, r6
 8008794:	f000 f81e 	bl	80087d4 <__malloc_unlock>
 8008798:	e794      	b.n	80086c4 <_malloc_r+0x20>
 800879a:	6005      	str	r5, [r0, #0]
 800879c:	e7d6      	b.n	800874c <_malloc_r+0xa8>
 800879e:	bf00      	nop
 80087a0:	20000b64 	.word	0x20000b64

080087a4 <__ascii_mbtowc>:
 80087a4:	b082      	sub	sp, #8
 80087a6:	b901      	cbnz	r1, 80087aa <__ascii_mbtowc+0x6>
 80087a8:	a901      	add	r1, sp, #4
 80087aa:	b142      	cbz	r2, 80087be <__ascii_mbtowc+0x1a>
 80087ac:	b14b      	cbz	r3, 80087c2 <__ascii_mbtowc+0x1e>
 80087ae:	7813      	ldrb	r3, [r2, #0]
 80087b0:	600b      	str	r3, [r1, #0]
 80087b2:	7812      	ldrb	r2, [r2, #0]
 80087b4:	1e10      	subs	r0, r2, #0
 80087b6:	bf18      	it	ne
 80087b8:	2001      	movne	r0, #1
 80087ba:	b002      	add	sp, #8
 80087bc:	4770      	bx	lr
 80087be:	4610      	mov	r0, r2
 80087c0:	e7fb      	b.n	80087ba <__ascii_mbtowc+0x16>
 80087c2:	f06f 0001 	mvn.w	r0, #1
 80087c6:	e7f8      	b.n	80087ba <__ascii_mbtowc+0x16>

080087c8 <__malloc_lock>:
 80087c8:	4801      	ldr	r0, [pc, #4]	@ (80087d0 <__malloc_lock+0x8>)
 80087ca:	f7fe bd56 	b.w	800727a <__retarget_lock_acquire_recursive>
 80087ce:	bf00      	nop
 80087d0:	20000b5c 	.word	0x20000b5c

080087d4 <__malloc_unlock>:
 80087d4:	4801      	ldr	r0, [pc, #4]	@ (80087dc <__malloc_unlock+0x8>)
 80087d6:	f7fe bd51 	b.w	800727c <__retarget_lock_release_recursive>
 80087da:	bf00      	nop
 80087dc:	20000b5c 	.word	0x20000b5c

080087e0 <_Balloc>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	69c6      	ldr	r6, [r0, #28]
 80087e4:	4604      	mov	r4, r0
 80087e6:	460d      	mov	r5, r1
 80087e8:	b976      	cbnz	r6, 8008808 <_Balloc+0x28>
 80087ea:	2010      	movs	r0, #16
 80087ec:	f7ff ff30 	bl	8008650 <malloc>
 80087f0:	4602      	mov	r2, r0
 80087f2:	61e0      	str	r0, [r4, #28]
 80087f4:	b920      	cbnz	r0, 8008800 <_Balloc+0x20>
 80087f6:	4b18      	ldr	r3, [pc, #96]	@ (8008858 <_Balloc+0x78>)
 80087f8:	4818      	ldr	r0, [pc, #96]	@ (800885c <_Balloc+0x7c>)
 80087fa:	216b      	movs	r1, #107	@ 0x6b
 80087fc:	f000 fedc 	bl	80095b8 <__assert_func>
 8008800:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008804:	6006      	str	r6, [r0, #0]
 8008806:	60c6      	str	r6, [r0, #12]
 8008808:	69e6      	ldr	r6, [r4, #28]
 800880a:	68f3      	ldr	r3, [r6, #12]
 800880c:	b183      	cbz	r3, 8008830 <_Balloc+0x50>
 800880e:	69e3      	ldr	r3, [r4, #28]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008816:	b9b8      	cbnz	r0, 8008848 <_Balloc+0x68>
 8008818:	2101      	movs	r1, #1
 800881a:	fa01 f605 	lsl.w	r6, r1, r5
 800881e:	1d72      	adds	r2, r6, #5
 8008820:	0092      	lsls	r2, r2, #2
 8008822:	4620      	mov	r0, r4
 8008824:	f000 fee6 	bl	80095f4 <_calloc_r>
 8008828:	b160      	cbz	r0, 8008844 <_Balloc+0x64>
 800882a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800882e:	e00e      	b.n	800884e <_Balloc+0x6e>
 8008830:	2221      	movs	r2, #33	@ 0x21
 8008832:	2104      	movs	r1, #4
 8008834:	4620      	mov	r0, r4
 8008836:	f000 fedd 	bl	80095f4 <_calloc_r>
 800883a:	69e3      	ldr	r3, [r4, #28]
 800883c:	60f0      	str	r0, [r6, #12]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1e4      	bne.n	800880e <_Balloc+0x2e>
 8008844:	2000      	movs	r0, #0
 8008846:	bd70      	pop	{r4, r5, r6, pc}
 8008848:	6802      	ldr	r2, [r0, #0]
 800884a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800884e:	2300      	movs	r3, #0
 8008850:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008854:	e7f7      	b.n	8008846 <_Balloc+0x66>
 8008856:	bf00      	nop
 8008858:	08009cd9 	.word	0x08009cd9
 800885c:	08009db9 	.word	0x08009db9

08008860 <_Bfree>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	69c6      	ldr	r6, [r0, #28]
 8008864:	4605      	mov	r5, r0
 8008866:	460c      	mov	r4, r1
 8008868:	b976      	cbnz	r6, 8008888 <_Bfree+0x28>
 800886a:	2010      	movs	r0, #16
 800886c:	f7ff fef0 	bl	8008650 <malloc>
 8008870:	4602      	mov	r2, r0
 8008872:	61e8      	str	r0, [r5, #28]
 8008874:	b920      	cbnz	r0, 8008880 <_Bfree+0x20>
 8008876:	4b09      	ldr	r3, [pc, #36]	@ (800889c <_Bfree+0x3c>)
 8008878:	4809      	ldr	r0, [pc, #36]	@ (80088a0 <_Bfree+0x40>)
 800887a:	218f      	movs	r1, #143	@ 0x8f
 800887c:	f000 fe9c 	bl	80095b8 <__assert_func>
 8008880:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008884:	6006      	str	r6, [r0, #0]
 8008886:	60c6      	str	r6, [r0, #12]
 8008888:	b13c      	cbz	r4, 800889a <_Bfree+0x3a>
 800888a:	69eb      	ldr	r3, [r5, #28]
 800888c:	6862      	ldr	r2, [r4, #4]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008894:	6021      	str	r1, [r4, #0]
 8008896:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800889a:	bd70      	pop	{r4, r5, r6, pc}
 800889c:	08009cd9 	.word	0x08009cd9
 80088a0:	08009db9 	.word	0x08009db9

080088a4 <__multadd>:
 80088a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a8:	690d      	ldr	r5, [r1, #16]
 80088aa:	4607      	mov	r7, r0
 80088ac:	460c      	mov	r4, r1
 80088ae:	461e      	mov	r6, r3
 80088b0:	f101 0c14 	add.w	ip, r1, #20
 80088b4:	2000      	movs	r0, #0
 80088b6:	f8dc 3000 	ldr.w	r3, [ip]
 80088ba:	b299      	uxth	r1, r3
 80088bc:	fb02 6101 	mla	r1, r2, r1, r6
 80088c0:	0c1e      	lsrs	r6, r3, #16
 80088c2:	0c0b      	lsrs	r3, r1, #16
 80088c4:	fb02 3306 	mla	r3, r2, r6, r3
 80088c8:	b289      	uxth	r1, r1
 80088ca:	3001      	adds	r0, #1
 80088cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088d0:	4285      	cmp	r5, r0
 80088d2:	f84c 1b04 	str.w	r1, [ip], #4
 80088d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088da:	dcec      	bgt.n	80088b6 <__multadd+0x12>
 80088dc:	b30e      	cbz	r6, 8008922 <__multadd+0x7e>
 80088de:	68a3      	ldr	r3, [r4, #8]
 80088e0:	42ab      	cmp	r3, r5
 80088e2:	dc19      	bgt.n	8008918 <__multadd+0x74>
 80088e4:	6861      	ldr	r1, [r4, #4]
 80088e6:	4638      	mov	r0, r7
 80088e8:	3101      	adds	r1, #1
 80088ea:	f7ff ff79 	bl	80087e0 <_Balloc>
 80088ee:	4680      	mov	r8, r0
 80088f0:	b928      	cbnz	r0, 80088fe <__multadd+0x5a>
 80088f2:	4602      	mov	r2, r0
 80088f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008928 <__multadd+0x84>)
 80088f6:	480d      	ldr	r0, [pc, #52]	@ (800892c <__multadd+0x88>)
 80088f8:	21ba      	movs	r1, #186	@ 0xba
 80088fa:	f000 fe5d 	bl	80095b8 <__assert_func>
 80088fe:	6922      	ldr	r2, [r4, #16]
 8008900:	3202      	adds	r2, #2
 8008902:	f104 010c 	add.w	r1, r4, #12
 8008906:	0092      	lsls	r2, r2, #2
 8008908:	300c      	adds	r0, #12
 800890a:	f7fe fcb8 	bl	800727e <memcpy>
 800890e:	4621      	mov	r1, r4
 8008910:	4638      	mov	r0, r7
 8008912:	f7ff ffa5 	bl	8008860 <_Bfree>
 8008916:	4644      	mov	r4, r8
 8008918:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800891c:	3501      	adds	r5, #1
 800891e:	615e      	str	r6, [r3, #20]
 8008920:	6125      	str	r5, [r4, #16]
 8008922:	4620      	mov	r0, r4
 8008924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008928:	08009d48 	.word	0x08009d48
 800892c:	08009db9 	.word	0x08009db9

08008930 <__s2b>:
 8008930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008934:	460c      	mov	r4, r1
 8008936:	4615      	mov	r5, r2
 8008938:	461f      	mov	r7, r3
 800893a:	2209      	movs	r2, #9
 800893c:	3308      	adds	r3, #8
 800893e:	4606      	mov	r6, r0
 8008940:	fb93 f3f2 	sdiv	r3, r3, r2
 8008944:	2100      	movs	r1, #0
 8008946:	2201      	movs	r2, #1
 8008948:	429a      	cmp	r2, r3
 800894a:	db09      	blt.n	8008960 <__s2b+0x30>
 800894c:	4630      	mov	r0, r6
 800894e:	f7ff ff47 	bl	80087e0 <_Balloc>
 8008952:	b940      	cbnz	r0, 8008966 <__s2b+0x36>
 8008954:	4602      	mov	r2, r0
 8008956:	4b19      	ldr	r3, [pc, #100]	@ (80089bc <__s2b+0x8c>)
 8008958:	4819      	ldr	r0, [pc, #100]	@ (80089c0 <__s2b+0x90>)
 800895a:	21d3      	movs	r1, #211	@ 0xd3
 800895c:	f000 fe2c 	bl	80095b8 <__assert_func>
 8008960:	0052      	lsls	r2, r2, #1
 8008962:	3101      	adds	r1, #1
 8008964:	e7f0      	b.n	8008948 <__s2b+0x18>
 8008966:	9b08      	ldr	r3, [sp, #32]
 8008968:	6143      	str	r3, [r0, #20]
 800896a:	2d09      	cmp	r5, #9
 800896c:	f04f 0301 	mov.w	r3, #1
 8008970:	6103      	str	r3, [r0, #16]
 8008972:	dd16      	ble.n	80089a2 <__s2b+0x72>
 8008974:	f104 0909 	add.w	r9, r4, #9
 8008978:	46c8      	mov	r8, r9
 800897a:	442c      	add	r4, r5
 800897c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008980:	4601      	mov	r1, r0
 8008982:	3b30      	subs	r3, #48	@ 0x30
 8008984:	220a      	movs	r2, #10
 8008986:	4630      	mov	r0, r6
 8008988:	f7ff ff8c 	bl	80088a4 <__multadd>
 800898c:	45a0      	cmp	r8, r4
 800898e:	d1f5      	bne.n	800897c <__s2b+0x4c>
 8008990:	f1a5 0408 	sub.w	r4, r5, #8
 8008994:	444c      	add	r4, r9
 8008996:	1b2d      	subs	r5, r5, r4
 8008998:	1963      	adds	r3, r4, r5
 800899a:	42bb      	cmp	r3, r7
 800899c:	db04      	blt.n	80089a8 <__s2b+0x78>
 800899e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089a2:	340a      	adds	r4, #10
 80089a4:	2509      	movs	r5, #9
 80089a6:	e7f6      	b.n	8008996 <__s2b+0x66>
 80089a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089ac:	4601      	mov	r1, r0
 80089ae:	3b30      	subs	r3, #48	@ 0x30
 80089b0:	220a      	movs	r2, #10
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7ff ff76 	bl	80088a4 <__multadd>
 80089b8:	e7ee      	b.n	8008998 <__s2b+0x68>
 80089ba:	bf00      	nop
 80089bc:	08009d48 	.word	0x08009d48
 80089c0:	08009db9 	.word	0x08009db9

080089c4 <__hi0bits>:
 80089c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089c8:	4603      	mov	r3, r0
 80089ca:	bf36      	itet	cc
 80089cc:	0403      	lslcc	r3, r0, #16
 80089ce:	2000      	movcs	r0, #0
 80089d0:	2010      	movcc	r0, #16
 80089d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089d6:	bf3c      	itt	cc
 80089d8:	021b      	lslcc	r3, r3, #8
 80089da:	3008      	addcc	r0, #8
 80089dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089e0:	bf3c      	itt	cc
 80089e2:	011b      	lslcc	r3, r3, #4
 80089e4:	3004      	addcc	r0, #4
 80089e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ea:	bf3c      	itt	cc
 80089ec:	009b      	lslcc	r3, r3, #2
 80089ee:	3002      	addcc	r0, #2
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	db05      	blt.n	8008a00 <__hi0bits+0x3c>
 80089f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089f8:	f100 0001 	add.w	r0, r0, #1
 80089fc:	bf08      	it	eq
 80089fe:	2020      	moveq	r0, #32
 8008a00:	4770      	bx	lr

08008a02 <__lo0bits>:
 8008a02:	6803      	ldr	r3, [r0, #0]
 8008a04:	4602      	mov	r2, r0
 8008a06:	f013 0007 	ands.w	r0, r3, #7
 8008a0a:	d00b      	beq.n	8008a24 <__lo0bits+0x22>
 8008a0c:	07d9      	lsls	r1, r3, #31
 8008a0e:	d421      	bmi.n	8008a54 <__lo0bits+0x52>
 8008a10:	0798      	lsls	r0, r3, #30
 8008a12:	bf49      	itett	mi
 8008a14:	085b      	lsrmi	r3, r3, #1
 8008a16:	089b      	lsrpl	r3, r3, #2
 8008a18:	2001      	movmi	r0, #1
 8008a1a:	6013      	strmi	r3, [r2, #0]
 8008a1c:	bf5c      	itt	pl
 8008a1e:	6013      	strpl	r3, [r2, #0]
 8008a20:	2002      	movpl	r0, #2
 8008a22:	4770      	bx	lr
 8008a24:	b299      	uxth	r1, r3
 8008a26:	b909      	cbnz	r1, 8008a2c <__lo0bits+0x2a>
 8008a28:	0c1b      	lsrs	r3, r3, #16
 8008a2a:	2010      	movs	r0, #16
 8008a2c:	b2d9      	uxtb	r1, r3
 8008a2e:	b909      	cbnz	r1, 8008a34 <__lo0bits+0x32>
 8008a30:	3008      	adds	r0, #8
 8008a32:	0a1b      	lsrs	r3, r3, #8
 8008a34:	0719      	lsls	r1, r3, #28
 8008a36:	bf04      	itt	eq
 8008a38:	091b      	lsreq	r3, r3, #4
 8008a3a:	3004      	addeq	r0, #4
 8008a3c:	0799      	lsls	r1, r3, #30
 8008a3e:	bf04      	itt	eq
 8008a40:	089b      	lsreq	r3, r3, #2
 8008a42:	3002      	addeq	r0, #2
 8008a44:	07d9      	lsls	r1, r3, #31
 8008a46:	d403      	bmi.n	8008a50 <__lo0bits+0x4e>
 8008a48:	085b      	lsrs	r3, r3, #1
 8008a4a:	f100 0001 	add.w	r0, r0, #1
 8008a4e:	d003      	beq.n	8008a58 <__lo0bits+0x56>
 8008a50:	6013      	str	r3, [r2, #0]
 8008a52:	4770      	bx	lr
 8008a54:	2000      	movs	r0, #0
 8008a56:	4770      	bx	lr
 8008a58:	2020      	movs	r0, #32
 8008a5a:	4770      	bx	lr

08008a5c <__i2b>:
 8008a5c:	b510      	push	{r4, lr}
 8008a5e:	460c      	mov	r4, r1
 8008a60:	2101      	movs	r1, #1
 8008a62:	f7ff febd 	bl	80087e0 <_Balloc>
 8008a66:	4602      	mov	r2, r0
 8008a68:	b928      	cbnz	r0, 8008a76 <__i2b+0x1a>
 8008a6a:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <__i2b+0x24>)
 8008a6c:	4805      	ldr	r0, [pc, #20]	@ (8008a84 <__i2b+0x28>)
 8008a6e:	f240 1145 	movw	r1, #325	@ 0x145
 8008a72:	f000 fda1 	bl	80095b8 <__assert_func>
 8008a76:	2301      	movs	r3, #1
 8008a78:	6144      	str	r4, [r0, #20]
 8008a7a:	6103      	str	r3, [r0, #16]
 8008a7c:	bd10      	pop	{r4, pc}
 8008a7e:	bf00      	nop
 8008a80:	08009d48 	.word	0x08009d48
 8008a84:	08009db9 	.word	0x08009db9

08008a88 <__multiply>:
 8008a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a8c:	4614      	mov	r4, r2
 8008a8e:	690a      	ldr	r2, [r1, #16]
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	bfa8      	it	ge
 8008a96:	4623      	movge	r3, r4
 8008a98:	460f      	mov	r7, r1
 8008a9a:	bfa4      	itt	ge
 8008a9c:	460c      	movge	r4, r1
 8008a9e:	461f      	movge	r7, r3
 8008aa0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008aa4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008aa8:	68a3      	ldr	r3, [r4, #8]
 8008aaa:	6861      	ldr	r1, [r4, #4]
 8008aac:	eb0a 0609 	add.w	r6, sl, r9
 8008ab0:	42b3      	cmp	r3, r6
 8008ab2:	b085      	sub	sp, #20
 8008ab4:	bfb8      	it	lt
 8008ab6:	3101      	addlt	r1, #1
 8008ab8:	f7ff fe92 	bl	80087e0 <_Balloc>
 8008abc:	b930      	cbnz	r0, 8008acc <__multiply+0x44>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	4b44      	ldr	r3, [pc, #272]	@ (8008bd4 <__multiply+0x14c>)
 8008ac2:	4845      	ldr	r0, [pc, #276]	@ (8008bd8 <__multiply+0x150>)
 8008ac4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ac8:	f000 fd76 	bl	80095b8 <__assert_func>
 8008acc:	f100 0514 	add.w	r5, r0, #20
 8008ad0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ad4:	462b      	mov	r3, r5
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	4543      	cmp	r3, r8
 8008ada:	d321      	bcc.n	8008b20 <__multiply+0x98>
 8008adc:	f107 0114 	add.w	r1, r7, #20
 8008ae0:	f104 0214 	add.w	r2, r4, #20
 8008ae4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008ae8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008aec:	9302      	str	r3, [sp, #8]
 8008aee:	1b13      	subs	r3, r2, r4
 8008af0:	3b15      	subs	r3, #21
 8008af2:	f023 0303 	bic.w	r3, r3, #3
 8008af6:	3304      	adds	r3, #4
 8008af8:	f104 0715 	add.w	r7, r4, #21
 8008afc:	42ba      	cmp	r2, r7
 8008afe:	bf38      	it	cc
 8008b00:	2304      	movcc	r3, #4
 8008b02:	9301      	str	r3, [sp, #4]
 8008b04:	9b02      	ldr	r3, [sp, #8]
 8008b06:	9103      	str	r1, [sp, #12]
 8008b08:	428b      	cmp	r3, r1
 8008b0a:	d80c      	bhi.n	8008b26 <__multiply+0x9e>
 8008b0c:	2e00      	cmp	r6, #0
 8008b0e:	dd03      	ble.n	8008b18 <__multiply+0x90>
 8008b10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d05b      	beq.n	8008bd0 <__multiply+0x148>
 8008b18:	6106      	str	r6, [r0, #16]
 8008b1a:	b005      	add	sp, #20
 8008b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b20:	f843 2b04 	str.w	r2, [r3], #4
 8008b24:	e7d8      	b.n	8008ad8 <__multiply+0x50>
 8008b26:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b2a:	f1ba 0f00 	cmp.w	sl, #0
 8008b2e:	d024      	beq.n	8008b7a <__multiply+0xf2>
 8008b30:	f104 0e14 	add.w	lr, r4, #20
 8008b34:	46a9      	mov	r9, r5
 8008b36:	f04f 0c00 	mov.w	ip, #0
 8008b3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b3e:	f8d9 3000 	ldr.w	r3, [r9]
 8008b42:	fa1f fb87 	uxth.w	fp, r7
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b4c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008b50:	f8d9 7000 	ldr.w	r7, [r9]
 8008b54:	4463      	add	r3, ip
 8008b56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b5a:	fb0a c70b 	mla	r7, sl, fp, ip
 8008b5e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b68:	4572      	cmp	r2, lr
 8008b6a:	f849 3b04 	str.w	r3, [r9], #4
 8008b6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b72:	d8e2      	bhi.n	8008b3a <__multiply+0xb2>
 8008b74:	9b01      	ldr	r3, [sp, #4]
 8008b76:	f845 c003 	str.w	ip, [r5, r3]
 8008b7a:	9b03      	ldr	r3, [sp, #12]
 8008b7c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b80:	3104      	adds	r1, #4
 8008b82:	f1b9 0f00 	cmp.w	r9, #0
 8008b86:	d021      	beq.n	8008bcc <__multiply+0x144>
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	f104 0c14 	add.w	ip, r4, #20
 8008b8e:	46ae      	mov	lr, r5
 8008b90:	f04f 0a00 	mov.w	sl, #0
 8008b94:	f8bc b000 	ldrh.w	fp, [ip]
 8008b98:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008b9c:	fb09 770b 	mla	r7, r9, fp, r7
 8008ba0:	4457      	add	r7, sl
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008ba8:	f84e 3b04 	str.w	r3, [lr], #4
 8008bac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bb4:	f8be 3000 	ldrh.w	r3, [lr]
 8008bb8:	fb09 330a 	mla	r3, r9, sl, r3
 8008bbc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008bc0:	4562      	cmp	r2, ip
 8008bc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bc6:	d8e5      	bhi.n	8008b94 <__multiply+0x10c>
 8008bc8:	9f01      	ldr	r7, [sp, #4]
 8008bca:	51eb      	str	r3, [r5, r7]
 8008bcc:	3504      	adds	r5, #4
 8008bce:	e799      	b.n	8008b04 <__multiply+0x7c>
 8008bd0:	3e01      	subs	r6, #1
 8008bd2:	e79b      	b.n	8008b0c <__multiply+0x84>
 8008bd4:	08009d48 	.word	0x08009d48
 8008bd8:	08009db9 	.word	0x08009db9

08008bdc <__pow5mult>:
 8008bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be0:	4615      	mov	r5, r2
 8008be2:	f012 0203 	ands.w	r2, r2, #3
 8008be6:	4607      	mov	r7, r0
 8008be8:	460e      	mov	r6, r1
 8008bea:	d007      	beq.n	8008bfc <__pow5mult+0x20>
 8008bec:	4c25      	ldr	r4, [pc, #148]	@ (8008c84 <__pow5mult+0xa8>)
 8008bee:	3a01      	subs	r2, #1
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bf6:	f7ff fe55 	bl	80088a4 <__multadd>
 8008bfa:	4606      	mov	r6, r0
 8008bfc:	10ad      	asrs	r5, r5, #2
 8008bfe:	d03d      	beq.n	8008c7c <__pow5mult+0xa0>
 8008c00:	69fc      	ldr	r4, [r7, #28]
 8008c02:	b97c      	cbnz	r4, 8008c24 <__pow5mult+0x48>
 8008c04:	2010      	movs	r0, #16
 8008c06:	f7ff fd23 	bl	8008650 <malloc>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	61f8      	str	r0, [r7, #28]
 8008c0e:	b928      	cbnz	r0, 8008c1c <__pow5mult+0x40>
 8008c10:	4b1d      	ldr	r3, [pc, #116]	@ (8008c88 <__pow5mult+0xac>)
 8008c12:	481e      	ldr	r0, [pc, #120]	@ (8008c8c <__pow5mult+0xb0>)
 8008c14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c18:	f000 fcce 	bl	80095b8 <__assert_func>
 8008c1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c20:	6004      	str	r4, [r0, #0]
 8008c22:	60c4      	str	r4, [r0, #12]
 8008c24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c2c:	b94c      	cbnz	r4, 8008c42 <__pow5mult+0x66>
 8008c2e:	f240 2171 	movw	r1, #625	@ 0x271
 8008c32:	4638      	mov	r0, r7
 8008c34:	f7ff ff12 	bl	8008a5c <__i2b>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c3e:	4604      	mov	r4, r0
 8008c40:	6003      	str	r3, [r0, #0]
 8008c42:	f04f 0900 	mov.w	r9, #0
 8008c46:	07eb      	lsls	r3, r5, #31
 8008c48:	d50a      	bpl.n	8008c60 <__pow5mult+0x84>
 8008c4a:	4631      	mov	r1, r6
 8008c4c:	4622      	mov	r2, r4
 8008c4e:	4638      	mov	r0, r7
 8008c50:	f7ff ff1a 	bl	8008a88 <__multiply>
 8008c54:	4631      	mov	r1, r6
 8008c56:	4680      	mov	r8, r0
 8008c58:	4638      	mov	r0, r7
 8008c5a:	f7ff fe01 	bl	8008860 <_Bfree>
 8008c5e:	4646      	mov	r6, r8
 8008c60:	106d      	asrs	r5, r5, #1
 8008c62:	d00b      	beq.n	8008c7c <__pow5mult+0xa0>
 8008c64:	6820      	ldr	r0, [r4, #0]
 8008c66:	b938      	cbnz	r0, 8008c78 <__pow5mult+0x9c>
 8008c68:	4622      	mov	r2, r4
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	4638      	mov	r0, r7
 8008c6e:	f7ff ff0b 	bl	8008a88 <__multiply>
 8008c72:	6020      	str	r0, [r4, #0]
 8008c74:	f8c0 9000 	str.w	r9, [r0]
 8008c78:	4604      	mov	r4, r0
 8008c7a:	e7e4      	b.n	8008c46 <__pow5mult+0x6a>
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c82:	bf00      	nop
 8008c84:	08009e14 	.word	0x08009e14
 8008c88:	08009cd9 	.word	0x08009cd9
 8008c8c:	08009db9 	.word	0x08009db9

08008c90 <__lshift>:
 8008c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c94:	460c      	mov	r4, r1
 8008c96:	6849      	ldr	r1, [r1, #4]
 8008c98:	6923      	ldr	r3, [r4, #16]
 8008c9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c9e:	68a3      	ldr	r3, [r4, #8]
 8008ca0:	4607      	mov	r7, r0
 8008ca2:	4691      	mov	r9, r2
 8008ca4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ca8:	f108 0601 	add.w	r6, r8, #1
 8008cac:	42b3      	cmp	r3, r6
 8008cae:	db0b      	blt.n	8008cc8 <__lshift+0x38>
 8008cb0:	4638      	mov	r0, r7
 8008cb2:	f7ff fd95 	bl	80087e0 <_Balloc>
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	b948      	cbnz	r0, 8008cce <__lshift+0x3e>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	4b28      	ldr	r3, [pc, #160]	@ (8008d60 <__lshift+0xd0>)
 8008cbe:	4829      	ldr	r0, [pc, #164]	@ (8008d64 <__lshift+0xd4>)
 8008cc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cc4:	f000 fc78 	bl	80095b8 <__assert_func>
 8008cc8:	3101      	adds	r1, #1
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	e7ee      	b.n	8008cac <__lshift+0x1c>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	f100 0114 	add.w	r1, r0, #20
 8008cd4:	f100 0210 	add.w	r2, r0, #16
 8008cd8:	4618      	mov	r0, r3
 8008cda:	4553      	cmp	r3, sl
 8008cdc:	db33      	blt.n	8008d46 <__lshift+0xb6>
 8008cde:	6920      	ldr	r0, [r4, #16]
 8008ce0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ce4:	f104 0314 	add.w	r3, r4, #20
 8008ce8:	f019 091f 	ands.w	r9, r9, #31
 8008cec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008cf4:	d02b      	beq.n	8008d4e <__lshift+0xbe>
 8008cf6:	f1c9 0e20 	rsb	lr, r9, #32
 8008cfa:	468a      	mov	sl, r1
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	6818      	ldr	r0, [r3, #0]
 8008d00:	fa00 f009 	lsl.w	r0, r0, r9
 8008d04:	4310      	orrs	r0, r2
 8008d06:	f84a 0b04 	str.w	r0, [sl], #4
 8008d0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d0e:	459c      	cmp	ip, r3
 8008d10:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d14:	d8f3      	bhi.n	8008cfe <__lshift+0x6e>
 8008d16:	ebac 0304 	sub.w	r3, ip, r4
 8008d1a:	3b15      	subs	r3, #21
 8008d1c:	f023 0303 	bic.w	r3, r3, #3
 8008d20:	3304      	adds	r3, #4
 8008d22:	f104 0015 	add.w	r0, r4, #21
 8008d26:	4584      	cmp	ip, r0
 8008d28:	bf38      	it	cc
 8008d2a:	2304      	movcc	r3, #4
 8008d2c:	50ca      	str	r2, [r1, r3]
 8008d2e:	b10a      	cbz	r2, 8008d34 <__lshift+0xa4>
 8008d30:	f108 0602 	add.w	r6, r8, #2
 8008d34:	3e01      	subs	r6, #1
 8008d36:	4638      	mov	r0, r7
 8008d38:	612e      	str	r6, [r5, #16]
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	f7ff fd90 	bl	8008860 <_Bfree>
 8008d40:	4628      	mov	r0, r5
 8008d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d46:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	e7c5      	b.n	8008cda <__lshift+0x4a>
 8008d4e:	3904      	subs	r1, #4
 8008d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d54:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d58:	459c      	cmp	ip, r3
 8008d5a:	d8f9      	bhi.n	8008d50 <__lshift+0xc0>
 8008d5c:	e7ea      	b.n	8008d34 <__lshift+0xa4>
 8008d5e:	bf00      	nop
 8008d60:	08009d48 	.word	0x08009d48
 8008d64:	08009db9 	.word	0x08009db9

08008d68 <__mcmp>:
 8008d68:	690a      	ldr	r2, [r1, #16]
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	6900      	ldr	r0, [r0, #16]
 8008d6e:	1a80      	subs	r0, r0, r2
 8008d70:	b530      	push	{r4, r5, lr}
 8008d72:	d10e      	bne.n	8008d92 <__mcmp+0x2a>
 8008d74:	3314      	adds	r3, #20
 8008d76:	3114      	adds	r1, #20
 8008d78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d88:	4295      	cmp	r5, r2
 8008d8a:	d003      	beq.n	8008d94 <__mcmp+0x2c>
 8008d8c:	d205      	bcs.n	8008d9a <__mcmp+0x32>
 8008d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d92:	bd30      	pop	{r4, r5, pc}
 8008d94:	42a3      	cmp	r3, r4
 8008d96:	d3f3      	bcc.n	8008d80 <__mcmp+0x18>
 8008d98:	e7fb      	b.n	8008d92 <__mcmp+0x2a>
 8008d9a:	2001      	movs	r0, #1
 8008d9c:	e7f9      	b.n	8008d92 <__mcmp+0x2a>
	...

08008da0 <__mdiff>:
 8008da0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da4:	4689      	mov	r9, r1
 8008da6:	4606      	mov	r6, r0
 8008da8:	4611      	mov	r1, r2
 8008daa:	4648      	mov	r0, r9
 8008dac:	4614      	mov	r4, r2
 8008dae:	f7ff ffdb 	bl	8008d68 <__mcmp>
 8008db2:	1e05      	subs	r5, r0, #0
 8008db4:	d112      	bne.n	8008ddc <__mdiff+0x3c>
 8008db6:	4629      	mov	r1, r5
 8008db8:	4630      	mov	r0, r6
 8008dba:	f7ff fd11 	bl	80087e0 <_Balloc>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	b928      	cbnz	r0, 8008dce <__mdiff+0x2e>
 8008dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8008ec0 <__mdiff+0x120>)
 8008dc4:	f240 2137 	movw	r1, #567	@ 0x237
 8008dc8:	483e      	ldr	r0, [pc, #248]	@ (8008ec4 <__mdiff+0x124>)
 8008dca:	f000 fbf5 	bl	80095b8 <__assert_func>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	b003      	add	sp, #12
 8008dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ddc:	bfbc      	itt	lt
 8008dde:	464b      	movlt	r3, r9
 8008de0:	46a1      	movlt	r9, r4
 8008de2:	4630      	mov	r0, r6
 8008de4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008de8:	bfba      	itte	lt
 8008dea:	461c      	movlt	r4, r3
 8008dec:	2501      	movlt	r5, #1
 8008dee:	2500      	movge	r5, #0
 8008df0:	f7ff fcf6 	bl	80087e0 <_Balloc>
 8008df4:	4602      	mov	r2, r0
 8008df6:	b918      	cbnz	r0, 8008e00 <__mdiff+0x60>
 8008df8:	4b31      	ldr	r3, [pc, #196]	@ (8008ec0 <__mdiff+0x120>)
 8008dfa:	f240 2145 	movw	r1, #581	@ 0x245
 8008dfe:	e7e3      	b.n	8008dc8 <__mdiff+0x28>
 8008e00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e04:	6926      	ldr	r6, [r4, #16]
 8008e06:	60c5      	str	r5, [r0, #12]
 8008e08:	f109 0310 	add.w	r3, r9, #16
 8008e0c:	f109 0514 	add.w	r5, r9, #20
 8008e10:	f104 0e14 	add.w	lr, r4, #20
 8008e14:	f100 0b14 	add.w	fp, r0, #20
 8008e18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e20:	9301      	str	r3, [sp, #4]
 8008e22:	46d9      	mov	r9, fp
 8008e24:	f04f 0c00 	mov.w	ip, #0
 8008e28:	9b01      	ldr	r3, [sp, #4]
 8008e2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	fa1f f38a 	uxth.w	r3, sl
 8008e38:	4619      	mov	r1, r3
 8008e3a:	b283      	uxth	r3, r0
 8008e3c:	1acb      	subs	r3, r1, r3
 8008e3e:	0c00      	lsrs	r0, r0, #16
 8008e40:	4463      	add	r3, ip
 8008e42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e50:	4576      	cmp	r6, lr
 8008e52:	f849 3b04 	str.w	r3, [r9], #4
 8008e56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e5a:	d8e5      	bhi.n	8008e28 <__mdiff+0x88>
 8008e5c:	1b33      	subs	r3, r6, r4
 8008e5e:	3b15      	subs	r3, #21
 8008e60:	f023 0303 	bic.w	r3, r3, #3
 8008e64:	3415      	adds	r4, #21
 8008e66:	3304      	adds	r3, #4
 8008e68:	42a6      	cmp	r6, r4
 8008e6a:	bf38      	it	cc
 8008e6c:	2304      	movcc	r3, #4
 8008e6e:	441d      	add	r5, r3
 8008e70:	445b      	add	r3, fp
 8008e72:	461e      	mov	r6, r3
 8008e74:	462c      	mov	r4, r5
 8008e76:	4544      	cmp	r4, r8
 8008e78:	d30e      	bcc.n	8008e98 <__mdiff+0xf8>
 8008e7a:	f108 0103 	add.w	r1, r8, #3
 8008e7e:	1b49      	subs	r1, r1, r5
 8008e80:	f021 0103 	bic.w	r1, r1, #3
 8008e84:	3d03      	subs	r5, #3
 8008e86:	45a8      	cmp	r8, r5
 8008e88:	bf38      	it	cc
 8008e8a:	2100      	movcc	r1, #0
 8008e8c:	440b      	add	r3, r1
 8008e8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e92:	b191      	cbz	r1, 8008eba <__mdiff+0x11a>
 8008e94:	6117      	str	r7, [r2, #16]
 8008e96:	e79d      	b.n	8008dd4 <__mdiff+0x34>
 8008e98:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e9c:	46e6      	mov	lr, ip
 8008e9e:	0c08      	lsrs	r0, r1, #16
 8008ea0:	fa1c fc81 	uxtah	ip, ip, r1
 8008ea4:	4471      	add	r1, lr
 8008ea6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eaa:	b289      	uxth	r1, r1
 8008eac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008eb0:	f846 1b04 	str.w	r1, [r6], #4
 8008eb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008eb8:	e7dd      	b.n	8008e76 <__mdiff+0xd6>
 8008eba:	3f01      	subs	r7, #1
 8008ebc:	e7e7      	b.n	8008e8e <__mdiff+0xee>
 8008ebe:	bf00      	nop
 8008ec0:	08009d48 	.word	0x08009d48
 8008ec4:	08009db9 	.word	0x08009db9

08008ec8 <__ulp>:
 8008ec8:	b082      	sub	sp, #8
 8008eca:	ed8d 0b00 	vstr	d0, [sp]
 8008ece:	9a01      	ldr	r2, [sp, #4]
 8008ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8008f10 <__ulp+0x48>)
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	dc08      	bgt.n	8008eee <__ulp+0x26>
 8008edc:	425b      	negs	r3, r3
 8008ede:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008ee2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ee6:	da04      	bge.n	8008ef2 <__ulp+0x2a>
 8008ee8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008eec:	4113      	asrs	r3, r2
 8008eee:	2200      	movs	r2, #0
 8008ef0:	e008      	b.n	8008f04 <__ulp+0x3c>
 8008ef2:	f1a2 0314 	sub.w	r3, r2, #20
 8008ef6:	2b1e      	cmp	r3, #30
 8008ef8:	bfda      	itte	le
 8008efa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008efe:	40da      	lsrle	r2, r3
 8008f00:	2201      	movgt	r2, #1
 8008f02:	2300      	movs	r3, #0
 8008f04:	4619      	mov	r1, r3
 8008f06:	4610      	mov	r0, r2
 8008f08:	ec41 0b10 	vmov	d0, r0, r1
 8008f0c:	b002      	add	sp, #8
 8008f0e:	4770      	bx	lr
 8008f10:	7ff00000 	.word	0x7ff00000

08008f14 <__b2d>:
 8008f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f18:	6906      	ldr	r6, [r0, #16]
 8008f1a:	f100 0814 	add.w	r8, r0, #20
 8008f1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008f22:	1f37      	subs	r7, r6, #4
 8008f24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008f28:	4610      	mov	r0, r2
 8008f2a:	f7ff fd4b 	bl	80089c4 <__hi0bits>
 8008f2e:	f1c0 0320 	rsb	r3, r0, #32
 8008f32:	280a      	cmp	r0, #10
 8008f34:	600b      	str	r3, [r1, #0]
 8008f36:	491b      	ldr	r1, [pc, #108]	@ (8008fa4 <__b2d+0x90>)
 8008f38:	dc15      	bgt.n	8008f66 <__b2d+0x52>
 8008f3a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008f3e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008f42:	45b8      	cmp	r8, r7
 8008f44:	ea43 0501 	orr.w	r5, r3, r1
 8008f48:	bf34      	ite	cc
 8008f4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f4e:	2300      	movcs	r3, #0
 8008f50:	3015      	adds	r0, #21
 8008f52:	fa02 f000 	lsl.w	r0, r2, r0
 8008f56:	fa23 f30c 	lsr.w	r3, r3, ip
 8008f5a:	4303      	orrs	r3, r0
 8008f5c:	461c      	mov	r4, r3
 8008f5e:	ec45 4b10 	vmov	d0, r4, r5
 8008f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f66:	45b8      	cmp	r8, r7
 8008f68:	bf3a      	itte	cc
 8008f6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f6e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008f72:	2300      	movcs	r3, #0
 8008f74:	380b      	subs	r0, #11
 8008f76:	d012      	beq.n	8008f9e <__b2d+0x8a>
 8008f78:	f1c0 0120 	rsb	r1, r0, #32
 8008f7c:	fa23 f401 	lsr.w	r4, r3, r1
 8008f80:	4082      	lsls	r2, r0
 8008f82:	4322      	orrs	r2, r4
 8008f84:	4547      	cmp	r7, r8
 8008f86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008f8a:	bf8c      	ite	hi
 8008f8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008f90:	2200      	movls	r2, #0
 8008f92:	4083      	lsls	r3, r0
 8008f94:	40ca      	lsrs	r2, r1
 8008f96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	e7de      	b.n	8008f5c <__b2d+0x48>
 8008f9e:	ea42 0501 	orr.w	r5, r2, r1
 8008fa2:	e7db      	b.n	8008f5c <__b2d+0x48>
 8008fa4:	3ff00000 	.word	0x3ff00000

08008fa8 <__d2b>:
 8008fa8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fac:	460f      	mov	r7, r1
 8008fae:	2101      	movs	r1, #1
 8008fb0:	ec59 8b10 	vmov	r8, r9, d0
 8008fb4:	4616      	mov	r6, r2
 8008fb6:	f7ff fc13 	bl	80087e0 <_Balloc>
 8008fba:	4604      	mov	r4, r0
 8008fbc:	b930      	cbnz	r0, 8008fcc <__d2b+0x24>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	4b23      	ldr	r3, [pc, #140]	@ (8009050 <__d2b+0xa8>)
 8008fc2:	4824      	ldr	r0, [pc, #144]	@ (8009054 <__d2b+0xac>)
 8008fc4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008fc8:	f000 faf6 	bl	80095b8 <__assert_func>
 8008fcc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008fd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fd4:	b10d      	cbz	r5, 8008fda <__d2b+0x32>
 8008fd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fda:	9301      	str	r3, [sp, #4]
 8008fdc:	f1b8 0300 	subs.w	r3, r8, #0
 8008fe0:	d023      	beq.n	800902a <__d2b+0x82>
 8008fe2:	4668      	mov	r0, sp
 8008fe4:	9300      	str	r3, [sp, #0]
 8008fe6:	f7ff fd0c 	bl	8008a02 <__lo0bits>
 8008fea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008fee:	b1d0      	cbz	r0, 8009026 <__d2b+0x7e>
 8008ff0:	f1c0 0320 	rsb	r3, r0, #32
 8008ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff8:	430b      	orrs	r3, r1
 8008ffa:	40c2      	lsrs	r2, r0
 8008ffc:	6163      	str	r3, [r4, #20]
 8008ffe:	9201      	str	r2, [sp, #4]
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	61a3      	str	r3, [r4, #24]
 8009004:	2b00      	cmp	r3, #0
 8009006:	bf0c      	ite	eq
 8009008:	2201      	moveq	r2, #1
 800900a:	2202      	movne	r2, #2
 800900c:	6122      	str	r2, [r4, #16]
 800900e:	b1a5      	cbz	r5, 800903a <__d2b+0x92>
 8009010:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009014:	4405      	add	r5, r0
 8009016:	603d      	str	r5, [r7, #0]
 8009018:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800901c:	6030      	str	r0, [r6, #0]
 800901e:	4620      	mov	r0, r4
 8009020:	b003      	add	sp, #12
 8009022:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009026:	6161      	str	r1, [r4, #20]
 8009028:	e7ea      	b.n	8009000 <__d2b+0x58>
 800902a:	a801      	add	r0, sp, #4
 800902c:	f7ff fce9 	bl	8008a02 <__lo0bits>
 8009030:	9b01      	ldr	r3, [sp, #4]
 8009032:	6163      	str	r3, [r4, #20]
 8009034:	3020      	adds	r0, #32
 8009036:	2201      	movs	r2, #1
 8009038:	e7e8      	b.n	800900c <__d2b+0x64>
 800903a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800903e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009042:	6038      	str	r0, [r7, #0]
 8009044:	6918      	ldr	r0, [r3, #16]
 8009046:	f7ff fcbd 	bl	80089c4 <__hi0bits>
 800904a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800904e:	e7e5      	b.n	800901c <__d2b+0x74>
 8009050:	08009d48 	.word	0x08009d48
 8009054:	08009db9 	.word	0x08009db9

08009058 <__ratio>:
 8009058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800905c:	b085      	sub	sp, #20
 800905e:	e9cd 1000 	strd	r1, r0, [sp]
 8009062:	a902      	add	r1, sp, #8
 8009064:	f7ff ff56 	bl	8008f14 <__b2d>
 8009068:	9800      	ldr	r0, [sp, #0]
 800906a:	a903      	add	r1, sp, #12
 800906c:	ec55 4b10 	vmov	r4, r5, d0
 8009070:	f7ff ff50 	bl	8008f14 <__b2d>
 8009074:	9b01      	ldr	r3, [sp, #4]
 8009076:	6919      	ldr	r1, [r3, #16]
 8009078:	9b00      	ldr	r3, [sp, #0]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	1ac9      	subs	r1, r1, r3
 800907e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009082:	1a9b      	subs	r3, r3, r2
 8009084:	ec5b ab10 	vmov	sl, fp, d0
 8009088:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800908c:	2b00      	cmp	r3, #0
 800908e:	bfce      	itee	gt
 8009090:	462a      	movgt	r2, r5
 8009092:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009096:	465a      	movle	r2, fp
 8009098:	462f      	mov	r7, r5
 800909a:	46d9      	mov	r9, fp
 800909c:	bfcc      	ite	gt
 800909e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80090a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80090a6:	464b      	mov	r3, r9
 80090a8:	4652      	mov	r2, sl
 80090aa:	4620      	mov	r0, r4
 80090ac:	4639      	mov	r1, r7
 80090ae:	f7f7 fbed 	bl	800088c <__aeabi_ddiv>
 80090b2:	ec41 0b10 	vmov	d0, r0, r1
 80090b6:	b005      	add	sp, #20
 80090b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090bc <__copybits>:
 80090bc:	3901      	subs	r1, #1
 80090be:	b570      	push	{r4, r5, r6, lr}
 80090c0:	1149      	asrs	r1, r1, #5
 80090c2:	6914      	ldr	r4, [r2, #16]
 80090c4:	3101      	adds	r1, #1
 80090c6:	f102 0314 	add.w	r3, r2, #20
 80090ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80090ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80090d2:	1f05      	subs	r5, r0, #4
 80090d4:	42a3      	cmp	r3, r4
 80090d6:	d30c      	bcc.n	80090f2 <__copybits+0x36>
 80090d8:	1aa3      	subs	r3, r4, r2
 80090da:	3b11      	subs	r3, #17
 80090dc:	f023 0303 	bic.w	r3, r3, #3
 80090e0:	3211      	adds	r2, #17
 80090e2:	42a2      	cmp	r2, r4
 80090e4:	bf88      	it	hi
 80090e6:	2300      	movhi	r3, #0
 80090e8:	4418      	add	r0, r3
 80090ea:	2300      	movs	r3, #0
 80090ec:	4288      	cmp	r0, r1
 80090ee:	d305      	bcc.n	80090fc <__copybits+0x40>
 80090f0:	bd70      	pop	{r4, r5, r6, pc}
 80090f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80090f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80090fa:	e7eb      	b.n	80090d4 <__copybits+0x18>
 80090fc:	f840 3b04 	str.w	r3, [r0], #4
 8009100:	e7f4      	b.n	80090ec <__copybits+0x30>

08009102 <__any_on>:
 8009102:	f100 0214 	add.w	r2, r0, #20
 8009106:	6900      	ldr	r0, [r0, #16]
 8009108:	114b      	asrs	r3, r1, #5
 800910a:	4298      	cmp	r0, r3
 800910c:	b510      	push	{r4, lr}
 800910e:	db11      	blt.n	8009134 <__any_on+0x32>
 8009110:	dd0a      	ble.n	8009128 <__any_on+0x26>
 8009112:	f011 011f 	ands.w	r1, r1, #31
 8009116:	d007      	beq.n	8009128 <__any_on+0x26>
 8009118:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800911c:	fa24 f001 	lsr.w	r0, r4, r1
 8009120:	fa00 f101 	lsl.w	r1, r0, r1
 8009124:	428c      	cmp	r4, r1
 8009126:	d10b      	bne.n	8009140 <__any_on+0x3e>
 8009128:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800912c:	4293      	cmp	r3, r2
 800912e:	d803      	bhi.n	8009138 <__any_on+0x36>
 8009130:	2000      	movs	r0, #0
 8009132:	bd10      	pop	{r4, pc}
 8009134:	4603      	mov	r3, r0
 8009136:	e7f7      	b.n	8009128 <__any_on+0x26>
 8009138:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800913c:	2900      	cmp	r1, #0
 800913e:	d0f5      	beq.n	800912c <__any_on+0x2a>
 8009140:	2001      	movs	r0, #1
 8009142:	e7f6      	b.n	8009132 <__any_on+0x30>

08009144 <__ascii_wctomb>:
 8009144:	4603      	mov	r3, r0
 8009146:	4608      	mov	r0, r1
 8009148:	b141      	cbz	r1, 800915c <__ascii_wctomb+0x18>
 800914a:	2aff      	cmp	r2, #255	@ 0xff
 800914c:	d904      	bls.n	8009158 <__ascii_wctomb+0x14>
 800914e:	228a      	movs	r2, #138	@ 0x8a
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	f04f 30ff 	mov.w	r0, #4294967295
 8009156:	4770      	bx	lr
 8009158:	700a      	strb	r2, [r1, #0]
 800915a:	2001      	movs	r0, #1
 800915c:	4770      	bx	lr

0800915e <__ssputs_r>:
 800915e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009162:	688e      	ldr	r6, [r1, #8]
 8009164:	461f      	mov	r7, r3
 8009166:	42be      	cmp	r6, r7
 8009168:	680b      	ldr	r3, [r1, #0]
 800916a:	4682      	mov	sl, r0
 800916c:	460c      	mov	r4, r1
 800916e:	4690      	mov	r8, r2
 8009170:	d82d      	bhi.n	80091ce <__ssputs_r+0x70>
 8009172:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009176:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800917a:	d026      	beq.n	80091ca <__ssputs_r+0x6c>
 800917c:	6965      	ldr	r5, [r4, #20]
 800917e:	6909      	ldr	r1, [r1, #16]
 8009180:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009184:	eba3 0901 	sub.w	r9, r3, r1
 8009188:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800918c:	1c7b      	adds	r3, r7, #1
 800918e:	444b      	add	r3, r9
 8009190:	106d      	asrs	r5, r5, #1
 8009192:	429d      	cmp	r5, r3
 8009194:	bf38      	it	cc
 8009196:	461d      	movcc	r5, r3
 8009198:	0553      	lsls	r3, r2, #21
 800919a:	d527      	bpl.n	80091ec <__ssputs_r+0x8e>
 800919c:	4629      	mov	r1, r5
 800919e:	f7ff fa81 	bl	80086a4 <_malloc_r>
 80091a2:	4606      	mov	r6, r0
 80091a4:	b360      	cbz	r0, 8009200 <__ssputs_r+0xa2>
 80091a6:	6921      	ldr	r1, [r4, #16]
 80091a8:	464a      	mov	r2, r9
 80091aa:	f7fe f868 	bl	800727e <memcpy>
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80091b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091b8:	81a3      	strh	r3, [r4, #12]
 80091ba:	6126      	str	r6, [r4, #16]
 80091bc:	6165      	str	r5, [r4, #20]
 80091be:	444e      	add	r6, r9
 80091c0:	eba5 0509 	sub.w	r5, r5, r9
 80091c4:	6026      	str	r6, [r4, #0]
 80091c6:	60a5      	str	r5, [r4, #8]
 80091c8:	463e      	mov	r6, r7
 80091ca:	42be      	cmp	r6, r7
 80091cc:	d900      	bls.n	80091d0 <__ssputs_r+0x72>
 80091ce:	463e      	mov	r6, r7
 80091d0:	6820      	ldr	r0, [r4, #0]
 80091d2:	4632      	mov	r2, r6
 80091d4:	4641      	mov	r1, r8
 80091d6:	f000 f9c5 	bl	8009564 <memmove>
 80091da:	68a3      	ldr	r3, [r4, #8]
 80091dc:	1b9b      	subs	r3, r3, r6
 80091de:	60a3      	str	r3, [r4, #8]
 80091e0:	6823      	ldr	r3, [r4, #0]
 80091e2:	4433      	add	r3, r6
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	2000      	movs	r0, #0
 80091e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ec:	462a      	mov	r2, r5
 80091ee:	f000 fa15 	bl	800961c <_realloc_r>
 80091f2:	4606      	mov	r6, r0
 80091f4:	2800      	cmp	r0, #0
 80091f6:	d1e0      	bne.n	80091ba <__ssputs_r+0x5c>
 80091f8:	6921      	ldr	r1, [r4, #16]
 80091fa:	4650      	mov	r0, sl
 80091fc:	f7fe fea4 	bl	8007f48 <_free_r>
 8009200:	230c      	movs	r3, #12
 8009202:	f8ca 3000 	str.w	r3, [sl]
 8009206:	89a3      	ldrh	r3, [r4, #12]
 8009208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	f04f 30ff 	mov.w	r0, #4294967295
 8009212:	e7e9      	b.n	80091e8 <__ssputs_r+0x8a>

08009214 <_svfiprintf_r>:
 8009214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009218:	4698      	mov	r8, r3
 800921a:	898b      	ldrh	r3, [r1, #12]
 800921c:	061b      	lsls	r3, r3, #24
 800921e:	b09d      	sub	sp, #116	@ 0x74
 8009220:	4607      	mov	r7, r0
 8009222:	460d      	mov	r5, r1
 8009224:	4614      	mov	r4, r2
 8009226:	d510      	bpl.n	800924a <_svfiprintf_r+0x36>
 8009228:	690b      	ldr	r3, [r1, #16]
 800922a:	b973      	cbnz	r3, 800924a <_svfiprintf_r+0x36>
 800922c:	2140      	movs	r1, #64	@ 0x40
 800922e:	f7ff fa39 	bl	80086a4 <_malloc_r>
 8009232:	6028      	str	r0, [r5, #0]
 8009234:	6128      	str	r0, [r5, #16]
 8009236:	b930      	cbnz	r0, 8009246 <_svfiprintf_r+0x32>
 8009238:	230c      	movs	r3, #12
 800923a:	603b      	str	r3, [r7, #0]
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	b01d      	add	sp, #116	@ 0x74
 8009242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009246:	2340      	movs	r3, #64	@ 0x40
 8009248:	616b      	str	r3, [r5, #20]
 800924a:	2300      	movs	r3, #0
 800924c:	9309      	str	r3, [sp, #36]	@ 0x24
 800924e:	2320      	movs	r3, #32
 8009250:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009254:	f8cd 800c 	str.w	r8, [sp, #12]
 8009258:	2330      	movs	r3, #48	@ 0x30
 800925a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80093f8 <_svfiprintf_r+0x1e4>
 800925e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009262:	f04f 0901 	mov.w	r9, #1
 8009266:	4623      	mov	r3, r4
 8009268:	469a      	mov	sl, r3
 800926a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800926e:	b10a      	cbz	r2, 8009274 <_svfiprintf_r+0x60>
 8009270:	2a25      	cmp	r2, #37	@ 0x25
 8009272:	d1f9      	bne.n	8009268 <_svfiprintf_r+0x54>
 8009274:	ebba 0b04 	subs.w	fp, sl, r4
 8009278:	d00b      	beq.n	8009292 <_svfiprintf_r+0x7e>
 800927a:	465b      	mov	r3, fp
 800927c:	4622      	mov	r2, r4
 800927e:	4629      	mov	r1, r5
 8009280:	4638      	mov	r0, r7
 8009282:	f7ff ff6c 	bl	800915e <__ssputs_r>
 8009286:	3001      	adds	r0, #1
 8009288:	f000 80a7 	beq.w	80093da <_svfiprintf_r+0x1c6>
 800928c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800928e:	445a      	add	r2, fp
 8009290:	9209      	str	r2, [sp, #36]	@ 0x24
 8009292:	f89a 3000 	ldrb.w	r3, [sl]
 8009296:	2b00      	cmp	r3, #0
 8009298:	f000 809f 	beq.w	80093da <_svfiprintf_r+0x1c6>
 800929c:	2300      	movs	r3, #0
 800929e:	f04f 32ff 	mov.w	r2, #4294967295
 80092a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092a6:	f10a 0a01 	add.w	sl, sl, #1
 80092aa:	9304      	str	r3, [sp, #16]
 80092ac:	9307      	str	r3, [sp, #28]
 80092ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80092b4:	4654      	mov	r4, sl
 80092b6:	2205      	movs	r2, #5
 80092b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092bc:	484e      	ldr	r0, [pc, #312]	@ (80093f8 <_svfiprintf_r+0x1e4>)
 80092be:	f7f6 ffa7 	bl	8000210 <memchr>
 80092c2:	9a04      	ldr	r2, [sp, #16]
 80092c4:	b9d8      	cbnz	r0, 80092fe <_svfiprintf_r+0xea>
 80092c6:	06d0      	lsls	r0, r2, #27
 80092c8:	bf44      	itt	mi
 80092ca:	2320      	movmi	r3, #32
 80092cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092d0:	0711      	lsls	r1, r2, #28
 80092d2:	bf44      	itt	mi
 80092d4:	232b      	movmi	r3, #43	@ 0x2b
 80092d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092da:	f89a 3000 	ldrb.w	r3, [sl]
 80092de:	2b2a      	cmp	r3, #42	@ 0x2a
 80092e0:	d015      	beq.n	800930e <_svfiprintf_r+0xfa>
 80092e2:	9a07      	ldr	r2, [sp, #28]
 80092e4:	4654      	mov	r4, sl
 80092e6:	2000      	movs	r0, #0
 80092e8:	f04f 0c0a 	mov.w	ip, #10
 80092ec:	4621      	mov	r1, r4
 80092ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092f2:	3b30      	subs	r3, #48	@ 0x30
 80092f4:	2b09      	cmp	r3, #9
 80092f6:	d94b      	bls.n	8009390 <_svfiprintf_r+0x17c>
 80092f8:	b1b0      	cbz	r0, 8009328 <_svfiprintf_r+0x114>
 80092fa:	9207      	str	r2, [sp, #28]
 80092fc:	e014      	b.n	8009328 <_svfiprintf_r+0x114>
 80092fe:	eba0 0308 	sub.w	r3, r0, r8
 8009302:	fa09 f303 	lsl.w	r3, r9, r3
 8009306:	4313      	orrs	r3, r2
 8009308:	9304      	str	r3, [sp, #16]
 800930a:	46a2      	mov	sl, r4
 800930c:	e7d2      	b.n	80092b4 <_svfiprintf_r+0xa0>
 800930e:	9b03      	ldr	r3, [sp, #12]
 8009310:	1d19      	adds	r1, r3, #4
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	9103      	str	r1, [sp, #12]
 8009316:	2b00      	cmp	r3, #0
 8009318:	bfbb      	ittet	lt
 800931a:	425b      	neglt	r3, r3
 800931c:	f042 0202 	orrlt.w	r2, r2, #2
 8009320:	9307      	strge	r3, [sp, #28]
 8009322:	9307      	strlt	r3, [sp, #28]
 8009324:	bfb8      	it	lt
 8009326:	9204      	strlt	r2, [sp, #16]
 8009328:	7823      	ldrb	r3, [r4, #0]
 800932a:	2b2e      	cmp	r3, #46	@ 0x2e
 800932c:	d10a      	bne.n	8009344 <_svfiprintf_r+0x130>
 800932e:	7863      	ldrb	r3, [r4, #1]
 8009330:	2b2a      	cmp	r3, #42	@ 0x2a
 8009332:	d132      	bne.n	800939a <_svfiprintf_r+0x186>
 8009334:	9b03      	ldr	r3, [sp, #12]
 8009336:	1d1a      	adds	r2, r3, #4
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	9203      	str	r2, [sp, #12]
 800933c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009340:	3402      	adds	r4, #2
 8009342:	9305      	str	r3, [sp, #20]
 8009344:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009408 <_svfiprintf_r+0x1f4>
 8009348:	7821      	ldrb	r1, [r4, #0]
 800934a:	2203      	movs	r2, #3
 800934c:	4650      	mov	r0, sl
 800934e:	f7f6 ff5f 	bl	8000210 <memchr>
 8009352:	b138      	cbz	r0, 8009364 <_svfiprintf_r+0x150>
 8009354:	9b04      	ldr	r3, [sp, #16]
 8009356:	eba0 000a 	sub.w	r0, r0, sl
 800935a:	2240      	movs	r2, #64	@ 0x40
 800935c:	4082      	lsls	r2, r0
 800935e:	4313      	orrs	r3, r2
 8009360:	3401      	adds	r4, #1
 8009362:	9304      	str	r3, [sp, #16]
 8009364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009368:	4824      	ldr	r0, [pc, #144]	@ (80093fc <_svfiprintf_r+0x1e8>)
 800936a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800936e:	2206      	movs	r2, #6
 8009370:	f7f6 ff4e 	bl	8000210 <memchr>
 8009374:	2800      	cmp	r0, #0
 8009376:	d036      	beq.n	80093e6 <_svfiprintf_r+0x1d2>
 8009378:	4b21      	ldr	r3, [pc, #132]	@ (8009400 <_svfiprintf_r+0x1ec>)
 800937a:	bb1b      	cbnz	r3, 80093c4 <_svfiprintf_r+0x1b0>
 800937c:	9b03      	ldr	r3, [sp, #12]
 800937e:	3307      	adds	r3, #7
 8009380:	f023 0307 	bic.w	r3, r3, #7
 8009384:	3308      	adds	r3, #8
 8009386:	9303      	str	r3, [sp, #12]
 8009388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800938a:	4433      	add	r3, r6
 800938c:	9309      	str	r3, [sp, #36]	@ 0x24
 800938e:	e76a      	b.n	8009266 <_svfiprintf_r+0x52>
 8009390:	fb0c 3202 	mla	r2, ip, r2, r3
 8009394:	460c      	mov	r4, r1
 8009396:	2001      	movs	r0, #1
 8009398:	e7a8      	b.n	80092ec <_svfiprintf_r+0xd8>
 800939a:	2300      	movs	r3, #0
 800939c:	3401      	adds	r4, #1
 800939e:	9305      	str	r3, [sp, #20]
 80093a0:	4619      	mov	r1, r3
 80093a2:	f04f 0c0a 	mov.w	ip, #10
 80093a6:	4620      	mov	r0, r4
 80093a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ac:	3a30      	subs	r2, #48	@ 0x30
 80093ae:	2a09      	cmp	r2, #9
 80093b0:	d903      	bls.n	80093ba <_svfiprintf_r+0x1a6>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d0c6      	beq.n	8009344 <_svfiprintf_r+0x130>
 80093b6:	9105      	str	r1, [sp, #20]
 80093b8:	e7c4      	b.n	8009344 <_svfiprintf_r+0x130>
 80093ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80093be:	4604      	mov	r4, r0
 80093c0:	2301      	movs	r3, #1
 80093c2:	e7f0      	b.n	80093a6 <_svfiprintf_r+0x192>
 80093c4:	ab03      	add	r3, sp, #12
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	462a      	mov	r2, r5
 80093ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009404 <_svfiprintf_r+0x1f0>)
 80093cc:	a904      	add	r1, sp, #16
 80093ce:	4638      	mov	r0, r7
 80093d0:	f7fd f9e6 	bl	80067a0 <_printf_float>
 80093d4:	1c42      	adds	r2, r0, #1
 80093d6:	4606      	mov	r6, r0
 80093d8:	d1d6      	bne.n	8009388 <_svfiprintf_r+0x174>
 80093da:	89ab      	ldrh	r3, [r5, #12]
 80093dc:	065b      	lsls	r3, r3, #25
 80093de:	f53f af2d 	bmi.w	800923c <_svfiprintf_r+0x28>
 80093e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093e4:	e72c      	b.n	8009240 <_svfiprintf_r+0x2c>
 80093e6:	ab03      	add	r3, sp, #12
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	462a      	mov	r2, r5
 80093ec:	4b05      	ldr	r3, [pc, #20]	@ (8009404 <_svfiprintf_r+0x1f0>)
 80093ee:	a904      	add	r1, sp, #16
 80093f0:	4638      	mov	r0, r7
 80093f2:	f7fd fc6d 	bl	8006cd0 <_printf_i>
 80093f6:	e7ed      	b.n	80093d4 <_svfiprintf_r+0x1c0>
 80093f8:	0800a011 	.word	0x0800a011
 80093fc:	0800a01b 	.word	0x0800a01b
 8009400:	080067a1 	.word	0x080067a1
 8009404:	0800915f 	.word	0x0800915f
 8009408:	0800a017 	.word	0x0800a017

0800940c <__sflush_r>:
 800940c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009414:	0716      	lsls	r6, r2, #28
 8009416:	4605      	mov	r5, r0
 8009418:	460c      	mov	r4, r1
 800941a:	d454      	bmi.n	80094c6 <__sflush_r+0xba>
 800941c:	684b      	ldr	r3, [r1, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	dc02      	bgt.n	8009428 <__sflush_r+0x1c>
 8009422:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009424:	2b00      	cmp	r3, #0
 8009426:	dd48      	ble.n	80094ba <__sflush_r+0xae>
 8009428:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800942a:	2e00      	cmp	r6, #0
 800942c:	d045      	beq.n	80094ba <__sflush_r+0xae>
 800942e:	2300      	movs	r3, #0
 8009430:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009434:	682f      	ldr	r7, [r5, #0]
 8009436:	6a21      	ldr	r1, [r4, #32]
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	d030      	beq.n	800949e <__sflush_r+0x92>
 800943c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800943e:	89a3      	ldrh	r3, [r4, #12]
 8009440:	0759      	lsls	r1, r3, #29
 8009442:	d505      	bpl.n	8009450 <__sflush_r+0x44>
 8009444:	6863      	ldr	r3, [r4, #4]
 8009446:	1ad2      	subs	r2, r2, r3
 8009448:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800944a:	b10b      	cbz	r3, 8009450 <__sflush_r+0x44>
 800944c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800944e:	1ad2      	subs	r2, r2, r3
 8009450:	2300      	movs	r3, #0
 8009452:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009454:	6a21      	ldr	r1, [r4, #32]
 8009456:	4628      	mov	r0, r5
 8009458:	47b0      	blx	r6
 800945a:	1c43      	adds	r3, r0, #1
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	d106      	bne.n	800946e <__sflush_r+0x62>
 8009460:	6829      	ldr	r1, [r5, #0]
 8009462:	291d      	cmp	r1, #29
 8009464:	d82b      	bhi.n	80094be <__sflush_r+0xb2>
 8009466:	4a2a      	ldr	r2, [pc, #168]	@ (8009510 <__sflush_r+0x104>)
 8009468:	410a      	asrs	r2, r1
 800946a:	07d6      	lsls	r6, r2, #31
 800946c:	d427      	bmi.n	80094be <__sflush_r+0xb2>
 800946e:	2200      	movs	r2, #0
 8009470:	6062      	str	r2, [r4, #4]
 8009472:	04d9      	lsls	r1, r3, #19
 8009474:	6922      	ldr	r2, [r4, #16]
 8009476:	6022      	str	r2, [r4, #0]
 8009478:	d504      	bpl.n	8009484 <__sflush_r+0x78>
 800947a:	1c42      	adds	r2, r0, #1
 800947c:	d101      	bne.n	8009482 <__sflush_r+0x76>
 800947e:	682b      	ldr	r3, [r5, #0]
 8009480:	b903      	cbnz	r3, 8009484 <__sflush_r+0x78>
 8009482:	6560      	str	r0, [r4, #84]	@ 0x54
 8009484:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009486:	602f      	str	r7, [r5, #0]
 8009488:	b1b9      	cbz	r1, 80094ba <__sflush_r+0xae>
 800948a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800948e:	4299      	cmp	r1, r3
 8009490:	d002      	beq.n	8009498 <__sflush_r+0x8c>
 8009492:	4628      	mov	r0, r5
 8009494:	f7fe fd58 	bl	8007f48 <_free_r>
 8009498:	2300      	movs	r3, #0
 800949a:	6363      	str	r3, [r4, #52]	@ 0x34
 800949c:	e00d      	b.n	80094ba <__sflush_r+0xae>
 800949e:	2301      	movs	r3, #1
 80094a0:	4628      	mov	r0, r5
 80094a2:	47b0      	blx	r6
 80094a4:	4602      	mov	r2, r0
 80094a6:	1c50      	adds	r0, r2, #1
 80094a8:	d1c9      	bne.n	800943e <__sflush_r+0x32>
 80094aa:	682b      	ldr	r3, [r5, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0c6      	beq.n	800943e <__sflush_r+0x32>
 80094b0:	2b1d      	cmp	r3, #29
 80094b2:	d001      	beq.n	80094b8 <__sflush_r+0xac>
 80094b4:	2b16      	cmp	r3, #22
 80094b6:	d11e      	bne.n	80094f6 <__sflush_r+0xea>
 80094b8:	602f      	str	r7, [r5, #0]
 80094ba:	2000      	movs	r0, #0
 80094bc:	e022      	b.n	8009504 <__sflush_r+0xf8>
 80094be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094c2:	b21b      	sxth	r3, r3
 80094c4:	e01b      	b.n	80094fe <__sflush_r+0xf2>
 80094c6:	690f      	ldr	r7, [r1, #16]
 80094c8:	2f00      	cmp	r7, #0
 80094ca:	d0f6      	beq.n	80094ba <__sflush_r+0xae>
 80094cc:	0793      	lsls	r3, r2, #30
 80094ce:	680e      	ldr	r6, [r1, #0]
 80094d0:	bf08      	it	eq
 80094d2:	694b      	ldreq	r3, [r1, #20]
 80094d4:	600f      	str	r7, [r1, #0]
 80094d6:	bf18      	it	ne
 80094d8:	2300      	movne	r3, #0
 80094da:	eba6 0807 	sub.w	r8, r6, r7
 80094de:	608b      	str	r3, [r1, #8]
 80094e0:	f1b8 0f00 	cmp.w	r8, #0
 80094e4:	dde9      	ble.n	80094ba <__sflush_r+0xae>
 80094e6:	6a21      	ldr	r1, [r4, #32]
 80094e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80094ea:	4643      	mov	r3, r8
 80094ec:	463a      	mov	r2, r7
 80094ee:	4628      	mov	r0, r5
 80094f0:	47b0      	blx	r6
 80094f2:	2800      	cmp	r0, #0
 80094f4:	dc08      	bgt.n	8009508 <__sflush_r+0xfc>
 80094f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009508:	4407      	add	r7, r0
 800950a:	eba8 0800 	sub.w	r8, r8, r0
 800950e:	e7e7      	b.n	80094e0 <__sflush_r+0xd4>
 8009510:	dfbffffe 	.word	0xdfbffffe

08009514 <_fflush_r>:
 8009514:	b538      	push	{r3, r4, r5, lr}
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	4605      	mov	r5, r0
 800951a:	460c      	mov	r4, r1
 800951c:	b913      	cbnz	r3, 8009524 <_fflush_r+0x10>
 800951e:	2500      	movs	r5, #0
 8009520:	4628      	mov	r0, r5
 8009522:	bd38      	pop	{r3, r4, r5, pc}
 8009524:	b118      	cbz	r0, 800952e <_fflush_r+0x1a>
 8009526:	6a03      	ldr	r3, [r0, #32]
 8009528:	b90b      	cbnz	r3, 800952e <_fflush_r+0x1a>
 800952a:	f7fd fd7d 	bl	8007028 <__sinit>
 800952e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0f3      	beq.n	800951e <_fflush_r+0xa>
 8009536:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009538:	07d0      	lsls	r0, r2, #31
 800953a:	d404      	bmi.n	8009546 <_fflush_r+0x32>
 800953c:	0599      	lsls	r1, r3, #22
 800953e:	d402      	bmi.n	8009546 <_fflush_r+0x32>
 8009540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009542:	f7fd fe9a 	bl	800727a <__retarget_lock_acquire_recursive>
 8009546:	4628      	mov	r0, r5
 8009548:	4621      	mov	r1, r4
 800954a:	f7ff ff5f 	bl	800940c <__sflush_r>
 800954e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009550:	07da      	lsls	r2, r3, #31
 8009552:	4605      	mov	r5, r0
 8009554:	d4e4      	bmi.n	8009520 <_fflush_r+0xc>
 8009556:	89a3      	ldrh	r3, [r4, #12]
 8009558:	059b      	lsls	r3, r3, #22
 800955a:	d4e1      	bmi.n	8009520 <_fflush_r+0xc>
 800955c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800955e:	f7fd fe8d 	bl	800727c <__retarget_lock_release_recursive>
 8009562:	e7dd      	b.n	8009520 <_fflush_r+0xc>

08009564 <memmove>:
 8009564:	4288      	cmp	r0, r1
 8009566:	b510      	push	{r4, lr}
 8009568:	eb01 0402 	add.w	r4, r1, r2
 800956c:	d902      	bls.n	8009574 <memmove+0x10>
 800956e:	4284      	cmp	r4, r0
 8009570:	4623      	mov	r3, r4
 8009572:	d807      	bhi.n	8009584 <memmove+0x20>
 8009574:	1e43      	subs	r3, r0, #1
 8009576:	42a1      	cmp	r1, r4
 8009578:	d008      	beq.n	800958c <memmove+0x28>
 800957a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800957e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009582:	e7f8      	b.n	8009576 <memmove+0x12>
 8009584:	4402      	add	r2, r0
 8009586:	4601      	mov	r1, r0
 8009588:	428a      	cmp	r2, r1
 800958a:	d100      	bne.n	800958e <memmove+0x2a>
 800958c:	bd10      	pop	{r4, pc}
 800958e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009592:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009596:	e7f7      	b.n	8009588 <memmove+0x24>

08009598 <_sbrk_r>:
 8009598:	b538      	push	{r3, r4, r5, lr}
 800959a:	4d06      	ldr	r5, [pc, #24]	@ (80095b4 <_sbrk_r+0x1c>)
 800959c:	2300      	movs	r3, #0
 800959e:	4604      	mov	r4, r0
 80095a0:	4608      	mov	r0, r1
 80095a2:	602b      	str	r3, [r5, #0]
 80095a4:	f7f8 fb4c 	bl	8001c40 <_sbrk>
 80095a8:	1c43      	adds	r3, r0, #1
 80095aa:	d102      	bne.n	80095b2 <_sbrk_r+0x1a>
 80095ac:	682b      	ldr	r3, [r5, #0]
 80095ae:	b103      	cbz	r3, 80095b2 <_sbrk_r+0x1a>
 80095b0:	6023      	str	r3, [r4, #0]
 80095b2:	bd38      	pop	{r3, r4, r5, pc}
 80095b4:	20000b58 	.word	0x20000b58

080095b8 <__assert_func>:
 80095b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095ba:	4614      	mov	r4, r2
 80095bc:	461a      	mov	r2, r3
 80095be:	4b09      	ldr	r3, [pc, #36]	@ (80095e4 <__assert_func+0x2c>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4605      	mov	r5, r0
 80095c4:	68d8      	ldr	r0, [r3, #12]
 80095c6:	b954      	cbnz	r4, 80095de <__assert_func+0x26>
 80095c8:	4b07      	ldr	r3, [pc, #28]	@ (80095e8 <__assert_func+0x30>)
 80095ca:	461c      	mov	r4, r3
 80095cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095d0:	9100      	str	r1, [sp, #0]
 80095d2:	462b      	mov	r3, r5
 80095d4:	4905      	ldr	r1, [pc, #20]	@ (80095ec <__assert_func+0x34>)
 80095d6:	f000 f84f 	bl	8009678 <fiprintf>
 80095da:	f000 f85f 	bl	800969c <abort>
 80095de:	4b04      	ldr	r3, [pc, #16]	@ (80095f0 <__assert_func+0x38>)
 80095e0:	e7f4      	b.n	80095cc <__assert_func+0x14>
 80095e2:	bf00      	nop
 80095e4:	20000184 	.word	0x20000184
 80095e8:	0800a05d 	.word	0x0800a05d
 80095ec:	0800a02f 	.word	0x0800a02f
 80095f0:	0800a022 	.word	0x0800a022

080095f4 <_calloc_r>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	fba1 5402 	umull	r5, r4, r1, r2
 80095fa:	b93c      	cbnz	r4, 800960c <_calloc_r+0x18>
 80095fc:	4629      	mov	r1, r5
 80095fe:	f7ff f851 	bl	80086a4 <_malloc_r>
 8009602:	4606      	mov	r6, r0
 8009604:	b928      	cbnz	r0, 8009612 <_calloc_r+0x1e>
 8009606:	2600      	movs	r6, #0
 8009608:	4630      	mov	r0, r6
 800960a:	bd70      	pop	{r4, r5, r6, pc}
 800960c:	220c      	movs	r2, #12
 800960e:	6002      	str	r2, [r0, #0]
 8009610:	e7f9      	b.n	8009606 <_calloc_r+0x12>
 8009612:	462a      	mov	r2, r5
 8009614:	4621      	mov	r1, r4
 8009616:	f7fd fda0 	bl	800715a <memset>
 800961a:	e7f5      	b.n	8009608 <_calloc_r+0x14>

0800961c <_realloc_r>:
 800961c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009620:	4680      	mov	r8, r0
 8009622:	4615      	mov	r5, r2
 8009624:	460c      	mov	r4, r1
 8009626:	b921      	cbnz	r1, 8009632 <_realloc_r+0x16>
 8009628:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800962c:	4611      	mov	r1, r2
 800962e:	f7ff b839 	b.w	80086a4 <_malloc_r>
 8009632:	b92a      	cbnz	r2, 8009640 <_realloc_r+0x24>
 8009634:	f7fe fc88 	bl	8007f48 <_free_r>
 8009638:	2400      	movs	r4, #0
 800963a:	4620      	mov	r0, r4
 800963c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009640:	f000 f833 	bl	80096aa <_malloc_usable_size_r>
 8009644:	4285      	cmp	r5, r0
 8009646:	4606      	mov	r6, r0
 8009648:	d802      	bhi.n	8009650 <_realloc_r+0x34>
 800964a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800964e:	d8f4      	bhi.n	800963a <_realloc_r+0x1e>
 8009650:	4629      	mov	r1, r5
 8009652:	4640      	mov	r0, r8
 8009654:	f7ff f826 	bl	80086a4 <_malloc_r>
 8009658:	4607      	mov	r7, r0
 800965a:	2800      	cmp	r0, #0
 800965c:	d0ec      	beq.n	8009638 <_realloc_r+0x1c>
 800965e:	42b5      	cmp	r5, r6
 8009660:	462a      	mov	r2, r5
 8009662:	4621      	mov	r1, r4
 8009664:	bf28      	it	cs
 8009666:	4632      	movcs	r2, r6
 8009668:	f7fd fe09 	bl	800727e <memcpy>
 800966c:	4621      	mov	r1, r4
 800966e:	4640      	mov	r0, r8
 8009670:	f7fe fc6a 	bl	8007f48 <_free_r>
 8009674:	463c      	mov	r4, r7
 8009676:	e7e0      	b.n	800963a <_realloc_r+0x1e>

08009678 <fiprintf>:
 8009678:	b40e      	push	{r1, r2, r3}
 800967a:	b503      	push	{r0, r1, lr}
 800967c:	4601      	mov	r1, r0
 800967e:	ab03      	add	r3, sp, #12
 8009680:	4805      	ldr	r0, [pc, #20]	@ (8009698 <fiprintf+0x20>)
 8009682:	f853 2b04 	ldr.w	r2, [r3], #4
 8009686:	6800      	ldr	r0, [r0, #0]
 8009688:	9301      	str	r3, [sp, #4]
 800968a:	f000 f83f 	bl	800970c <_vfiprintf_r>
 800968e:	b002      	add	sp, #8
 8009690:	f85d eb04 	ldr.w	lr, [sp], #4
 8009694:	b003      	add	sp, #12
 8009696:	4770      	bx	lr
 8009698:	20000184 	.word	0x20000184

0800969c <abort>:
 800969c:	b508      	push	{r3, lr}
 800969e:	2006      	movs	r0, #6
 80096a0:	f000 fa08 	bl	8009ab4 <raise>
 80096a4:	2001      	movs	r0, #1
 80096a6:	f7f8 fa52 	bl	8001b4e <_exit>

080096aa <_malloc_usable_size_r>:
 80096aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ae:	1f18      	subs	r0, r3, #4
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	bfbc      	itt	lt
 80096b4:	580b      	ldrlt	r3, [r1, r0]
 80096b6:	18c0      	addlt	r0, r0, r3
 80096b8:	4770      	bx	lr

080096ba <__sfputc_r>:
 80096ba:	6893      	ldr	r3, [r2, #8]
 80096bc:	3b01      	subs	r3, #1
 80096be:	2b00      	cmp	r3, #0
 80096c0:	b410      	push	{r4}
 80096c2:	6093      	str	r3, [r2, #8]
 80096c4:	da08      	bge.n	80096d8 <__sfputc_r+0x1e>
 80096c6:	6994      	ldr	r4, [r2, #24]
 80096c8:	42a3      	cmp	r3, r4
 80096ca:	db01      	blt.n	80096d0 <__sfputc_r+0x16>
 80096cc:	290a      	cmp	r1, #10
 80096ce:	d103      	bne.n	80096d8 <__sfputc_r+0x1e>
 80096d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096d4:	f000 b932 	b.w	800993c <__swbuf_r>
 80096d8:	6813      	ldr	r3, [r2, #0]
 80096da:	1c58      	adds	r0, r3, #1
 80096dc:	6010      	str	r0, [r2, #0]
 80096de:	7019      	strb	r1, [r3, #0]
 80096e0:	4608      	mov	r0, r1
 80096e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <__sfputs_r>:
 80096e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ea:	4606      	mov	r6, r0
 80096ec:	460f      	mov	r7, r1
 80096ee:	4614      	mov	r4, r2
 80096f0:	18d5      	adds	r5, r2, r3
 80096f2:	42ac      	cmp	r4, r5
 80096f4:	d101      	bne.n	80096fa <__sfputs_r+0x12>
 80096f6:	2000      	movs	r0, #0
 80096f8:	e007      	b.n	800970a <__sfputs_r+0x22>
 80096fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fe:	463a      	mov	r2, r7
 8009700:	4630      	mov	r0, r6
 8009702:	f7ff ffda 	bl	80096ba <__sfputc_r>
 8009706:	1c43      	adds	r3, r0, #1
 8009708:	d1f3      	bne.n	80096f2 <__sfputs_r+0xa>
 800970a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800970c <_vfiprintf_r>:
 800970c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009710:	460d      	mov	r5, r1
 8009712:	b09d      	sub	sp, #116	@ 0x74
 8009714:	4614      	mov	r4, r2
 8009716:	4698      	mov	r8, r3
 8009718:	4606      	mov	r6, r0
 800971a:	b118      	cbz	r0, 8009724 <_vfiprintf_r+0x18>
 800971c:	6a03      	ldr	r3, [r0, #32]
 800971e:	b90b      	cbnz	r3, 8009724 <_vfiprintf_r+0x18>
 8009720:	f7fd fc82 	bl	8007028 <__sinit>
 8009724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009726:	07d9      	lsls	r1, r3, #31
 8009728:	d405      	bmi.n	8009736 <_vfiprintf_r+0x2a>
 800972a:	89ab      	ldrh	r3, [r5, #12]
 800972c:	059a      	lsls	r2, r3, #22
 800972e:	d402      	bmi.n	8009736 <_vfiprintf_r+0x2a>
 8009730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009732:	f7fd fda2 	bl	800727a <__retarget_lock_acquire_recursive>
 8009736:	89ab      	ldrh	r3, [r5, #12]
 8009738:	071b      	lsls	r3, r3, #28
 800973a:	d501      	bpl.n	8009740 <_vfiprintf_r+0x34>
 800973c:	692b      	ldr	r3, [r5, #16]
 800973e:	b99b      	cbnz	r3, 8009768 <_vfiprintf_r+0x5c>
 8009740:	4629      	mov	r1, r5
 8009742:	4630      	mov	r0, r6
 8009744:	f000 f938 	bl	80099b8 <__swsetup_r>
 8009748:	b170      	cbz	r0, 8009768 <_vfiprintf_r+0x5c>
 800974a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800974c:	07dc      	lsls	r4, r3, #31
 800974e:	d504      	bpl.n	800975a <_vfiprintf_r+0x4e>
 8009750:	f04f 30ff 	mov.w	r0, #4294967295
 8009754:	b01d      	add	sp, #116	@ 0x74
 8009756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800975a:	89ab      	ldrh	r3, [r5, #12]
 800975c:	0598      	lsls	r0, r3, #22
 800975e:	d4f7      	bmi.n	8009750 <_vfiprintf_r+0x44>
 8009760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009762:	f7fd fd8b 	bl	800727c <__retarget_lock_release_recursive>
 8009766:	e7f3      	b.n	8009750 <_vfiprintf_r+0x44>
 8009768:	2300      	movs	r3, #0
 800976a:	9309      	str	r3, [sp, #36]	@ 0x24
 800976c:	2320      	movs	r3, #32
 800976e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009772:	f8cd 800c 	str.w	r8, [sp, #12]
 8009776:	2330      	movs	r3, #48	@ 0x30
 8009778:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009928 <_vfiprintf_r+0x21c>
 800977c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009780:	f04f 0901 	mov.w	r9, #1
 8009784:	4623      	mov	r3, r4
 8009786:	469a      	mov	sl, r3
 8009788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800978c:	b10a      	cbz	r2, 8009792 <_vfiprintf_r+0x86>
 800978e:	2a25      	cmp	r2, #37	@ 0x25
 8009790:	d1f9      	bne.n	8009786 <_vfiprintf_r+0x7a>
 8009792:	ebba 0b04 	subs.w	fp, sl, r4
 8009796:	d00b      	beq.n	80097b0 <_vfiprintf_r+0xa4>
 8009798:	465b      	mov	r3, fp
 800979a:	4622      	mov	r2, r4
 800979c:	4629      	mov	r1, r5
 800979e:	4630      	mov	r0, r6
 80097a0:	f7ff ffa2 	bl	80096e8 <__sfputs_r>
 80097a4:	3001      	adds	r0, #1
 80097a6:	f000 80a7 	beq.w	80098f8 <_vfiprintf_r+0x1ec>
 80097aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ac:	445a      	add	r2, fp
 80097ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80097b0:	f89a 3000 	ldrb.w	r3, [sl]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	f000 809f 	beq.w	80098f8 <_vfiprintf_r+0x1ec>
 80097ba:	2300      	movs	r3, #0
 80097bc:	f04f 32ff 	mov.w	r2, #4294967295
 80097c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097c4:	f10a 0a01 	add.w	sl, sl, #1
 80097c8:	9304      	str	r3, [sp, #16]
 80097ca:	9307      	str	r3, [sp, #28]
 80097cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80097d2:	4654      	mov	r4, sl
 80097d4:	2205      	movs	r2, #5
 80097d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097da:	4853      	ldr	r0, [pc, #332]	@ (8009928 <_vfiprintf_r+0x21c>)
 80097dc:	f7f6 fd18 	bl	8000210 <memchr>
 80097e0:	9a04      	ldr	r2, [sp, #16]
 80097e2:	b9d8      	cbnz	r0, 800981c <_vfiprintf_r+0x110>
 80097e4:	06d1      	lsls	r1, r2, #27
 80097e6:	bf44      	itt	mi
 80097e8:	2320      	movmi	r3, #32
 80097ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097ee:	0713      	lsls	r3, r2, #28
 80097f0:	bf44      	itt	mi
 80097f2:	232b      	movmi	r3, #43	@ 0x2b
 80097f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097f8:	f89a 3000 	ldrb.w	r3, [sl]
 80097fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80097fe:	d015      	beq.n	800982c <_vfiprintf_r+0x120>
 8009800:	9a07      	ldr	r2, [sp, #28]
 8009802:	4654      	mov	r4, sl
 8009804:	2000      	movs	r0, #0
 8009806:	f04f 0c0a 	mov.w	ip, #10
 800980a:	4621      	mov	r1, r4
 800980c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009810:	3b30      	subs	r3, #48	@ 0x30
 8009812:	2b09      	cmp	r3, #9
 8009814:	d94b      	bls.n	80098ae <_vfiprintf_r+0x1a2>
 8009816:	b1b0      	cbz	r0, 8009846 <_vfiprintf_r+0x13a>
 8009818:	9207      	str	r2, [sp, #28]
 800981a:	e014      	b.n	8009846 <_vfiprintf_r+0x13a>
 800981c:	eba0 0308 	sub.w	r3, r0, r8
 8009820:	fa09 f303 	lsl.w	r3, r9, r3
 8009824:	4313      	orrs	r3, r2
 8009826:	9304      	str	r3, [sp, #16]
 8009828:	46a2      	mov	sl, r4
 800982a:	e7d2      	b.n	80097d2 <_vfiprintf_r+0xc6>
 800982c:	9b03      	ldr	r3, [sp, #12]
 800982e:	1d19      	adds	r1, r3, #4
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	9103      	str	r1, [sp, #12]
 8009834:	2b00      	cmp	r3, #0
 8009836:	bfbb      	ittet	lt
 8009838:	425b      	neglt	r3, r3
 800983a:	f042 0202 	orrlt.w	r2, r2, #2
 800983e:	9307      	strge	r3, [sp, #28]
 8009840:	9307      	strlt	r3, [sp, #28]
 8009842:	bfb8      	it	lt
 8009844:	9204      	strlt	r2, [sp, #16]
 8009846:	7823      	ldrb	r3, [r4, #0]
 8009848:	2b2e      	cmp	r3, #46	@ 0x2e
 800984a:	d10a      	bne.n	8009862 <_vfiprintf_r+0x156>
 800984c:	7863      	ldrb	r3, [r4, #1]
 800984e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009850:	d132      	bne.n	80098b8 <_vfiprintf_r+0x1ac>
 8009852:	9b03      	ldr	r3, [sp, #12]
 8009854:	1d1a      	adds	r2, r3, #4
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	9203      	str	r2, [sp, #12]
 800985a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800985e:	3402      	adds	r4, #2
 8009860:	9305      	str	r3, [sp, #20]
 8009862:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009938 <_vfiprintf_r+0x22c>
 8009866:	7821      	ldrb	r1, [r4, #0]
 8009868:	2203      	movs	r2, #3
 800986a:	4650      	mov	r0, sl
 800986c:	f7f6 fcd0 	bl	8000210 <memchr>
 8009870:	b138      	cbz	r0, 8009882 <_vfiprintf_r+0x176>
 8009872:	9b04      	ldr	r3, [sp, #16]
 8009874:	eba0 000a 	sub.w	r0, r0, sl
 8009878:	2240      	movs	r2, #64	@ 0x40
 800987a:	4082      	lsls	r2, r0
 800987c:	4313      	orrs	r3, r2
 800987e:	3401      	adds	r4, #1
 8009880:	9304      	str	r3, [sp, #16]
 8009882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009886:	4829      	ldr	r0, [pc, #164]	@ (800992c <_vfiprintf_r+0x220>)
 8009888:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800988c:	2206      	movs	r2, #6
 800988e:	f7f6 fcbf 	bl	8000210 <memchr>
 8009892:	2800      	cmp	r0, #0
 8009894:	d03f      	beq.n	8009916 <_vfiprintf_r+0x20a>
 8009896:	4b26      	ldr	r3, [pc, #152]	@ (8009930 <_vfiprintf_r+0x224>)
 8009898:	bb1b      	cbnz	r3, 80098e2 <_vfiprintf_r+0x1d6>
 800989a:	9b03      	ldr	r3, [sp, #12]
 800989c:	3307      	adds	r3, #7
 800989e:	f023 0307 	bic.w	r3, r3, #7
 80098a2:	3308      	adds	r3, #8
 80098a4:	9303      	str	r3, [sp, #12]
 80098a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a8:	443b      	add	r3, r7
 80098aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ac:	e76a      	b.n	8009784 <_vfiprintf_r+0x78>
 80098ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80098b2:	460c      	mov	r4, r1
 80098b4:	2001      	movs	r0, #1
 80098b6:	e7a8      	b.n	800980a <_vfiprintf_r+0xfe>
 80098b8:	2300      	movs	r3, #0
 80098ba:	3401      	adds	r4, #1
 80098bc:	9305      	str	r3, [sp, #20]
 80098be:	4619      	mov	r1, r3
 80098c0:	f04f 0c0a 	mov.w	ip, #10
 80098c4:	4620      	mov	r0, r4
 80098c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098ca:	3a30      	subs	r2, #48	@ 0x30
 80098cc:	2a09      	cmp	r2, #9
 80098ce:	d903      	bls.n	80098d8 <_vfiprintf_r+0x1cc>
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d0c6      	beq.n	8009862 <_vfiprintf_r+0x156>
 80098d4:	9105      	str	r1, [sp, #20]
 80098d6:	e7c4      	b.n	8009862 <_vfiprintf_r+0x156>
 80098d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80098dc:	4604      	mov	r4, r0
 80098de:	2301      	movs	r3, #1
 80098e0:	e7f0      	b.n	80098c4 <_vfiprintf_r+0x1b8>
 80098e2:	ab03      	add	r3, sp, #12
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	462a      	mov	r2, r5
 80098e8:	4b12      	ldr	r3, [pc, #72]	@ (8009934 <_vfiprintf_r+0x228>)
 80098ea:	a904      	add	r1, sp, #16
 80098ec:	4630      	mov	r0, r6
 80098ee:	f7fc ff57 	bl	80067a0 <_printf_float>
 80098f2:	4607      	mov	r7, r0
 80098f4:	1c78      	adds	r0, r7, #1
 80098f6:	d1d6      	bne.n	80098a6 <_vfiprintf_r+0x19a>
 80098f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098fa:	07d9      	lsls	r1, r3, #31
 80098fc:	d405      	bmi.n	800990a <_vfiprintf_r+0x1fe>
 80098fe:	89ab      	ldrh	r3, [r5, #12]
 8009900:	059a      	lsls	r2, r3, #22
 8009902:	d402      	bmi.n	800990a <_vfiprintf_r+0x1fe>
 8009904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009906:	f7fd fcb9 	bl	800727c <__retarget_lock_release_recursive>
 800990a:	89ab      	ldrh	r3, [r5, #12]
 800990c:	065b      	lsls	r3, r3, #25
 800990e:	f53f af1f 	bmi.w	8009750 <_vfiprintf_r+0x44>
 8009912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009914:	e71e      	b.n	8009754 <_vfiprintf_r+0x48>
 8009916:	ab03      	add	r3, sp, #12
 8009918:	9300      	str	r3, [sp, #0]
 800991a:	462a      	mov	r2, r5
 800991c:	4b05      	ldr	r3, [pc, #20]	@ (8009934 <_vfiprintf_r+0x228>)
 800991e:	a904      	add	r1, sp, #16
 8009920:	4630      	mov	r0, r6
 8009922:	f7fd f9d5 	bl	8006cd0 <_printf_i>
 8009926:	e7e4      	b.n	80098f2 <_vfiprintf_r+0x1e6>
 8009928:	0800a011 	.word	0x0800a011
 800992c:	0800a01b 	.word	0x0800a01b
 8009930:	080067a1 	.word	0x080067a1
 8009934:	080096e9 	.word	0x080096e9
 8009938:	0800a017 	.word	0x0800a017

0800993c <__swbuf_r>:
 800993c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800993e:	460e      	mov	r6, r1
 8009940:	4614      	mov	r4, r2
 8009942:	4605      	mov	r5, r0
 8009944:	b118      	cbz	r0, 800994e <__swbuf_r+0x12>
 8009946:	6a03      	ldr	r3, [r0, #32]
 8009948:	b90b      	cbnz	r3, 800994e <__swbuf_r+0x12>
 800994a:	f7fd fb6d 	bl	8007028 <__sinit>
 800994e:	69a3      	ldr	r3, [r4, #24]
 8009950:	60a3      	str	r3, [r4, #8]
 8009952:	89a3      	ldrh	r3, [r4, #12]
 8009954:	071a      	lsls	r2, r3, #28
 8009956:	d501      	bpl.n	800995c <__swbuf_r+0x20>
 8009958:	6923      	ldr	r3, [r4, #16]
 800995a:	b943      	cbnz	r3, 800996e <__swbuf_r+0x32>
 800995c:	4621      	mov	r1, r4
 800995e:	4628      	mov	r0, r5
 8009960:	f000 f82a 	bl	80099b8 <__swsetup_r>
 8009964:	b118      	cbz	r0, 800996e <__swbuf_r+0x32>
 8009966:	f04f 37ff 	mov.w	r7, #4294967295
 800996a:	4638      	mov	r0, r7
 800996c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	6922      	ldr	r2, [r4, #16]
 8009972:	1a98      	subs	r0, r3, r2
 8009974:	6963      	ldr	r3, [r4, #20]
 8009976:	b2f6      	uxtb	r6, r6
 8009978:	4283      	cmp	r3, r0
 800997a:	4637      	mov	r7, r6
 800997c:	dc05      	bgt.n	800998a <__swbuf_r+0x4e>
 800997e:	4621      	mov	r1, r4
 8009980:	4628      	mov	r0, r5
 8009982:	f7ff fdc7 	bl	8009514 <_fflush_r>
 8009986:	2800      	cmp	r0, #0
 8009988:	d1ed      	bne.n	8009966 <__swbuf_r+0x2a>
 800998a:	68a3      	ldr	r3, [r4, #8]
 800998c:	3b01      	subs	r3, #1
 800998e:	60a3      	str	r3, [r4, #8]
 8009990:	6823      	ldr	r3, [r4, #0]
 8009992:	1c5a      	adds	r2, r3, #1
 8009994:	6022      	str	r2, [r4, #0]
 8009996:	701e      	strb	r6, [r3, #0]
 8009998:	6962      	ldr	r2, [r4, #20]
 800999a:	1c43      	adds	r3, r0, #1
 800999c:	429a      	cmp	r2, r3
 800999e:	d004      	beq.n	80099aa <__swbuf_r+0x6e>
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	07db      	lsls	r3, r3, #31
 80099a4:	d5e1      	bpl.n	800996a <__swbuf_r+0x2e>
 80099a6:	2e0a      	cmp	r6, #10
 80099a8:	d1df      	bne.n	800996a <__swbuf_r+0x2e>
 80099aa:	4621      	mov	r1, r4
 80099ac:	4628      	mov	r0, r5
 80099ae:	f7ff fdb1 	bl	8009514 <_fflush_r>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d0d9      	beq.n	800996a <__swbuf_r+0x2e>
 80099b6:	e7d6      	b.n	8009966 <__swbuf_r+0x2a>

080099b8 <__swsetup_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4b29      	ldr	r3, [pc, #164]	@ (8009a60 <__swsetup_r+0xa8>)
 80099bc:	4605      	mov	r5, r0
 80099be:	6818      	ldr	r0, [r3, #0]
 80099c0:	460c      	mov	r4, r1
 80099c2:	b118      	cbz	r0, 80099cc <__swsetup_r+0x14>
 80099c4:	6a03      	ldr	r3, [r0, #32]
 80099c6:	b90b      	cbnz	r3, 80099cc <__swsetup_r+0x14>
 80099c8:	f7fd fb2e 	bl	8007028 <__sinit>
 80099cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099d0:	0719      	lsls	r1, r3, #28
 80099d2:	d422      	bmi.n	8009a1a <__swsetup_r+0x62>
 80099d4:	06da      	lsls	r2, r3, #27
 80099d6:	d407      	bmi.n	80099e8 <__swsetup_r+0x30>
 80099d8:	2209      	movs	r2, #9
 80099da:	602a      	str	r2, [r5, #0]
 80099dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099e0:	81a3      	strh	r3, [r4, #12]
 80099e2:	f04f 30ff 	mov.w	r0, #4294967295
 80099e6:	e033      	b.n	8009a50 <__swsetup_r+0x98>
 80099e8:	0758      	lsls	r0, r3, #29
 80099ea:	d512      	bpl.n	8009a12 <__swsetup_r+0x5a>
 80099ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ee:	b141      	cbz	r1, 8009a02 <__swsetup_r+0x4a>
 80099f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099f4:	4299      	cmp	r1, r3
 80099f6:	d002      	beq.n	80099fe <__swsetup_r+0x46>
 80099f8:	4628      	mov	r0, r5
 80099fa:	f7fe faa5 	bl	8007f48 <_free_r>
 80099fe:	2300      	movs	r3, #0
 8009a00:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a08:	81a3      	strh	r3, [r4, #12]
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	6063      	str	r3, [r4, #4]
 8009a0e:	6923      	ldr	r3, [r4, #16]
 8009a10:	6023      	str	r3, [r4, #0]
 8009a12:	89a3      	ldrh	r3, [r4, #12]
 8009a14:	f043 0308 	orr.w	r3, r3, #8
 8009a18:	81a3      	strh	r3, [r4, #12]
 8009a1a:	6923      	ldr	r3, [r4, #16]
 8009a1c:	b94b      	cbnz	r3, 8009a32 <__swsetup_r+0x7a>
 8009a1e:	89a3      	ldrh	r3, [r4, #12]
 8009a20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a28:	d003      	beq.n	8009a32 <__swsetup_r+0x7a>
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f000 f883 	bl	8009b38 <__smakebuf_r>
 8009a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a36:	f013 0201 	ands.w	r2, r3, #1
 8009a3a:	d00a      	beq.n	8009a52 <__swsetup_r+0x9a>
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	60a2      	str	r2, [r4, #8]
 8009a40:	6962      	ldr	r2, [r4, #20]
 8009a42:	4252      	negs	r2, r2
 8009a44:	61a2      	str	r2, [r4, #24]
 8009a46:	6922      	ldr	r2, [r4, #16]
 8009a48:	b942      	cbnz	r2, 8009a5c <__swsetup_r+0xa4>
 8009a4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a4e:	d1c5      	bne.n	80099dc <__swsetup_r+0x24>
 8009a50:	bd38      	pop	{r3, r4, r5, pc}
 8009a52:	0799      	lsls	r1, r3, #30
 8009a54:	bf58      	it	pl
 8009a56:	6962      	ldrpl	r2, [r4, #20]
 8009a58:	60a2      	str	r2, [r4, #8]
 8009a5a:	e7f4      	b.n	8009a46 <__swsetup_r+0x8e>
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	e7f7      	b.n	8009a50 <__swsetup_r+0x98>
 8009a60:	20000184 	.word	0x20000184

08009a64 <_raise_r>:
 8009a64:	291f      	cmp	r1, #31
 8009a66:	b538      	push	{r3, r4, r5, lr}
 8009a68:	4605      	mov	r5, r0
 8009a6a:	460c      	mov	r4, r1
 8009a6c:	d904      	bls.n	8009a78 <_raise_r+0x14>
 8009a6e:	2316      	movs	r3, #22
 8009a70:	6003      	str	r3, [r0, #0]
 8009a72:	f04f 30ff 	mov.w	r0, #4294967295
 8009a76:	bd38      	pop	{r3, r4, r5, pc}
 8009a78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a7a:	b112      	cbz	r2, 8009a82 <_raise_r+0x1e>
 8009a7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a80:	b94b      	cbnz	r3, 8009a96 <_raise_r+0x32>
 8009a82:	4628      	mov	r0, r5
 8009a84:	f000 f830 	bl	8009ae8 <_getpid_r>
 8009a88:	4622      	mov	r2, r4
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a92:	f000 b817 	b.w	8009ac4 <_kill_r>
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d00a      	beq.n	8009ab0 <_raise_r+0x4c>
 8009a9a:	1c59      	adds	r1, r3, #1
 8009a9c:	d103      	bne.n	8009aa6 <_raise_r+0x42>
 8009a9e:	2316      	movs	r3, #22
 8009aa0:	6003      	str	r3, [r0, #0]
 8009aa2:	2001      	movs	r0, #1
 8009aa4:	e7e7      	b.n	8009a76 <_raise_r+0x12>
 8009aa6:	2100      	movs	r1, #0
 8009aa8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009aac:	4620      	mov	r0, r4
 8009aae:	4798      	blx	r3
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	e7e0      	b.n	8009a76 <_raise_r+0x12>

08009ab4 <raise>:
 8009ab4:	4b02      	ldr	r3, [pc, #8]	@ (8009ac0 <raise+0xc>)
 8009ab6:	4601      	mov	r1, r0
 8009ab8:	6818      	ldr	r0, [r3, #0]
 8009aba:	f7ff bfd3 	b.w	8009a64 <_raise_r>
 8009abe:	bf00      	nop
 8009ac0:	20000184 	.word	0x20000184

08009ac4 <_kill_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d07      	ldr	r5, [pc, #28]	@ (8009ae4 <_kill_r+0x20>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	4611      	mov	r1, r2
 8009ad0:	602b      	str	r3, [r5, #0]
 8009ad2:	f7f8 f82c 	bl	8001b2e <_kill>
 8009ad6:	1c43      	adds	r3, r0, #1
 8009ad8:	d102      	bne.n	8009ae0 <_kill_r+0x1c>
 8009ada:	682b      	ldr	r3, [r5, #0]
 8009adc:	b103      	cbz	r3, 8009ae0 <_kill_r+0x1c>
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	bd38      	pop	{r3, r4, r5, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20000b58 	.word	0x20000b58

08009ae8 <_getpid_r>:
 8009ae8:	f7f8 b819 	b.w	8001b1e <_getpid>

08009aec <__swhatbuf_r>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	460c      	mov	r4, r1
 8009af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009af4:	2900      	cmp	r1, #0
 8009af6:	b096      	sub	sp, #88	@ 0x58
 8009af8:	4615      	mov	r5, r2
 8009afa:	461e      	mov	r6, r3
 8009afc:	da0d      	bge.n	8009b1a <__swhatbuf_r+0x2e>
 8009afe:	89a3      	ldrh	r3, [r4, #12]
 8009b00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b04:	f04f 0100 	mov.w	r1, #0
 8009b08:	bf14      	ite	ne
 8009b0a:	2340      	movne	r3, #64	@ 0x40
 8009b0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b10:	2000      	movs	r0, #0
 8009b12:	6031      	str	r1, [r6, #0]
 8009b14:	602b      	str	r3, [r5, #0]
 8009b16:	b016      	add	sp, #88	@ 0x58
 8009b18:	bd70      	pop	{r4, r5, r6, pc}
 8009b1a:	466a      	mov	r2, sp
 8009b1c:	f000 f848 	bl	8009bb0 <_fstat_r>
 8009b20:	2800      	cmp	r0, #0
 8009b22:	dbec      	blt.n	8009afe <__swhatbuf_r+0x12>
 8009b24:	9901      	ldr	r1, [sp, #4]
 8009b26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b2e:	4259      	negs	r1, r3
 8009b30:	4159      	adcs	r1, r3
 8009b32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b36:	e7eb      	b.n	8009b10 <__swhatbuf_r+0x24>

08009b38 <__smakebuf_r>:
 8009b38:	898b      	ldrh	r3, [r1, #12]
 8009b3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b3c:	079d      	lsls	r5, r3, #30
 8009b3e:	4606      	mov	r6, r0
 8009b40:	460c      	mov	r4, r1
 8009b42:	d507      	bpl.n	8009b54 <__smakebuf_r+0x1c>
 8009b44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	6123      	str	r3, [r4, #16]
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	6163      	str	r3, [r4, #20]
 8009b50:	b003      	add	sp, #12
 8009b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b54:	ab01      	add	r3, sp, #4
 8009b56:	466a      	mov	r2, sp
 8009b58:	f7ff ffc8 	bl	8009aec <__swhatbuf_r>
 8009b5c:	9f00      	ldr	r7, [sp, #0]
 8009b5e:	4605      	mov	r5, r0
 8009b60:	4639      	mov	r1, r7
 8009b62:	4630      	mov	r0, r6
 8009b64:	f7fe fd9e 	bl	80086a4 <_malloc_r>
 8009b68:	b948      	cbnz	r0, 8009b7e <__smakebuf_r+0x46>
 8009b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b6e:	059a      	lsls	r2, r3, #22
 8009b70:	d4ee      	bmi.n	8009b50 <__smakebuf_r+0x18>
 8009b72:	f023 0303 	bic.w	r3, r3, #3
 8009b76:	f043 0302 	orr.w	r3, r3, #2
 8009b7a:	81a3      	strh	r3, [r4, #12]
 8009b7c:	e7e2      	b.n	8009b44 <__smakebuf_r+0xc>
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	6020      	str	r0, [r4, #0]
 8009b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b86:	81a3      	strh	r3, [r4, #12]
 8009b88:	9b01      	ldr	r3, [sp, #4]
 8009b8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b8e:	b15b      	cbz	r3, 8009ba8 <__smakebuf_r+0x70>
 8009b90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b94:	4630      	mov	r0, r6
 8009b96:	f000 f81d 	bl	8009bd4 <_isatty_r>
 8009b9a:	b128      	cbz	r0, 8009ba8 <__smakebuf_r+0x70>
 8009b9c:	89a3      	ldrh	r3, [r4, #12]
 8009b9e:	f023 0303 	bic.w	r3, r3, #3
 8009ba2:	f043 0301 	orr.w	r3, r3, #1
 8009ba6:	81a3      	strh	r3, [r4, #12]
 8009ba8:	89a3      	ldrh	r3, [r4, #12]
 8009baa:	431d      	orrs	r5, r3
 8009bac:	81a5      	strh	r5, [r4, #12]
 8009bae:	e7cf      	b.n	8009b50 <__smakebuf_r+0x18>

08009bb0 <_fstat_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	4d07      	ldr	r5, [pc, #28]	@ (8009bd0 <_fstat_r+0x20>)
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	4608      	mov	r0, r1
 8009bba:	4611      	mov	r1, r2
 8009bbc:	602b      	str	r3, [r5, #0]
 8009bbe:	f7f8 f816 	bl	8001bee <_fstat>
 8009bc2:	1c43      	adds	r3, r0, #1
 8009bc4:	d102      	bne.n	8009bcc <_fstat_r+0x1c>
 8009bc6:	682b      	ldr	r3, [r5, #0]
 8009bc8:	b103      	cbz	r3, 8009bcc <_fstat_r+0x1c>
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	bd38      	pop	{r3, r4, r5, pc}
 8009bce:	bf00      	nop
 8009bd0:	20000b58 	.word	0x20000b58

08009bd4 <_isatty_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	4d06      	ldr	r5, [pc, #24]	@ (8009bf0 <_isatty_r+0x1c>)
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4604      	mov	r4, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	602b      	str	r3, [r5, #0]
 8009be0:	f7f8 f815 	bl	8001c0e <_isatty>
 8009be4:	1c43      	adds	r3, r0, #1
 8009be6:	d102      	bne.n	8009bee <_isatty_r+0x1a>
 8009be8:	682b      	ldr	r3, [r5, #0]
 8009bea:	b103      	cbz	r3, 8009bee <_isatty_r+0x1a>
 8009bec:	6023      	str	r3, [r4, #0]
 8009bee:	bd38      	pop	{r3, r4, r5, pc}
 8009bf0:	20000b58 	.word	0x20000b58

08009bf4 <_init>:
 8009bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf6:	bf00      	nop
 8009bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bfa:	bc08      	pop	{r3}
 8009bfc:	469e      	mov	lr, r3
 8009bfe:	4770      	bx	lr

08009c00 <_fini>:
 8009c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c02:	bf00      	nop
 8009c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c06:	bc08      	pop	{r3}
 8009c08:	469e      	mov	lr, r3
 8009c0a:	4770      	bx	lr
