// Seed: 3492584263
module module_0;
  assign id_1 = id_1;
  assign id_2 = 1;
  assign id_1[(-1)] = id_2;
endmodule
macromodule module_1;
  assign id_1 = id_1;
  always_latch id_2 <= id_1;
  reg id_3;
  module_0 modCall_1 ();
  id_4(
      -1'b0 ? id_2 : id_3, -1, -1, id_3, 1'd0, -1'b0
  );
endmodule
module module_2;
  always_comb id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1;
endmodule
module module_3 (
    output tri0 id_0,
    output wor  id_1,
    output tri  id_2,
    input  tri  id_3
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
