$date
  Tue Jan 25 01:15:45 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module pack_a $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module alu_test_bench $end
$comment op is not handled $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 4 # c[3:0] $end
$scope module dut $end
$comment op is not handled $end
$var reg 4 $ a[3:0] $end
$var reg 4 % b[3:0] $end
$var reg 4 & c[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b0000 #
b0000 $
b0000 %
b0000 &
#15000000
b1111 !
b1111 "
b1110 #
b1111 $
b1111 %
b1110 &
#30000000
b1100 !
b0011 "
b1111 #
b1100 $
b0011 %
b1111 &
#45000000
b0111 !
b0111 "
b1110 #
b0111 $
b0111 %
b1110 &
#60000000
b0000 #
b0000 &
#75000000
b1100 !
b0011 "
b1001 #
b1100 $
b0011 %
b1001 &
#90000000
b0111 !
b0001 "
b0111 #
b0111 $
b0001 %
b0111 &
#105000000
b0000 "
b0000 #
b0000 %
b0000 &
#120000000
b1111 !
b1100 "
b0100 #
b1111 $
b1100 %
b0100 &
#135000000
b1101 !
b0110 "
b1110 #
b1101 $
b0110 %
b1110 &
#150000000
b0001 "
b1101 #
b0001 %
b1101 &
#165000000
b0011 "
b1111 #
b0011 %
b1111 &
#180000000
b0000 "
b0001 #
b0000 %
b0001 &
#195000000
