Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov  3 14:35:51 2025
| Host         : DESKTOP-8J48ADF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_dsp_wrapper_timing_summary_routed.rpt -pb design_dsp_wrapper_timing_summary_routed.pb -rpx design_dsp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_dsp_wrapper
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.513        0.000                      0                  771        0.167        0.000                      0                  771        0.000        0.000                       0                   583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk_200_p_0              {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  sys_clk_100_out_clk_wiz_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_200_p_0                                                                                                                                                                1.100        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                           0.000        0.000                       0                     3  
  sys_clk_100_out_clk_wiz_0       91.513        0.000                      0                  771        0.167        0.000                      0                  771       49.500        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     sys_clk_100_out_clk_wiz_0                             
(none)                                                sys_clk_100_out_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_200_p_0
  To Clock:  sys_clk_200_p_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_200_p_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_200_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_100_out_clk_wiz_0
  To Clock:  sys_clk_100_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.513ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 2.750ns (34.136%)  route 5.306ns (65.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/Q
                         net (fo=49, routed)          1.641     0.936    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][1]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.041 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.801     1.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___0_carry__0_2
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.105     1.948 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.948    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_44
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.262 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.519 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.579     3.097    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5_0[1]
    SLICE_X12Y64         LUT4 (Prop_lut4_I1_O)        0.245     3.342 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.818     4.160    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.126     4.286 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.351     4.637    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_5[0]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.275     4.912 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.912    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_73
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.335 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     5.513 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__2/O[0]
                         net (fo=1, routed)           0.603     6.117    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/data2[3]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.238     6.355 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[15]_i_4/O
                         net (fo=1, routed)           0.513     6.868    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[15]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.105     6.973 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     6.973    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[15]
    SLICE_X5Y63          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.311    98.504    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y63          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/C
                         clock pessimism              0.390    98.894    
                         clock uncertainty           -0.441    98.453    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.033    98.486    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.486    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 91.513    

Slack (MET) :             91.728ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 2.606ns (33.308%)  route 5.218ns (66.692%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/Q
                         net (fo=49, routed)          1.641     0.936    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][1]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.041 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.801     1.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___0_carry__0_2
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.105     1.948 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.948    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_44
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.262 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.519 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.579     3.097    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5_0[1]
    SLICE_X12Y64         LUT4 (Prop_lut4_I1_O)        0.245     3.342 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.818     4.160    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.126     4.286 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.351     4.637    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_5[0]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.275     4.912 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.912    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_73
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345     5.257 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1/O[1]
                         net (fo=1, routed)           0.357     5.615    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/data2[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.245     5.860 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg[12]_i_5/O
                         net (fo=1, routed)           0.432     6.292    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg_reg[12]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.105     6.397 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[12]_i_2/O
                         net (fo=1, routed)           0.239     6.635    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.105     6.740 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     6.740    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[12]
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.311    98.504    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/C
                         clock pessimism              0.374    98.878    
                         clock uncertainty           -0.441    98.437    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.032    98.469    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                 91.728    

Slack (MET) :             91.731ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 2.712ns (34.690%)  route 5.106ns (65.310%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/Q
                         net (fo=49, routed)          1.641     0.936    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][1]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.041 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.801     1.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___0_carry__0_2
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.105     1.948 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.948    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_44
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.262 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.519 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.579     3.097    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5_0[1]
    SLICE_X12Y64         LUT4 (Prop_lut4_I1_O)        0.245     3.342 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.818     4.160    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.126     4.286 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.351     4.637    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_5[0]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.275     4.912 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.912    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_73
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     5.364 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1/O[2]
                         net (fo=1, routed)           0.248     5.612    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/shift_reg[13]_i_2[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I1_O)        0.244     5.856 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/shift_reg[13]_i_5/O
                         net (fo=1, routed)           0.430     6.287    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg_reg[13]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.105     6.392 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[13]_i_2/O
                         net (fo=1, routed)           0.238     6.629    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.105     6.734 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     6.734    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[13]
    SLICE_X3Y65          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.310    98.503    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X3Y65          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/C
                         clock pessimism              0.374    98.877    
                         clock uncertainty           -0.441    98.436    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.030    98.466    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.466    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 91.731    

Slack (MET) :             91.749ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.464ns (31.576%)  route 5.339ns (68.424%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/Q
                         net (fo=49, routed)          1.641     0.936    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][1]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.041 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.801     1.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___0_carry__0_2
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.105     1.948 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.948    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_44
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.262 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.519 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.579     3.097    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5_0[1]
    SLICE_X12Y64         LUT4 (Prop_lut4_I1_O)        0.245     3.342 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.818     4.160    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.126     4.286 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.351     4.637    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_5[0]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.275     4.912 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.912    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_73
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     5.122 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1/O[0]
                         net (fo=1, routed)           0.259     5.382    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/data2[2]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.238     5.620 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[11]_i_3/O
                         net (fo=1, routed)           0.539     6.159    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg_reg[11]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.105     6.264 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[11]_i_2/O
                         net (fo=1, routed)           0.351     6.615    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[11]_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.105     6.720 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     6.720    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[11]
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.311    98.504    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[11]/C
                         clock pessimism              0.374    98.878    
                         clock uncertainty           -0.441    98.437    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.032    98.469    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 91.749    

Slack (MET) :             91.802ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 2.771ns (35.691%)  route 4.993ns (64.309%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[1]/Q
                         net (fo=49, routed)          1.641     0.936    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][1]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.041 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.801     1.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___0_carry__0_2
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.105     1.948 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.948    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_44
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.262 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.519 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.579     3.097    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5_0[1]
    SLICE_X12Y64         LUT4 (Prop_lut4_I1_O)        0.245     3.342 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.818     4.160    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_12_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.126     4.286 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.351     4.637    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_5[0]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.275     4.912 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.912    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_73
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     5.417 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__1/O[3]
                         net (fo=1, routed)           0.253     5.670    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/data2[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.250     5.920 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg[14]_i_5/O
                         net (fo=1, routed)           0.430     6.350    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg_reg[14]_1
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.105     6.455 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[14]_i_2/O
                         net (fo=1, routed)           0.120     6.575    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]_3
    SLICE_X4Y65          LUT6 (Prop_lut6_I1_O)        0.105     6.680 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     6.680    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[14]
    SLICE_X4Y65          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.309    98.502    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X4Y65          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/C
                         clock pessimism              0.390    98.892    
                         clock uncertainty           -0.441    98.451    
    SLICE_X4Y65          FDCE (Setup_fdce_C_D)        0.032    98.483    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.483    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 91.802    

Slack (MET) :             91.858ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 2.355ns (30.615%)  route 5.337ns (69.385%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/Q
                         net (fo=26, routed)          1.995     1.291    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg_reg[7][4]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.105     1.396 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___30_carry__0_i_12/O
                         net (fo=1, routed)           0.582     1.978    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/mux_output0_inferred__0/i___30_carry__0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.105     2.083 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_53
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     2.536 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry__0/O[2]
                         net (fo=2, routed)           0.551     3.087    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8_0[2]
    SLICE_X12Y64         LUT4 (Prop_lut4_I3_O)        0.273     3.360 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_10/O
                         net (fo=2, routed)           0.388     3.748    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_10_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I3_O)        0.264     4.012 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_1/O
                         net (fo=2, routed)           0.369     4.380    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_4[2]
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.105     4.485 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.485    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_67
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211     4.696 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__0/O[3]
                         net (fo=1, routed)           0.484     5.180    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/data2[1]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.250     5.430 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[10]_i_4/O
                         net (fo=1, routed)           0.655     6.086    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg_reg[10]_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.105     6.191 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[10]_i_2/O
                         net (fo=1, routed)           0.313     6.504    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[10]_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.105     6.609 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.609    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[10]
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.311    98.504    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X3Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[10]/C
                         clock pessimism              0.374    98.878    
                         clock uncertainty           -0.441    98.437    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.030    98.467    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.467    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 91.858    

Slack (MET) :             92.648ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.536ns (36.653%)  route 4.383ns (63.347%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/Q
                         net (fo=26, routed)          1.919     1.214    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/Q[4]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.115     1.329 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___30_carry_i_2/O
                         net (fo=1, routed)           0.426     1.755    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_42
    SLICE_X11Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.488     2.243 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     2.243    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.508 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry__0/O[1]
                         net (fo=2, routed)           0.475     2.982    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8_0[1]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.250     3.232 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.322     3.554    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105     3.659 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.390     4.049    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_4[0]
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.105     4.154 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.154    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_69
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     4.634 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__0/O[2]
                         net (fo=1, routed)           0.333     4.968    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/data2[0]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.244     5.212 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[9]_i_3/O
                         net (fo=1, routed)           0.519     5.730    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[9]_i_3_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I3_O)        0.105     5.835 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.835    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[9]
    SLICE_X7Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.310    98.503    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X7Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[9]/C
                         clock pessimism              0.390    98.893    
                         clock uncertainty           -0.441    98.452    
    SLICE_X7Y64          FDCE (Setup_fdce_C_D)        0.032    98.484    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.484    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                 92.648    

Slack (MET) :             92.810ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.248ns (33.277%)  route 4.507ns (66.723%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/Q
                         net (fo=26, routed)          1.919     1.214    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/Q[4]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.115     1.329 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___30_carry_i_2/O
                         net (fo=1, routed)           0.426     1.755    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_42
    SLICE_X11Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.488     2.243 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     2.243    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.508 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry__0/O[1]
                         net (fo=2, routed)           0.475     2.982    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__1_i_8_0[1]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.250     3.232 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.322     3.554    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105     3.659 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.390     4.049    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]_4[0]
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.105     4.154 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.154    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1_n_69
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     4.345 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__0/O[1]
                         net (fo=1, routed)           0.456     4.802    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/data2[2]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.245     5.047 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/shift_reg[8]_i_4/O
                         net (fo=1, routed)           0.520     5.567    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[8]_2
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.105     5.672 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.672    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[8]
    SLICE_X7Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.310    98.503    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X7Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[8]/C
                         clock pessimism              0.390    98.893    
                         clock uncertainty           -0.441    98.452    
    SLICE_X7Y64          FDCE (Setup_fdce_C_D)        0.030    98.482    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.482    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                 92.810    

Slack (MET) :             92.909ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.174ns (32.652%)  route 4.484ns (67.348%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/Q
                         net (fo=26, routed)          1.919     1.214    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/Q[4]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.115     1.329 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___30_carry_i_2/O
                         net (fo=1, routed)           0.426     1.755    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_42
    SLICE_X11Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.488     2.243 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     2.243    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.423 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry__0/O[0]
                         net (fo=2, routed)           0.347     2.770    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry__0_n_7
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.249     3.019 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry__0_i_4/O
                         net (fo=2, routed)           0.611     3.630    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry__0_i_4_n_0
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.105     3.735 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.735    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry__0_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     3.945 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry__0/O[0]
                         net (fo=1, routed)           0.732     4.677    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/data2[3]
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.238     4.915 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[7]_i_5/O
                         net (fo=1, routed)           0.218     5.134    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[7]_i_5_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.105     5.239 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[7]_i_4/O
                         net (fo=1, routed)           0.231     5.470    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[7]_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I2_O)        0.105     5.575 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.575    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[7]
    SLICE_X4Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.310    98.503    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X4Y64          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[7]/C
                         clock pessimism              0.390    98.893    
                         clock uncertainty           -0.441    98.452    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.032    98.484    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         98.484    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 92.909    

Slack (MET) :             92.979ns  (required time - arrival time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_100_out_clk_wiz_0 rise@100.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.108ns (32.071%)  route 4.465ns (67.929%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.416    -1.083    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/sys_clk_100_out
    SLICE_X5Y66          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.379    -0.704 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o_reg[4]/Q
                         net (fo=26, routed)          1.919     1.214    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/Q[4]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.115     1.329 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/i___30_carry_i_2/O
                         net (fo=1, routed)           0.426     1.755    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2_n_42
    SLICE_X11Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.521     2.276 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry/O[3]
                         net (fo=5, routed)           0.781     3.056    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___30_carry_n_4
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.257     3.313 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry_i_2/O
                         net (fo=1, routed)           0.000     3.313    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/i___60_carry_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211     3.524 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/mux_output0_inferred__0/i___60_carry/O[3]
                         net (fo=1, routed)           0.748     4.273    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/data2[2]
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.250     4.523 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[6]_i_5/O
                         net (fo=1, routed)           0.334     4.856    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[6]_i_5_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.108     4.964 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/shift_reg[6]_i_3__0/O
                         net (fo=1, routed)           0.258     5.222    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[6]_1
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.267     5.489 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.489    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[6]
    SLICE_X3Y62          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.313    98.506    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X3Y62          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[6]/C
                         clock pessimism              0.374    98.880    
                         clock uncertainty           -0.441    98.439    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.030    98.469    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 92.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.371%)  route 0.112ns (37.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X4Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.191    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst_n_52
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  design_dsp_i/alu_top_wrapper_0/inst/sda_out_val_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg_0
    SLICE_X3Y54          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.863    -0.836    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y54          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/C
                         clock pessimism              0.431    -0.405    
    SLICE_X3Y54          FDPE (Hold_fdpe_C_D)         0.092    -0.313    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.971%)  route 0.092ns (33.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X5Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.092    -0.211    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/in12[0]
    SLICE_X4Y54          LUT4 (Prop_lut4_I0_O)        0.045    -0.166 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[0]_i_1__0_n_0
    SLICE_X4Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X4Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]/C
                         clock pessimism              0.407    -0.431    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.092    -0.339    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.147%)  route 0.109ns (36.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.593    -0.442    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X1Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.193    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/bit_cnt_reg_n_0_[2]
    SLICE_X0Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.148 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.863    -0.836    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X0Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.407    -0.429    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.092    -0.337    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.286%)  route 0.113ns (37.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.587    -0.448    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X4Y65          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.307 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.194    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[14]
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.045    -0.149 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in_0[15]
    SLICE_X5Y63          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.856    -0.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y63          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/C
                         clock pessimism              0.410    -0.433    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092    -0.341    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.785%)  route 0.115ns (38.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X4Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/Q
                         net (fo=1, routed)           0.115    -0.188    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0]_4[6]
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.045    -0.143 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.143    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[6]_i_1__0_n_0
    SLICE_X4Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X4Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[6]/C
                         clock pessimism              0.410    -0.428    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091    -0.337    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/FSM_onehot_fsm_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.589    -0.446    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X4Y60          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/FSM_onehot_fsm_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.305 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/FSM_onehot_fsm_state_ff_reg[0]/Q
                         net (fo=11, routed)          0.117    -0.188    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/FSM_onehot_fsm_state_ff_reg_n_0_[0]
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.045    -0.143 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits[0][0]_i_1_n_0
    SLICE_X5Y60          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.860    -0.840    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y60          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[0][0]/C
                         clock pessimism              0.407    -0.433    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.091    -0.342    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.472%)  route 0.134ns (41.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y56          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.303 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/Q
                         net (fo=10, routed)          0.134    -0.169    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits[3]_0[1]
    SLICE_X4Y56          LUT4 (Prop_lut4_I2_O)        0.048    -0.121 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/digits_ff[3][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits[5]
    SLICE_X4Y56          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X4Y56          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][5]/C
                         clock pessimism              0.407    -0.431    
    SLICE_X4Y56          FDPE (Hold_fdpe_C_D)         0.107    -0.324    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.809%)  route 0.139ns (42.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y56          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/Q
                         net (fo=10, routed)          0.139    -0.164    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits[3]_0[1]
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.049    -0.115 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/digits_ff[3][6]_i_2/O
                         net (fo=1, routed)           0.000    -0.115    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits[6]
    SLICE_X4Y56          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X4Y56          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][6]/C
                         clock pessimism              0.407    -0.431    
    SLICE_X4Y56          FDCE (Hold_fdce_C_D)         0.107    -0.324    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.662%)  route 0.137ns (42.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X5Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.167    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/in12[2]
    SLICE_X5Y55          LUT4 (Prop_lut4_I0_O)        0.045    -0.122 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[2]_i_1__0_n_0
    SLICE_X5Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X5Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[2]/C
                         clock pessimism              0.410    -0.428    
    SLICE_X5Y55          FDCE (Hold_fdce_C_D)         0.091    -0.337    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_100_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100_out_clk_wiz_0 rise@0.000ns - sys_clk_100_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.083%)  route 0.134ns (41.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.591    -0.444    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_100_out
    SLICE_X5Y56          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits_reg[3][1]/Q
                         net (fo=10, routed)          0.134    -0.169    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/bcd_digits[3]_0[1]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.045    -0.124 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/digits_ff[3][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits[0]
    SLICE_X4Y56          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.861    -0.838    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X4Y56          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][0]/C
                         clock pessimism              0.407    -0.431    
    SLICE_X4Y56          FDPE (Hold_fdpe_C_D)         0.091    -0.340    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_100_out_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            1.816         100.000     98.184     DSP48_X0Y24      <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y65     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y67     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X12Y67     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y65     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y65     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y65     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y65     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_100_out_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sda_io_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 3.811ns (57.037%)  route 2.871ns (42.963%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.426    -1.073    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y54          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDPE (Prop_fdpe_C_Q)         0.379    -0.694 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/Q
                         net (fo=2, routed)           0.500    -0.195    sda_out_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.105    -0.090 f  sda_io_0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.371     2.281    sda_io_0_IOBUF_inst/T
    J22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.327     5.609 r  sda_io_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.609    sda_io_0
    J22                                                               r  sda_io_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_scl_o_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 3.672ns (63.507%)  route 2.110ns (36.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.426    -1.073    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.379    -0.694 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/Q
                         net (fo=2, routed)           2.110     1.416    seg_scl_o_0_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.293     4.709 r  seg_scl_o_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.709    seg_scl_o_0
    K22                                                               r  seg_scl_o_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_scl_o_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.389ns (66.081%)  route 0.713ns (33.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.593    -0.442    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.141    -0.301 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/Q
                         net (fo=2, routed)           0.713     0.412    seg_scl_o_0_OBUF
    K22                  OBUF (Prop_obuf_I_O)         1.248     1.660 r  seg_scl_o_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.660    seg_scl_o_0
    K22                                                               r  seg_scl_o_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sda_io_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.010ns (44.663%)  route 1.251ns (55.337%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.593    -0.442    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y54          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.301 f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/Q
                         net (fo=2, routed)           0.145    -0.156    sda_out_en_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  sda_io_0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.106     0.995    sda_io_0_IOBUF_inst/T
    J22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.819 r  sda_io_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.819    sda_io_0
    J22                                                               r  sda_io_0 (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_100_out_clk_wiz_0

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][0]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][0]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][1]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][1]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][2]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][2]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][3]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][3]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][4]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][4]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][5]/PRE
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDPE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDPE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][5]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][6]/CLR
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.520ns (21.984%)  route 5.395ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.080     6.916    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/scl_int_reg
    SLICE_X8Y55          FDCE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.248    -1.559    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_100_out
    SLICE_X8Y55          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[2][6]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 1.520ns (22.194%)  route 5.330ns (77.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.015     6.850    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg_0
    SLICE_X3Y53          FDCE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.316    -1.491    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y53          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[0]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 1.520ns (22.194%)  route 5.330ns (77.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.015     6.850    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg_0
    SLICE_X3Y53          FDCE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.316    -1.491    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y53          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[1]/C

Slack:                    inf
  Source:                 reset_sw_n_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 1.520ns (22.194%)  route 5.330ns (77.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  reset_sw_n_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_sw_n_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  reset_sw_n_0_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.730    design_dsp_i/alu_top_wrapper_0/inst/reset_sw_n
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2/O
                         net (fo=560, routed)         4.015     6.850    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg_0
    SLICE_X3Y53          FDCE                                         f  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         1.316    -1.491    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_100_out
    SLICE_X3Y53          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/byte_idx_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_select_0[1]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[8].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.266ns (47.695%)  route 0.292ns (52.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  num_select_0[1] (IN)
                         net (fo=0)                   0.000     0.000    num_select_0[1]
    H19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  num_select_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.292     0.558    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[8].debounce_sw_inst_i/num_select[0]
    SLICE_X0Y75          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[8].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.847    -0.852    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[8].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X0Y75          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[8].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 op_sw_0[1]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[5].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.274ns (45.458%)  route 0.329ns (54.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  op_sw_0[1] (IN)
                         net (fo=0)                   0.000     0.000    op_sw_0[1]
    G20                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  op_sw_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.329     0.604    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[5].debounce_sw_inst_i/op_sw[0]
    SLICE_X3Y82          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[5].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.855    -0.844    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[5].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X3Y82          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[5].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 num_select_0[2]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[9].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.245ns (39.849%)  route 0.370ns (60.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  num_select_0[2] (IN)
                         net (fo=0)                   0.000     0.000    num_select_0[2]
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  num_select_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.370     0.615    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[9].debounce_sw_inst_i/num_select[0]
    SLICE_X0Y71          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[9].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.851    -0.848    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[9].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X0Y71          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[9].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 sw2_up_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[2].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.242ns (35.636%)  route 0.438ns (64.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw2_up_0 (IN)
                         net (fo=0)                   0.000     0.000    sw2_up_0
    J15                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw2_up_0_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.680    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[2].debounce_sw_inst_i/sw2_up
    SLICE_X3Y79          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[2].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.852    -0.847    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[2].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X3Y79          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[2].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 sw2_down_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[3].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.256ns (36.918%)  route 0.437ns (63.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  sw2_down_0 (IN)
                         net (fo=0)                   0.000     0.000    sw2_down_0
    H15                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  sw2_down_0_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.693    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[3].debounce_sw_inst_i/sw2_down
    SLICE_X2Y83          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[3].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.856    -0.843    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[3].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X2Y83          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[3].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 num_select_0[0]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[7].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.263ns (36.646%)  route 0.454ns (63.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  num_select_0[0] (IN)
                         net (fo=0)                   0.000     0.000    num_select_0[0]
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  num_select_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.454     0.717    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[7].debounce_sw_inst_i/num_select[0]
    SLICE_X0Y72          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[7].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.850    -0.849    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[7].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X0Y72          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[7].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 sw1_down_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[1].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.259ns (34.108%)  route 0.501ns (65.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  sw1_down_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_down_0
    M22                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw1_down_0_IBUF_inst/O
                         net (fo=1, routed)           0.501     0.760    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[1].debounce_sw_inst_i/sw1_down
    SLICE_X9Y72          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[1].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.820    -0.879    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[1].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X9Y72          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[1].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 op_sw_0[2]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.257ns (31.702%)  route 0.555ns (68.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  op_sw_0[2] (IN)
                         net (fo=0)                   0.000     0.000    op_sw_0[2]
    K21                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  op_sw_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.555     0.812    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/op_sw[0]
    SLICE_X3Y73          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.848    -0.851    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X3Y73          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[6].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 op_sw_0[0]
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[4].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.263ns (31.980%)  route 0.559ns (68.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H20                                               0.000     0.000 r  op_sw_0[0] (IN)
                         net (fo=0)                   0.000     0.000    op_sw_0[0]
    H20                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  op_sw_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.559     0.823    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[4].debounce_sw_inst_i/op_sw[0]
    SLICE_X8Y81          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[4].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.824    -0.875    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[4].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X8Y81          FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[4].debounce_sw_inst_i/sync_buff_reg[0]/C

Slack:                    inf
  Source:                 sw1_up_0
                            (input port)
  Destination:            design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[0].debounce_sw_inst_i/sync_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_100_out_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.263ns (28.022%)  route 0.676ns (71.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  sw1_up_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_up_0
    N22                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sw1_up_0_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.940    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[0].debounce_sw_inst_i/sw1_up
    SLICE_X12Y77         FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[0].debounce_sw_inst_i/sync_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_200_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/clkout1_buf/O
                         net (fo=577, routed)         0.820    -0.879    design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[0].debounce_sw_inst_i/sys_clk_100_out
    SLICE_X12Y77         FDCE                                         r  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/genblk1[0].debounce_sw_inst_i/sync_buff_reg[0]/C





