#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Dec  8 00:45:20 2025
# Process ID         : 28717
# Current directory  : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_seven_seg_0_0_synth_1
# Command line       : vivado -log design_1_seven_seg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_seven_seg_0_0.tcl
# Log file           : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_seven_seg_0_0_synth_1/design_1_seven_seg_0_0.vds
# Journal file       : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_seven_seg_0_0_synth_1/vivado.jou
# Running On         : adrianna-linux
# Platform           : Linuxmint
# Operating System   : Linux Mint 22
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3100.012 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16433 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18581 MB
# Available Virtual  : 11969 MB
#-----------------------------------------------------------
source design_1_seven_seg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.109 ; gain = 0.027 ; free physical = 3967 ; free virtual = 11085
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_seven_seg_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28933
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.484 ; gain = 417.828 ; free physical = 3361 ; free virtual = 10455
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_seven_seg_0_0' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_seven_seg_0_0/synth/design_1_seven_seg_0_0.vhd:75]
INFO: [Synth 8-3491] module 'seven_seg' declared at '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/seven_seg.vhd:34' bound to instance 'U0' of component 'seven_seg' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_seven_seg_0_0/synth/design_1_seven_seg_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/seven_seg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/seven_seg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_seven_seg_0_0' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_seven_seg_0_0/synth/design_1_seven_seg_0_0.vhd:75]
WARNING: [Synth 8-3848] Net o_dp in module/entity seven_seg does not have driver. [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/seven_seg.vhd:50]
WARNING: [Synth 8-7129] Port o_dp in module seven_seg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.422 ; gain = 492.766 ; free physical = 3283 ; free virtual = 10378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.234 ; gain = 510.578 ; free physical = 3282 ; free virtual = 10377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.234 ; gain = 510.578 ; free physical = 3282 ; free virtual = 10377
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2062.234 ; gain = 0.000 ; free physical = 3282 ; free virtual = 10377
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.973 ; gain = 0.000 ; free physical = 3278 ; free virtual = 10373
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2161.973 ; gain = 0.000 ; free physical = 3285 ; free virtual = 10380
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2161.973 ; gain = 610.316 ; free physical = 3300 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.977 ; gain = 618.320 ; free physical = 3300 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.977 ; gain = 618.320 ; free physical = 3300 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.977 ; gain = 618.320 ; free physical = 3298 ; free virtual = 10394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_dp in module design_1_seven_seg_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2169.977 ; gain = 618.320 ; free physical = 3297 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.977 ; gain = 653.320 ; free physical = 3218 ; free virtual = 10314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.977 ; gain = 653.320 ; free physical = 3218 ; free virtual = 10314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2214.992 ; gain = 663.336 ; free physical = 3210 ; free virtual = 10306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     3|
|3     |LUT2   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |     9|
|6     |LUT5   |     2|
|7     |LUT6   |    11|
|8     |FDRE   |    86|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.805 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.805 ; gain = 733.410 ; free physical = 3072 ; free virtual = 10168
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.812 ; gain = 833.148 ; free physical = 3072 ; free virtual = 10168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.812 ; gain = 0.000 ; free physical = 3071 ; free virtual = 10167
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.832 ; gain = 0.000 ; free physical = 3246 ; free virtual = 10342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d7c5b1e2
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2440.832 ; gain = 972.723 ; free physical = 3246 ; free virtual = 10342
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1810.665; main = 1597.011; forked = 269.665
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3301.812; main = 2440.836; forked = 917.004
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.844 ; gain = 0.000 ; free physical = 3246 ; free virtual = 10342
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_seven_seg_0_0_synth_1/design_1_seven_seg_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_seven_seg_0_0_utilization_synth.rpt -pb design_1_seven_seg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 00:46:08 2025...
