;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	DJN <127, -106
	SUB 0, <0
	SLT 20, @12
	JMZ 103, @721
	MOV -7, <-22
	ADD @127, 106
	SPL <-127, 100
	SLT @127, 106
	SUB <-60, @2
	SUB @-127, 100
	MOV -7, <-22
	ADD 210, 336
	SUB @127, 106
	CMP -207, <-120
	DAT #-7, <-25
	SUB @127, 106
	SUB 20, 200
	SPL -207, @-120
	MOV -7, <-22
	CMP -207, <-120
	JMP @72, #220
	MOV -107, <-23
	JMZ -7, @-22
	MOV -107, <-23
	MOV -107, <-23
	DJN <127, -106
	SUB #401, <-3
	ADD @127, 106
	SPL @121, 106
	ADD @127, 106
	SPL 106, @721
	DAT <601, #20
	ADD 810, 570
	ADD 810, 570
	SUB -6, -0
	JMZ -7, @-22
	CMP <-60, @2
	CMP -207, <-120
	CMP -207, <-120
	SUB 270, 62
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-49
	DJN -1, @-20
