Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Aug 18 12:53:02 2016
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.484        0.000                      0                  609        0.153        0.000                      0                  609        3.000        0.000                       0                   335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.484        0.000                      0                  609        0.153        0.000                      0                  609        4.130        0.000                       0                   331  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.672ns (46.819%)  route 3.035ns (53.181%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 7.764 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.023     4.485    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.329     4.814 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.814    Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.501     7.764    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.575     8.339    
                         clock uncertainty           -0.072     8.267    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.031     8.298    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 2.672ns (46.860%)  route 3.030ns (53.140%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 7.764 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.018     4.480    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.329     4.809 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     4.809    Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.501     7.764    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.575     8.339    
                         clock uncertainty           -0.072     8.267    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.032     8.299    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.672ns (47.459%)  route 2.958ns (52.541%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 7.764 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.946     4.408    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.329     4.737 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.737    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.501     7.764    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.575     8.339    
                         clock uncertainty           -0.072     8.267    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.031     8.298    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.672ns (47.493%)  route 2.954ns (52.507%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 7.764 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.942     4.404    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.329     4.733 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.501     7.764    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y84          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.575     8.339    
                         clock uncertainty           -0.072     8.267    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.029     8.296    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.672ns (47.128%)  route 2.998ns (52.872%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 7.765 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.985     4.448    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.329     4.777 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.777    Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.502     7.765    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.575     8.340    
                         clock uncertainty           -0.072     8.268    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.077     8.345    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.672ns (47.493%)  route 2.954ns (52.507%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 7.765 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.942     4.404    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.329     4.733 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.502     7.765    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.575     8.340    
                         clock uncertainty           -0.072     8.268    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.081     8.349    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.385ns (42.827%)  route 3.184ns (57.173%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.759 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.612    -0.900    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y81          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/Q
                         net (fo=5, routed)           0.751     0.307    Inst_vga_ctrl/MOUSE_X_POS_REG[2]
    SLICE_X7Y82          LUT1 (Prop_lut1_I0_O)        0.124     0.431 r  Inst_vga_ctrl/_inferred__1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.431    Inst_vga_ctrl/_inferred__1_carry_i_8_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.981 r  Inst_vga_ctrl/_inferred__1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.981    Inst_vga_ctrl/_inferred__1_carry_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  Inst_vga_ctrl/_inferred__1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.095    Inst_vga_ctrl/_inferred__1_carry__0_i_5_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.429 r  Inst_vga_ctrl/_inferred__1_carry__1_i_5/O[1]
                         net (fo=1, routed)           1.035     2.464    Inst_vga_ctrl/Inst_MouseDisplay/MOUSE_X_POS_REG_reg[11]_0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.303     2.767 r  Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.767    Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1_carry__1_i_2_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.147 f  Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1_carry__1/CO[3]
                         net (fo=1, routed)           1.398     4.545    Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1_carry__1_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.124     4.669 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     4.669    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.496     7.759    Inst_vga_ctrl/Inst_MouseDisplay/clk_out1
    SLICE_X6Y80          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.575     8.334    
                         clock uncertainty           -0.072     8.262    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.077     8.339    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.672ns (48.947%)  route 2.787ns (51.053%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 7.767 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.775     4.237    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.329     4.566 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.566    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.504     7.767    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.562     8.329    
                         clock uncertainty           -0.072     8.257    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031     8.288    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.672ns (48.983%)  route 2.783ns (51.017%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 7.767 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.619    -0.893    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     0.976    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.124     1.100 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.100    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.633 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.633    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.750 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.750    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.065 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.600     2.665    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[11]
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.307     2.972 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.972    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.463 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.771     4.233    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.329     4.562 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.562    Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.504     7.767    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.562     8.329    
                         clock uncertainty           -0.072     8.257    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029     8.286    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.310ns (24.084%)  route 4.129ns (75.916%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 7.766 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.620    -0.892    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X4Y88          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=14, routed)          1.189     0.753    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/Q[0]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     0.877 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=4, routed)           0.954     1.832    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.150     1.982 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=9, routed)           0.704     2.686    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.332     3.018 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.893     3.910    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.124     4.034 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_4/O
                         net (fo=1, routed)           0.389     4.423    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     4.547 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     4.547    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_23
    SLICE_X7Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         1.503     7.766    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y87          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.575     8.341    
                         clock uncertainty           -0.072     8.269    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.029     8.298    Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  3.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.564    -0.617    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X11Y95         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.100    -0.376    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X10Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X10Y95         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.833    -0.856    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y95         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.120    -0.484    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.587    -0.594    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X0Y82          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.368    Inst_vga_ctrl/ypos[10]
    SLICE_X1Y82          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.855    -0.834    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y82          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.057    -0.524    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.395%)  route 0.078ns (29.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.590    -0.591    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X4Y91          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.078    -0.372    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.327    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.860    -0.829    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X5Y91          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091    -0.487    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.587    -0.594    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y85          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.354    Inst_vga_ctrl/xpos[11]
    SLICE_X6Y84          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.855    -0.834    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y84          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.059    -0.521    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.586    -0.595    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X1Y81          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.344    Inst_vga_ctrl/ypos[1]
    SLICE_X1Y80          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.853    -0.836    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y80          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.070    -0.512    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.585    -0.596    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y80          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.350    Inst_vga_ctrl/ypos[2]
    SLICE_X3Y80          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.853    -0.836    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y80          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.057    -0.526    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/bg_green_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.197%)  route 0.099ns (34.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.581    -0.600    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y77          FDRE                                         r  Inst_vga_ctrl/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Inst_vga_ctrl/v_cntr_reg_reg[2]/Q
                         net (fo=14, routed)          0.099    -0.360    Inst_vga_ctrl/v_cntr_reg_reg[2]
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Inst_vga_ctrl/bg_green_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Inst_vga_ctrl/bg_green_dly[1]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  Inst_vga_ctrl/bg_green_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.849    -0.841    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y77          FDRE                                         r  Inst_vga_ctrl/bg_green_dly_reg[1]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092    -0.495    Inst_vga_ctrl/bg_green_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/cntDyn_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/bg_red_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.976%)  route 0.129ns (41.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.583    -0.598    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y77          FDRE                                         r  Inst_vga_ctrl/cntDyn_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Inst_vga_ctrl/cntDyn_reg[23]/Q
                         net (fo=4, routed)           0.129    -0.328    Inst_vga_ctrl/cntDyn_reg[23]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  Inst_vga_ctrl/bg_red_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    Inst_vga_ctrl/bg_red_dly[1]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  Inst_vga_ctrl/bg_red_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.850    -0.839    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y77          FDRE                                         r  Inst_vga_ctrl/bg_red_dly_reg[1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121    -0.464    Inst_vga_ctrl/bg_red_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/bg_green_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.969%)  route 0.100ns (35.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.581    -0.600    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y77          FDRE                                         r  Inst_vga_ctrl/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Inst_vga_ctrl/v_cntr_reg_reg[2]/Q
                         net (fo=14, routed)          0.100    -0.359    Inst_vga_ctrl/v_cntr_reg_reg[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I3_O)        0.045    -0.314 r  Inst_vga_ctrl/bg_green_dly[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    Inst_vga_ctrl/bg_green_dly[0]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  Inst_vga_ctrl/bg_green_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.849    -0.841    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y77          FDRE                                         r  Inst_vga_ctrl/bg_green_dly_reg[0]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091    -0.496    Inst_vga_ctrl/bg_green_dly_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/cntDyn_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/bg_red_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.604%)  route 0.131ns (41.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.583    -0.598    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y77          FDRE                                         r  Inst_vga_ctrl/cntDyn_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Inst_vga_ctrl/cntDyn_reg[23]/Q
                         net (fo=4, routed)           0.131    -0.326    Inst_vga_ctrl/cntDyn_reg[23]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  Inst_vga_ctrl/bg_red_dly[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Inst_vga_ctrl/bg_red_dly[0]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  Inst_vga_ctrl/bg_red_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=329, routed)         0.850    -0.839    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y77          FDRE                                         r  Inst_vga_ctrl/bg_red_dly_reg[0]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.120    -0.465    Inst_vga_ctrl/bg_red_dly_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y87      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y89     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y88      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y88      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y87      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y88     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y93      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y91      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y87      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y89     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y89     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y88      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y88      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y88      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y88     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y88     Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y93      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y94      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y87      Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y85      Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y85      Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y85      Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y85      Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y86      Inst_vga_ctrl/Inst_MouseCtl/x_new_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y87      Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y74      Inst_vga_ctrl/cntDyn_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y74      Inst_vga_ctrl/cntDyn_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y75      Inst_vga_ctrl/cntDyn_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



