+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line256/g_rst_clkdiv_state_complete_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line178/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line256/g_rst_clkdiv_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line256/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line256/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[4]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                     nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[1]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[0]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                              nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                              nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[3]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                              nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                             nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[15]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                              nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[8]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                              nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[6]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[2]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                      nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[3]/D|
|             adc_data_clk |               clk_fpga_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
