{"result": {"query": ":facetid:toc:\"db/conf/hipeac/hipeac2008.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "165.64"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "27", "@dc": "27", "@oc": "27", "@id": "40550067", "text": ":facetid:toc:db/conf/hipeac/hipeac2008.bht"}}, "hits": {"@total": "27", "@computed": "27", "@sent": "27", "@first": "0", "hit": [{"@score": "1", "@id": "4974839", "info": {"authors": {"author": [{"@pid": "95/3498", "text": "Nevine AbouGhazaleh"}, {"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "m/DanielMosse", "text": "Daniel Moss\u00e9"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}]}, "title": "Integrated CPU Cache Power Management in Multiple Clock Domain Processors.", "venue": "HiPEAC", "pages": "209-223", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/AbouGhazalehCMM08", "doi": "10.1007/978-3-540-77560-7_15", "ee": "https://doi.org/10.1007/978-3-540-77560-7_15", "url": "https://dblp.org/rec/conf/hipeac/AbouGhazalehCMM08"}, "url": "URL#4974839"}, {"@score": "1", "@id": "4974840", "info": {"authors": {"author": [{"@pid": "43/6437", "text": "Patrick Akl"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator.", "venue": "HiPEAC", "pages": "258-272", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/AklM08", "doi": "10.1007/978-3-540-77560-7_18", "ee": "https://doi.org/10.1007/978-3-540-77560-7_18", "url": "https://dblp.org/rec/conf/hipeac/AklM08"}, "url": "URL#4974840"}, {"@score": "1", "@id": "4974841", "info": {"authors": {"author": [{"@pid": "b/YBenAsher", "text": "Yosi Ben-Asher"}, {"@pid": "77/2703", "text": "Omer Boehm"}, {"@pid": "02/4975", "text": "Daniel Citron"}, {"@pid": "28/299", "text": "Gadi Haber"}, {"@pid": "55/6941", "text": "Moshe Klausner"}, {"@pid": "83/749", "text": "Roy Levin"}, {"@pid": "31/1124", "text": "Yousef Shajrawi"}]}, "title": "Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache.", "venue": "HiPEAC", "pages": "384-397", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Ben-AsherBCHKLS08", "doi": "10.1007/978-3-540-77560-7_26", "ee": "https://doi.org/10.1007/978-3-540-77560-7_26", "url": "https://dblp.org/rec/conf/hipeac/Ben-AsherBCHKLS08"}, "url": "URL#4974841"}, {"@score": "1", "@id": "4974842", "info": {"authors": {"author": [{"@pid": "12/5967", "text": "Filip Blagojevic"}, {"@pid": "87/390", "text": "Xizhou Feng"}, {"@pid": "56/3019", "text": "Kirk W. Cameron"}, {"@pid": "50/1235", "text": "Dimitrios S. Nikolopoulos"}]}, "title": "Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE.", "venue": "HiPEAC", "pages": "38-52", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BlagojevicFCN08", "doi": "10.1007/978-3-540-77560-7_4", "ee": "https://doi.org/10.1007/978-3-540-77560-7_4", "url": "https://dblp.org/rec/conf/hipeac/BlagojevicFCN08"}, "url": "URL#4974842"}, {"@score": "1", "@id": "4974843", "info": {"authors": {"author": [{"@pid": "14/5520", "text": "Frank Bouwens"}, {"@pid": "b/MladenBerekovic", "text": "Mladen Berekovic"}, {"@pid": "80/5111", "text": "Bjorn De Sutter"}, {"@pid": "g/GeorgiGaydadjiev", "text": "Georgi Gaydadjiev"}]}, "title": "Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array.", "venue": "HiPEAC", "pages": "66-81", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BouwensBSG08", "doi": "10.1007/978-3-540-77560-7_6", "ee": "https://doi.org/10.1007/978-3-540-77560-7_6", "url": "https://dblp.org/rec/conf/hipeac/BouwensBSG08"}, "url": "URL#4974843"}, {"@score": "1", "@id": "4974844", "info": {"authors": {"author": [{"@pid": "39/2903", "text": "Ricardo Chaves"}, {"@pid": "92/1409", "text": "Blagomir Donchev"}, {"@pid": "81/6874", "text": "Georgi Kuzmanov"}, {"@pid": "s/LeonelSousa", "text": "Leonel Sousa"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}]}, "title": "BRAM-LUT Tradeoff on a Polymorphic DES Design.", "venue": "HiPEAC", "pages": "55-65", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ChavesDKSV08", "doi": "10.1007/978-3-540-77560-7_5", "ee": "https://doi.org/10.1007/978-3-540-77560-7_5", "url": "https://dblp.org/rec/conf/hipeac/ChavesDKSV08"}, "url": "URL#4974844"}, {"@score": "1", "@id": "4974845", "info": {"authors": {"author": {"@pid": "c/TcChiueh", "text": "Tzi-cker Chiueh"}}, "title": "Fast Bounds Checking Using Debug Register.", "venue": "HiPEAC", "pages": "99-113", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Chiueh08", "doi": "10.1007/978-3-540-77560-7_8", "ee": "https://doi.org/10.1007/978-3-540-77560-7_8", "url": "https://dblp.org/rec/conf/hipeac/Chiueh08"}, "url": "URL#4974845"}, {"@score": "1", "@id": "4974846", "info": {"authors": {"author": [{"@pid": "64/1193", "text": "Marco Cornero"}, {"@pid": "14/6390", "text": "Roberto Costa"}, {"@pid": "73/6779", "text": "Ricardo Fern\u00e1ndez Pascual"}, {"@pid": "89/2284", "text": "Andrea C. Ornstein"}, {"@pid": "13/5019", "text": "Erven Rohou"}]}, "title": "An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems.", "venue": "HiPEAC", "pages": "130-144", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/CorneroCPOR08", "doi": "10.1007/978-3-540-77560-7_10", "ee": "https://doi.org/10.1007/978-3-540-77560-7_10", "url": "https://dblp.org/rec/conf/hipeac/CorneroCPOR08"}, "url": "URL#4974846"}, {"@score": "1", "@id": "4974847", "info": {"authors": {"author": [{"@pid": "99/4678", "text": "Stijn Eyerman"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "17/1987-1", "text": "James E. Smith 0001"}]}, "title": "Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis.", "venue": "HiPEAC", "pages": "114-129", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/EyermanES08", "doi": "10.1007/978-3-540-77560-7_9", "ee": "https://doi.org/10.1007/978-3-540-77560-7_9", "url": "https://dblp.org/rec/conf/hipeac/EyermanES08"}, "url": "URL#4974847"}, {"@score": "1", "@id": "4974848", "info": {"authors": {"author": [{"@pid": "84/3718", "text": "Alejandro Garc\u00eda"}, {"@pid": "53/1848", "text": "Oliverio J. Santana"}, {"@pid": "51/6525", "text": "Enrique Fern\u00e1ndez"}, {"@pid": "96/3684", "text": "Pedro Medina"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}]}, "title": "LPA: A First Approach to the Loop Processor Architecture.", "venue": "HiPEAC", "pages": "273-287", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GarciaSFMV08", "doi": "10.1007/978-3-540-77560-7_19", "ee": "https://doi.org/10.1007/978-3-540-77560-7_19", "url": "https://dblp.org/rec/conf/hipeac/GarciaSFMV08"}, "url": "URL#4974848"}, {"@score": "1", "@id": "4974849", "info": {"authors": {"author": [{"@pid": "40/3527", "text": "Maziar Goudarzi"}, {"@pid": "29/4628", "text": "Tohru Ishihara"}, {"@pid": "78/4018", "text": "Hamid Noori"}]}, "title": "Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation.", "venue": "HiPEAC", "pages": "224-239", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GoudarziIN08", "doi": "10.1007/978-3-540-77560-7_16", "ee": "https://doi.org/10.1007/978-3-540-77560-7_16", "url": "https://dblp.org/rec/conf/hipeac/GoudarziIN08"}, "url": "URL#4974849"}, {"@score": "1", "@id": "4974850", "info": {"authors": {"author": [{"@pid": "86/5706", "text": "Jochem Govers"}, {"@pid": "32/6786", "text": "Jos Huisken"}, {"@pid": "b/MladenBerekovic", "text": "Mladen Berekovic"}, {"@pid": "98/378", "text": "Olivier Rousseaux"}, {"@pid": "14/5520", "text": "Frank Bouwens"}, {"@pid": "82/3417", "text": "Michael De Nil"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}]}, "title": "Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP.", "venue": "HiPEAC", "pages": "82-96", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GoversHBRBNM08", "doi": "10.1007/978-3-540-77560-7_7", "ee": "https://doi.org/10.1007/978-3-540-77560-7_7", "url": "https://dblp.org/rec/conf/hipeac/GoversHBRBNM08"}, "url": "URL#4974850"}, {"@score": "1", "@id": "4974851", "info": {"authors": {"author": [{"@pid": "96/1779", "text": "Todd T. Hahn"}, {"@pid": "56/1047", "text": "Eric Stotzer"}, {"@pid": "65/755", "text": "Dineel Sule"}, {"@pid": "48/3660", "text": "Mike Asal"}]}, "title": "Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions.", "venue": "HiPEAC", "pages": "147-160", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HahnSSA08", "doi": "10.1007/978-3-540-77560-7_11", "ee": "https://doi.org/10.1007/978-3-540-77560-7_11", "url": "https://dblp.org/rec/conf/hipeac/HahnSSA08"}, "url": "URL#4974851"}, {"@score": "1", "@id": "4974852", "info": {"authors": {"author": {"@pid": "24/5429", "text": "Kevin D. Kissell"}}, "title": "MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing.", "venue": "HiPEAC", "pages": "9-21", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Kissell08", "doi": "10.1007/978-3-540-77560-7_2", "ee": "https://doi.org/10.1007/978-3-540-77560-7_2", "url": "https://dblp.org/rec/conf/hipeac/Kissell08"}, "url": "URL#4974852"}, {"@score": "1", "@id": "4974853", "info": {"authors": {"author": [{"@pid": "83/749", "text": "Roy Levin"}, {"@pid": "n/IlanNewman", "text": "Ilan Newman"}, {"@pid": "28/299", "text": "Gadi Haber"}]}, "title": "Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm.", "venue": "HiPEAC", "pages": "291-304", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LevinNH08", "doi": "10.1007/978-3-540-77560-7_20", "ee": "https://doi.org/10.1007/978-3-540-77560-7_20", "url": "https://dblp.org/rec/conf/hipeac/LevinNH08"}, "url": "URL#4974853"}, {"@score": "1", "@id": "4974854", "info": {"authors": {"author": [{"@pid": "22/6938", "text": "Chun-Chieh Lin"}, {"@pid": "07/5317", "text": "Chuen-Liang Chen"}]}, "title": "Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory.", "venue": "HiPEAC", "pages": "369-383", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LinC08", "doi": "10.1007/978-3-540-77560-7_25", "ee": "https://doi.org/10.1007/978-3-540-77560-7_25", "url": "https://dblp.org/rec/conf/hipeac/LinC08"}, "url": "URL#4974854"}, {"@score": "1", "@id": "4974855", "info": {"authors": {"author": [{"@pid": "80/1904", "text": "Miquel Moret\u00f3"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}, {"@pid": "39/2928", "text": "Alex Ram\u00edrez"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}]}, "title": "MLP-Aware Dynamic Cache Partitioning.", "venue": "HiPEAC", "pages": "337-352", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MoretoCRV08", "doi": "10.1007/978-3-540-77560-7_23", "ee": "https://doi.org/10.1007/978-3-540-77560-7_23", "url": "https://dblp.org/rec/conf/hipeac/MoretoCRV08"}, "url": "URL#4974855"}, {"@score": "1", "@id": "4974856", "info": {"authors": {"author": [{"@pid": "45/4312", "text": "James Psota"}, {"@pid": "a/AAgarwal", "text": "Anant Agarwal"}]}, "title": "rMPI: Message Passing on Multicore Processors with On-Chip Interconnect.", "venue": "HiPEAC", "pages": "22-37", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/PsotaA08", "doi": "10.1007/978-3-540-77560-7_3", "ee": "https://doi.org/10.1007/978-3-540-77560-7_3", "url": "https://dblp.org/rec/conf/hipeac/PsotaA08"}, "url": "URL#4974856"}, {"@score": "1", "@id": "4974857", "info": {"authors": {"author": [{"@pid": "61/4532", "text": "Praveen Raghavan"}, {"@pid": "71/3530", "text": "Andy Lambrechts"}, {"@pid": "a/JavedAbsar", "text": "Javed Absar"}, {"@pid": "69/4", "text": "Murali Jayapala"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Coffee: COmpiler Framework for Energy-Aware Exploration.", "venue": "HiPEAC", "pages": "193-208", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/RaghavanLAJCV08", "doi": "10.1007/978-3-540-77560-7_14", "ee": "https://doi.org/10.1007/978-3-540-77560-7_14", "url": "https://dblp.org/rec/conf/hipeac/RaghavanLAJCV08"}, "url": "URL#4974857"}, {"@score": "1", "@id": "4974858", "info": {"authors": {"author": [{"@pid": "19/5822", "text": "Subhradyuti Sarkar"}, {"@pid": "t/DeanMTullsen", "text": "Dean M. Tullsen"}]}, "title": "Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture.", "venue": "HiPEAC", "pages": "353-368", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SarkarT08", "doi": "10.1007/978-3-540-77560-7_24", "ee": "https://doi.org/10.1007/978-3-540-77560-7_24", "url": "https://dblp.org/rec/conf/hipeac/SarkarT08"}, "url": "URL#4974858"}, {"@score": "1", "@id": "4974859", "info": {"authors": {"author": [{"@pid": "38/1130", "text": "Yiannakis Sazeides"}, {"@pid": "13/6060", "text": "Andreas Moustakas"}, {"@pid": "36/481", "text": "Kypros Constantinides"}, {"@pid": "64/6510", "text": "Marios Kleanthous"}]}, "title": "The Significance of Affectors and Affectees Correlations for Branch Prediction.", "venue": "HiPEAC", "pages": "243-257", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SazeidesMCK08", "doi": "10.1007/978-3-540-77560-7_17", "ee": "https://doi.org/10.1007/978-3-540-77560-7_17", "url": "https://dblp.org/rec/conf/hipeac/SazeidesMCK08"}, "url": "URL#4974859"}, {"@score": "1", "@id": "4974860", "info": {"authors": {"author": [{"@pid": "18/481", "text": "Harald Servat"}, {"@pid": "65/3598", "text": "Cecilia Gonz\u00e1lez-Alvarez"}, {"@pid": "84/5317", "text": "Xavier Aguilar"}, {"@pid": "18/254", "text": "Daniel Cabrera-Benitez"}, {"@pid": "59/1032", "text": "Daniel Jim\u00e9nez-Gonz\u00e1lez"}]}, "title": "Drug Design Issues on the Cell BE.", "venue": "HiPEAC", "pages": "176-190", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ServatGACJ08", "doi": "10.1007/978-3-540-77560-7_13", "ee": "https://doi.org/10.1007/978-3-540-77560-7_13", "url": "https://dblp.org/rec/conf/hipeac/ServatGACJ08"}, "url": "URL#4974860"}, {"@score": "1", "@id": "4974861", "info": {"authors": {"author": [{"@pid": "v/MateoValero", "text": "Mateo Valero"}, {"@pid": "87/4934", "text": "Jes\u00fas Labarta"}]}, "title": "Supercomputing for the Future, Supercomputing from the Past (Keynote).", "venue": "HiPEAC", "pages": "3-5", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ValeroL08", "doi": "10.1007/978-3-540-77560-7_1", "ee": "https://doi.org/10.1007/978-3-540-77560-7_1", "url": "https://dblp.org/rec/conf/hipeac/ValeroL08"}, "url": "URL#4974861"}, {"@score": "1", "@id": "4974862", "info": {"authors": {"author": [{"@pid": "10/1228", "text": "Frederik Vandeputte"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior.", "venue": "HiPEAC", "pages": "320-334", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/VandeputteE08", "doi": "10.1007/978-3-540-77560-7_22", "ee": "https://doi.org/10.1007/978-3-540-77560-7_22", "url": "https://dblp.org/rec/conf/hipeac/VandeputteE08"}, "url": "URL#4974862"}, {"@score": "1", "@id": "4974863", "info": {"authors": {"author": [{"@pid": "34/1350", "text": "Hans Vandierendonck"}, {"@pid": "82/5949", "text": "Sean Rul"}, {"@pid": "18/5275", "text": "Michiel Questier"}, {"@pid": "b/KoenraadDeBosschere", "text": "Koen De Bosschere"}]}, "title": "Experiences with Parallelizing a Bio-informatics Program on the Cell BE.", "venue": "HiPEAC", "pages": "161-175", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/VandierendonckRQB08", "doi": "10.1007/978-3-540-77560-7_12", "ee": "https://doi.org/10.1007/978-3-540-77560-7_12", "url": "https://dblp.org/rec/conf/hipeac/VandierendonckRQB08"}, "url": "URL#4974863"}, {"@score": "1", "@id": "4974864", "info": {"authors": {"author": [{"@pid": "78/351", "text": "Vincent M. Weaver"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}]}, "title": "Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy.", "venue": "HiPEAC", "pages": "305-319", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/WeaverM08", "doi": "10.1007/978-3-540-77560-7_21", "ee": "https://doi.org/10.1007/978-3-540-77560-7_21", "url": "https://dblp.org/rec/conf/hipeac/WeaverM08"}, "url": "URL#4974864"}, {"@score": "1", "@id": "5050732", "info": {"authors": {"author": [{"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}, {"@pid": "80/1836-1", "text": "Michel Dubois 0001"}, {"@pid": "k/ManolisKatevenis", "text": "Manolis Katevenis"}, {"@pid": "g/RajivGupta", "text": "Rajiv Gupta 0001"}, {"@pid": "u/TheoUngerer", "text": "Theo Ungerer"}]}, "title": "High Performance Embedded Architectures and Compilers, Third International Conference, HiPEAC 2008, G\u00f6teborg, Sweden, January 27-29, 2008, Proceedings", "venue": ["HiPEAC", "Lecture Notes in Computer Science"], "volume": "4917", "publisher": "Springer", "year": "2008", "type": "Editorship", "key": "conf/hipeac/2008", "doi": "10.1007/978-3-540-77560-7", "ee": "https://doi.org/10.1007/978-3-540-77560-7", "url": "https://dblp.org/rec/conf/hipeac/2008"}, "url": "URL#5050732"}]}}}