Bit-serial RISC-V core
============================================

## Description

Bit-serial RISC-V core written in standard Verilog. The core does not natively include a register file or memory.

## Parameters

- Not supported

## Original Sources

- author: Olof Kindgren
- repo: https://github.com/olofk/serv
- commit: c45b427929cc6cdc2c2702100a870b270cdb1faf

## License

- ISC (See LICENSE file for more details)

## Modifications

- N/A
