
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.02                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.71    0.21 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net317 (net)
                  0.27    0.00    0.21 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.21    0.62    0.83 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net315 (net)
                  0.21    0.00    0.83 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.17    0.58    1.42 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net318 (net)
                  0.17    0.00    1.42 ^ input73/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.58 ^ input73/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net73 (net)
                  0.14    0.00    1.58 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.54    2.12 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net319 (net)
                  0.14    0.00    2.12 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.22    0.23    2.35 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net316 (net)
                  0.22    0.01    2.36 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_2)
                                  2.36   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_2)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                          0.35    0.90   library removal time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.02                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.71    0.21 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net317 (net)
                  0.27    0.00    0.21 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.21    0.62    0.83 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net315 (net)
                  0.21    0.00    0.83 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.17    0.58    1.42 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net318 (net)
                  0.17    0.00    1.42 ^ input73/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.58 ^ input73/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net73 (net)
                  0.14    0.00    1.58 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.54    2.12 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net319 (net)
                  0.14    0.00    2.12 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.22    0.23    2.35 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net316 (net)
                  0.22    0.01    2.36 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  2.36   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                          0.35    0.90   library removal time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.02                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.71    0.21 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net317 (net)
                  0.27    0.00    0.21 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.21    0.62    0.83 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net315 (net)
                  0.21    0.00    0.83 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.17    0.58    1.42 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net318 (net)
                  0.17    0.00    1.42 ^ input73/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.58 ^ input73/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net73 (net)
                  0.14    0.00    1.58 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.54    2.12 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net319 (net)
                  0.14    0.00    2.12 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.22    0.23    2.35 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net316 (net)
                  0.22    0.01    2.36 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  2.36   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                          0.35    0.90   library removal time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.02                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.71    0.21 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net317 (net)
                  0.27    0.00    0.21 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.21    0.62    0.83 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net315 (net)
                  0.21    0.00    0.83 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.17    0.58    1.42 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net318 (net)
                  0.17    0.00    1.42 ^ input73/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.58 ^ input73/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net73 (net)
                  0.14    0.00    1.58 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.54    2.12 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net319 (net)
                  0.14    0.00    2.12 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.22    0.23    2.35 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net316 (net)
                  0.22    0.01    2.36 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  2.36   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                          0.35    0.90   library removal time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.02                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.71    0.21 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net317 (net)
                  0.27    0.00    0.21 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.21    0.62    0.83 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net315 (net)
                  0.21    0.00    0.83 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.17    0.58    1.42 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net318 (net)
                  0.17    0.00    1.42 ^ input73/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.58 ^ input73/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net73 (net)
                  0.14    0.00    1.58 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.54    2.12 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net319 (net)
                  0.14    0.00    2.12 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.22    0.23    2.35 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net316 (net)
                  0.22    0.01    2.37 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  2.37   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                          0.35    0.90   library removal time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.02                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.59    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net328 (net)
                  0.09    0.00    0.09 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.25 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.02                           net326 (net)
                  0.11    0.00    0.25 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.39 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.39 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.16    0.56 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net327 (net)
                  0.11    0.00    0.56 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_2)
                                  0.56   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_2)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                         -0.23    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.02                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.59    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net328 (net)
                  0.09    0.00    0.09 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.25 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.02                           net326 (net)
                  0.11    0.00    0.25 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.39 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.39 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.16    0.56 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net327 (net)
                  0.11    0.01    0.57 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                         -0.24    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.02                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.59    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net328 (net)
                  0.09    0.00    0.09 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.25 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.02                           net326 (net)
                  0.11    0.00    0.25 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.39 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.39 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.16    0.56 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net327 (net)
                  0.11    0.01    0.57 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                         -0.24    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.02                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.59    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net328 (net)
                  0.09    0.00    0.09 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.25 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.02                           net326 (net)
                  0.11    0.00    0.25 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.39 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.39 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.16    0.56 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net327 (net)
                  0.11    0.01    0.56 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.56   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                         -0.24    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.02                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.59    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net328 (net)
                  0.09    0.00    0.09 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.25 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.02                           net326 (net)
                  0.11    0.00    0.25 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.39 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.39 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.16    0.56 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net327 (net)
                  0.11    0.01    0.57 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_0__leaf_clk0 (net)
                  0.08    0.00    0.45 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.55   clock uncertainty
                          0.00    0.55   clock reconvergence pessimism
                         -0.24    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.23    0.56 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_0__leaf_prog_clk (net)
                  0.13    0.00    0.56 ^ clkbuf_leaf_55_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.71 ^ clkbuf_leaf_55_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_prog_clk (net)
                  0.05    0.00    0.71 ^ cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.38    1.10 ^ cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cby_8__8_.cby_8__8_.mem_right_ipin_7.mem_out[1] (net)
                  0.12    0.00    1.10 ^ cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.25    0.61 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_0__leaf_prog_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_56_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.78 ^ clkbuf_leaf_56_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_56_prog_clk (net)
                  0.04    0.00    0.78 ^ cby_8__8_.cby_8__8_.mem_right_ipin_7.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.88   clock uncertainty
                         -0.06    0.82   clock reconvergence pessimism
                         -0.05    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.55 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_5__leaf_prog_clk (net)
                  0.12    0.00    0.55 ^ clkbuf_leaf_16_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.71 ^ clkbuf_leaf_16_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_16_prog_clk (net)
                  0.06    0.00    0.71 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.39    1.10 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.02                           cbx_8__8_.cbx_1__8_.mem_top_ipin_3.mem_out[0] (net)
                  0.12    0.00    1.10 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.25    0.61 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_5__leaf_prog_clk (net)
                  0.12    0.00    0.61 ^ clkbuf_leaf_20_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.78 ^ clkbuf_leaf_20_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_20_prog_clk (net)
                  0.05    0.00    0.79 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.89   clock uncertainty
                         -0.06    0.83   clock reconvergence pessimism
                         -0.05    0.78   library hold time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.23    0.55 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_1__leaf_prog_clk (net)
                  0.13    0.00    0.56 ^ clkbuf_leaf_6_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16    0.71 ^ clkbuf_leaf_6_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_6_prog_clk (net)
                  0.05    0.00    0.72 ^ sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.15    0.38    1.10 ^ sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_8__8_.mem_left_track_49.mem_out[0] (net)
                  0.15    0.00    1.10 ^ sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.25    0.61 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_1__leaf_prog_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_6_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.79 ^ clkbuf_leaf_6_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_6_prog_clk (net)
                  0.05    0.00    0.79 ^ sb_8__8_.mem_left_track_49.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                         -0.08    0.82   clock reconvergence pessimism
                         -0.06    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.22    0.55 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.11                           clknet_3_4__leaf_prog_clk (net)
                  0.13    0.00    0.55 ^ clkbuf_leaf_9_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.71 ^ clkbuf_leaf_9_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.04                           clknet_leaf_9_prog_clk (net)
                  0.06    0.00    0.71 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.40    1.11 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cbx_8__8_.cbx_1__8_.mem_top_ipin_12.mem_out[1] (net)
                  0.13    0.00    1.11 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.11   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.25    0.61 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.11                           clknet_3_4__leaf_prog_clk (net)
                  0.13    0.01    0.61 ^ clkbuf_leaf_8_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.78 ^ clkbuf_leaf_8_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_8_prog_clk (net)
                  0.05    0.00    0.78 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.88   clock uncertainty
                         -0.06    0.82   clock reconvergence pessimism
                         -0.05    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.55 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_5__leaf_prog_clk (net)
                  0.12    0.00    0.55 ^ clkbuf_leaf_14_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.72 ^ clkbuf_leaf_14_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.04                           clknet_leaf_14_prog_clk (net)
                  0.06    0.00    0.72 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.15    0.39    1.10 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           cbx_8__8_.cbx_1__8_.mem_top_ipin_11.mem_out[2] (net)
                  0.15    0.00    1.11 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.11   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.25    0.61 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_5__leaf_prog_clk (net)
                  0.12    0.00    0.61 ^ clkbuf_leaf_14_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.79 ^ clkbuf_leaf_14_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.04                           clknet_leaf_14_prog_clk (net)
                  0.06    0.00    0.79 ^ cbx_8__8_.cbx_1__8_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                         -0.08    0.82   clock reconvergence pessimism
                         -0.05    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


