#define HDMIRX_P0_PHY_DTOP_2_BASE 0x220b00
//Page P0_HDMIRX_PHY_DTOP_2
#define REG_0040_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x20)//0x220b_10h
    #define REG_0040_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_CONTROL_EN Fld(4,0,AC_MSKB0)//[3:0]
#define REG_0044_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x22)//0x220b_11h
    #define REG_0044_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EXECUTE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0044_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_DONE Fld(4,4,AC_MSKB0)//[7:4]
#define REG_0048_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x24)//0x220b_12h
    #define REG_0048_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EQ_GEAR_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EQ_GEAR_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_004C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x26)//0x220b_13h
    #define REG_004C_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EQ_GEAR_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_004C_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EQ_GEAR_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0050_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x28)//0x220b_14h
    #define REG_0050_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_STATE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0054_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x2a)//0x220b_15h
    #define REG_0054_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_STATE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0058_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x2c)//0x220b_16h
    #define REG_0058_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_STATE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_005C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x2e)//0x220b_17h
    #define REG_005C_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_STATE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0060_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x30)//0x220b_18h
    #define REG_0060_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_READ_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0064_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x32)//0x220b_19h
    #define REG_0064_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_READ_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x34)//0x220b_1ah
    #define REG_0068_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_READ_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_006C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x36)//0x220b_1bh
    #define REG_006C_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_READ_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0070_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x38)//0x220b_1ch
    #define REG_0070_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EQ_CONTROL_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0070_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_PH_SCAN_CONTROL_EN Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0070_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_CHG_DLEV_EH_CONTROL_EN Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0070_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_AGC_CONTROL_EN Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0074_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x3a)//0x220b_1dh
    #define REG_0074_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_DFE_CONTROL_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0074_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_ENH_EQ_CONTROL_EN Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0074_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_EYE_SCAN_CONTROL_EN Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0074_P0_HDMIRX_PHY_DTOP_2_REG_PHY_MCU_CDR_CONTROL_EN Fld(4,12,AC_MSKB1)//[15:12]
#define REG_007C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x3e)//0x220b_1fh
    #define REG_007C_P0_HDMIRX_PHY_DTOP_2_REG_AEQ_SETTLE_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_007C_P0_HDMIRX_PHY_DTOP_2_REG_AEQ_SETTLE_DONE Fld(1,1,AC_MSKB0)//[1:1]
#define REG_0080_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x40)//0x220b_20h
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_GEAR_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DATA_E_INV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_FORCE_INIT_DLEV_CODE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_FORCE_INIT_EQ_GEAR Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DLEV_STEP Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DEBUG_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0080_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DEBUG_LANE_SEL Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0084_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x42)//0x220b_21h
    #define REG_0084_P0_HDMIRX_PHY_DTOP_2_REG_EQ_INIT_DLEV_CODE Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0088_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x44)//0x220b_22h
    #define REG_0088_P0_HDMIRX_PHY_DTOP_2_REG_EQ_INIT_EQ_GEAR Fld(6,0,AC_MSKB0)//[5:0]
#define REG_008C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x46)//0x220b_23h
    #define REG_008C_P0_HDMIRX_PHY_DTOP_2_REG_EQ_CURSOR_CONVERGE_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0090_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x48)//0x220b_24h
    #define REG_0090_P0_HDMIRX_PHY_DTOP_2_REG_EQ_CURSOR_OBSERVE_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0094_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x4a)//0x220b_25h
    #define REG_0094_P0_HDMIRX_PHY_DTOP_2_REG_EQ_GEAR_SWITCH_TH Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0094_P0_HDMIRX_PHY_DTOP_2_REG_EQ_MAX_MIN_GEAR_DIFF_TH Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0098_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x4c)//0x220b_26h
    #define REG_0098_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DLEV_SETTLE_TIME Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_P0_HDMIRX_PHY_DTOP_2_REG_EQ_GEAR_SWITCH_SETTLE_TIME Fld(8,8,AC_FULLB1)//[15:8]
#define REG_009C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x4e)//0x220b_27h
    #define REG_009C_P0_HDMIRX_PHY_DTOP_2_REG_EQ_REDO_INTERVAL_TIME Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x50)//0x220b_28h
    #define REG_00A0_P0_HDMIRX_PHY_DTOP_2_REG_EQ_MAIN_STATE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x52)//0x220b_29h
    #define REG_00A4_P0_HDMIRX_PHY_DTOP_2_REG_EQ_MAIN_STATE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x54)//0x220b_2ah
    #define REG_00A8_P0_HDMIRX_PHY_DTOP_2_REG_EQ_MAIN_STATE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x56)//0x220b_2bh
    #define REG_00AC_P0_HDMIRX_PHY_DTOP_2_REG_EQ_MAIN_STATE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x58)//0x220b_2ch
    #define REG_00B0_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DEBUG_OUT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x5a)//0x220b_2dh
    #define REG_00B4_P0_HDMIRX_PHY_DTOP_2_REG_EQ_DEBUG_OUT_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00C0_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x60)//0x220b_30h
    #define REG_00C0_P0_HDMIRX_PHY_DTOP_2_REG_PD_DLPF_AUTO Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C0_P0_HDMIRX_PHY_DTOP_2_REG_EQ_FINE2COARSE_EN Fld(1,1,AC_MSKB0)//[1:1]
#define REG_00C4_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x62)//0x220b_31h
    #define REG_00C4_P0_HDMIRX_PHY_DTOP_2_REG_CAL_DURATION Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMIRX_PHY_DTOP_2_REG_PD_DLPF_DURATION Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x64)//0x220b_32h
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_UNDER_ENABLE_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_UNDER_ENABLE_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_UNDER_ENABLE_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_UNDER_ENABLE_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_OVER_ENABLE_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_OVER_ENABLE_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_OVER_ENABLE_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_PRE_OVER_ENABLE_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_UNDER_ENABLE_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_UNDER_ENABLE_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_UNDER_ENABLE_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_UNDER_ENABLE_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_OVER_ENABLE_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_OVER_ENABLE_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_OVER_ENABLE_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_2_REG_POST_OVER_ENABLE_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00CC_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x66)//0x220b_33h
    #define REG_00CC_P0_HDMIRX_PHY_DTOP_2_REG_OV_ONLY_MD_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00CC_P0_HDMIRX_PHY_DTOP_2_REG_OV_ONLY_MD_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00CC_P0_HDMIRX_PHY_DTOP_2_REG_OV_ONLY_MD_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00CC_P0_HDMIRX_PHY_DTOP_2_REG_OV_ONLY_MD_L3 Fld(1,3,AC_MSKB0)//[3:3]
#define REG_00D0_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x68)//0x220b_34h
    #define REG_00D0_P0_HDMIRX_PHY_DTOP_2_REG_AABA_PATTERN_L0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00D0_P0_HDMIRX_PHY_DTOP_2_REG_AABA_PATTERN_L1 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00D4_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x6a)//0x220b_35h
    #define REG_00D4_P0_HDMIRX_PHY_DTOP_2_REG_AABA_PATTERN_L2 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00D4_P0_HDMIRX_PHY_DTOP_2_REG_AABA_PATTERN_L3 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0100_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x80)//0x220b_40h
    #define REG_0100_P0_HDMIRX_PHY_DTOP_2_REG_EN_DLEV_CAL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_2_REG_DLEV_CAL_FORMAT Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_2_REG_DLEV_CAL_SHIFT_L0 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_2_REG_DLEV_CAL_SHIFT_L1 Fld(2,12,AC_MSKB1)//[13:12]
#define REG_0104_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x82)//0x220b_41h
    #define REG_0104_P0_HDMIRX_PHY_DTOP_2_REG_DLEV_CAL_SHIFT_L2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0104_P0_HDMIRX_PHY_DTOP_2_REG_DLEV_CAL_SHIFT_L3 Fld(2,4,AC_MSKB0)//[5:4]
#define REG_0108_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x84)//0x220b_42h
    #define REG_0108_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_LAT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0108_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_SEL Fld(3,4,AC_MSKB0)//[6:4]
#define REG_010C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x86)//0x220b_43h
    #define REG_010C_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x88)//0x220b_44h
    #define REG_0110_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_0_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0114_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x8a)//0x220b_45h
    #define REG_0114_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x8c)//0x220b_46h
    #define REG_0118_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_1_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_011C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x8e)//0x220b_47h
    #define REG_011C_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_2_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x90)//0x220b_48h
    #define REG_0120_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_2_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0124_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x92)//0x220b_49h
    #define REG_0124_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_3_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0x94)//0x220b_4ah
    #define REG_0128_P0_HDMIRX_PHY_DTOP_2_REG_SSLMS_DLEV_CAL_DBG_3_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0140_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xa0)//0x220b_50h
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_RST_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_RST_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_RST_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_RST_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_EN_CUSROR_EST_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_EN_CUSROR_EST_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_EN_CUSROR_EST_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_EN_CUSROR_EST_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_PRE_POST_CURSOR_ESTIMATION_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_PRE_POST_CURSOR_ESTIMATION_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_PRE_POST_CURSOR_ESTIMATION_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_PRE_POST_CURSOR_ESTIMATION_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_USE_INVERSE_PATTERN_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_USE_INVERSE_PATTERN_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_USE_INVERSE_PATTERN_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0140_P0_HDMIRX_PHY_DTOP_2_REG_USE_INVERSE_PATTERN_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0144_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xa2)//0x220b_51h
    #define REG_0144_P0_HDMIRX_PHY_DTOP_2_REG_OBSERVE_WINDOW_N Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0148_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xa4)//0x220b_52h
    #define REG_0148_P0_HDMIRX_PHY_DTOP_2_REG_OBSERVE_WINDOW_P Fld(12,0,AC_MSKW10)//[11:0]
#define REG_014C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xa6)//0x220b_53h
    #define REG_014C_P0_HDMIRX_PHY_DTOP_2_REG_AVERAGE_WINDOW Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_014C_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_EQ_DLEV_STEP Fld(3,4,AC_MSKB0)//[6:4]
#define REG_0150_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xa8)//0x220b_54h
    #define REG_0150_P0_HDMIRX_PHY_DTOP_2_REG_INIT_DLEV_RTL Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0154_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xaa)//0x220b_55h
    #define REG_0154_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DONE_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0154_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_OUT_CURSOR_L0 Fld(10,1,AC_MSKW10)//[10:1]
#define REG_0158_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xac)//0x220b_56h
    #define REG_0158_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DONE_L1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0158_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_OUT_CURSOR_L1 Fld(10,1,AC_MSKW10)//[10:1]
#define REG_015C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xae)//0x220b_57h
    #define REG_015C_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DONE_L2 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_OUT_CURSOR_L2 Fld(10,1,AC_MSKW10)//[10:1]
#define REG_0160_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xb0)//0x220b_58h
    #define REG_0160_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DONE_L3 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0160_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_OUT_CURSOR_L3 Fld(10,1,AC_MSKW10)//[10:1]
#define REG_0164_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xb2)//0x220b_59h
    #define REG_0164_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_SETTLE_TIME_MANUAL_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0164_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_SETTLE_TIME_MANUAL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0168_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xb4)//0x220b_5ah
    #define REG_0168_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_FREEZE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_SEL_LANE Fld(2,2,AC_MSKB0)//[3:2]
#define REG_016C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xb6)//0x220b_5bh
    #define REG_016C_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_OUT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xb8)//0x220b_5ch
    #define REG_0170_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_OUT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xba)//0x220b_5dh
    #define REG_0174_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_OUT_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xbc)//0x220b_5eh
    #define REG_0178_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_OUT_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xbe)//0x220b_5fh
    #define REG_017C_P0_HDMIRX_PHY_DTOP_2_REG_CURSOR_EST_DEBUG_OUT_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xc8)//0x220b_64h
    #define REG_0190_P0_HDMIRX_PHY_DTOP_2_REG_TEST_BUS_LANE0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_2_REG_TEST_BUS_SEL Fld(5,4,AC_MSKW10)//[8:4]
#define REG_01C0_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xe0)//0x220b_70h
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_2_REG_CNT_CLK_FT_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_2_REG_CNT_CLK_FT_FREEZE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_2_REG_CNT_CLK_FT_DONE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_2_REG_CNT_FT_DET_PERIOD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMIRX_PHY_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE +0xe2)//0x220b_71h
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_2_REG_CNT_CLK_FT Fld(16,0,AC_FULLW10)//[15:0]

