
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.34

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.83 ^ priority_ptr[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.83   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.05    0.05   library removal time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.32    0.53    0.53 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.32    0.00    0.53 ^ _089_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.16    0.69 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _004_ (net)
                  0.05    0.00    0.69 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.69   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.83 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.04    0.19    0.23    1.05 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.19    0.00    1.05 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.05   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  9.05   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.32    0.53    0.53 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.32    0.00    0.53 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.23    0.19    0.73 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.23    0.00    0.73 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.24 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.24 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.51 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.51 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.19    0.37    1.88 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.19    0.00    1.88 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.07    0.27    0.20    2.08 ^ _070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _017_ (net)
                  0.27    0.00    2.08 ^ _088_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.09    2.17 v _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _029_ (net)
                  0.13    0.00    2.17 v _089_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.32    2.49 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _004_ (net)
                  0.05    0.00    2.49 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.83 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.04    0.19    0.23    1.05 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.19    0.00    1.05 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.05   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  9.05   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.32    0.53    0.53 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.32    0.00    0.53 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.23    0.19    0.73 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.23    0.00    0.73 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.24 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.24 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.51 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.51 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.19    0.37    1.88 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.19    0.00    1.88 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.07    0.27    0.20    2.08 ^ _070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _017_ (net)
                  0.27    0.00    2.08 ^ _088_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.09    2.17 v _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _029_ (net)
                  0.13    0.00    2.17 v _089_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.32    2.49 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _004_ (net)
                  0.05    0.00    2.49 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.342350721359253

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8366

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.20907089114189148

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9371

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.53    0.53 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.19    0.73 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.51    1.24 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.27    1.51 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.37    1.88 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.20    2.08 ^ _070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.09    2.17 v _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.32    2.49 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    2.49 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           2.49   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
  -0.18    9.82   library setup time
           9.82   data required time
---------------------------------------------------------
           9.82   data required time
          -2.49   data arrival time
---------------------------------------------------------
           7.34   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.53    0.53 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.16    0.69 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    0.69 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.69   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.69   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.4855

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.3359

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
295.147858

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   4.92e-04   3.84e-09   2.04e-03  20.5%
Combinational          5.14e-03   2.79e-03   1.62e-08   7.93e-03  79.5%
Clock                  0.00e+00   0.00e+00   4.70e-08   4.70e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.69e-03   3.28e-03   6.71e-08   9.97e-03 100.0%
                          67.1%      32.9%       0.0%
