@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg7 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg6 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg5 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg4 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg3 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg2 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg1 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg16_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg9_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg15_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg14_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg13_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg12_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg11_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg10_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@N: MO230 :"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":20:4:20:5|Found up-down counter in view:work.topcount(verilog) instance counter1.countai[7:0]  
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[0] (in view: work.topcount(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[2] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[1] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[3] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[7] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[6] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[5] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[4] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: /home/diamond/SharedFolder/Example/LEDtest/LEDtest_LEDtest.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
