{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:48:25 2024 " "Info: Processing started: Wed Jun 12 20:48:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 51 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l22 " "Info: Pin l22 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l22 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 768 720 896 784 "l22" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l21 " "Info: Pin l21 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l21 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 784 720 896 800 "l21" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l16 " "Info: Pin l16 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l16 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 800 720 896 816 "l16" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l15 " "Info: Pin l15 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l15 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 816 720 896 832 "l15" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK1k Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK1k\" to use Global clock in PIN 18" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdiv:inst\|7490:inst6\|7 Global clock " "Info: Automatically promoted some destinations of signal \"fdiv:inst\|7490:inst6\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdiv:inst\|7490:inst6\|7 " "Info: Destination \"fdiv:inst\|7490:inst6\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst3 " "Info: Destination \"inst3\" may be non-global or may not use global clock" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 952 1632 1696 1000 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74244:inst36\|26~0 " "Info: Destination \"74244:inst36\|26~0\" may be non-global or may not use global clock" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74244:inst37\|31~3 " "Info: Destination \"74244:inst37\|31~3\" may be non-global or may not use global clock" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "fdiv:inst\|74160:inst1\|45 Global clock " "Info: Automatically promoted signal \"fdiv:inst\|74160:inst1\|45\" to use Global clock" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdiv:inst\|74107:inst9\|1 Global clock " "Info: Automatically promoted some destinations of signal \"fdiv:inst\|74107:inst9\|1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdiv:inst\|74107:inst9\|1 " "Info: Destination \"fdiv:inst\|74107:inst9\|1\" may be non-global or may not use global clock" {  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 18 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 16 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 18 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.541 ns register pin " "Info: Estimated most critical path is register to pin delay of 12.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dy_time:inst2\|inst17 1 REG LAB_X8_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y7; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.740 ns) 2.507 ns wr_pa:inst34\|74244:inst\|10~0 2 COMB LAB_X8_Y9 1 " "Info: 2: + IC(1.767 ns) + CELL(0.740 ns) = 2.507 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'wr_pa:inst34\|74244:inst\|10~0'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.507 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.914 ns) 4.838 ns wr_pa:inst34\|74244:inst7\|1~2 3 COMB LAB_X8_Y7 2 " "Info: 3: + IC(1.417 ns) + CELL(0.914 ns) = 4.838 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 6.021 ns wr_pa:inst34\|74244:inst7\|1~3 4 COMB LAB_X8_Y7 6 " "Info: 4: + IC(0.983 ns) + CELL(0.200 ns) = 6.021 ns; Loc. = LAB_X8_Y7; Fanout = 6; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 7.204 ns 74244:inst37\|11~1 5 COMB LAB_X8_Y7 1 " "Info: 5: + IC(0.672 ns) + CELL(0.511 ns) = 7.204 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = '74244:inst37\|11~1'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.015 ns) + CELL(2.322 ns) 12.541 ns dd 6 PIN PIN_37 0 " "Info: 6: + IC(3.015 ns) + CELL(2.322 ns) = 12.541 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'dd'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.337 ns" { 74244:inst37|11~1 dd } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1040 2208 2384 1056 "dd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.687 ns ( 37.37 % ) " "Info: Total cell delay = 4.687 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.854 ns ( 62.63 % ) " "Info: Total interconnect delay = 7.854 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.541 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 dd } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projects/class_t/Block1.fit.smsg " "Info: Generated suppressed messages file F:/altera/projects/class_t/Block1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Info: Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 20:48:25 2024 " "Info: Processing ended: Wed Jun 12 20:48:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
