<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>332801</Best-caseLatency>
            <Average-caseLatency>332801</Average-caseLatency>
            <Worst-caseLatency>332801</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.328 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.328 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.328 ms</Worst-caseRealTimeLatency>
            <Interval-min>332802</Interval-min>
            <Interval-max>332802</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_19_1>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <Latency>332800</Latency>
                <AbsoluteTimeLatency>3328000</AbsoluteTimeLatency>
                <IterationLatency>1300</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_19_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>16</BRAM_18K>
            <DSP>7</DSP>
            <FF>3122</FF>
            <LUT>3103</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_address0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_ce0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_q0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_address0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_ce0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_q0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_address0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_ce0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_q0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_address0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_ce0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_q0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_address0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_ce0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_q0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_address0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_ce0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_q0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_address0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_ce0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_q0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_address0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_ce0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_q0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_0_address0</name>
            <Object>imag_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_0_ce0</name>
            <Object>imag_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_0_q0</name>
            <Object>imag_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_1_address0</name>
            <Object>imag_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_1_ce0</name>
            <Object>imag_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_1_q0</name>
            <Object>imag_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_2_address0</name>
            <Object>imag_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_2_ce0</name>
            <Object>imag_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_2_q0</name>
            <Object>imag_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_3_address0</name>
            <Object>imag_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_3_ce0</name>
            <Object>imag_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_3_q0</name>
            <Object>imag_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_4_address0</name>
            <Object>imag_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_4_ce0</name>
            <Object>imag_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_4_q0</name>
            <Object>imag_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_5_address0</name>
            <Object>imag_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_5_ce0</name>
            <Object>imag_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_5_q0</name>
            <Object>imag_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_6_address0</name>
            <Object>imag_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_6_ce0</name>
            <Object>imag_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_6_q0</name>
            <Object>imag_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_7_address0</name>
            <Object>imag_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_7_ce0</name>
            <Object>imag_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_7_q0</name>
            <Object>imag_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_address0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_ce0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_we0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_d0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_address0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_ce0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_we0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_d0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_address0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_ce0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_we0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_d0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_address0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_ce0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_we0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_d0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_4_address0</name>
            <Object>real_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_4_ce0</name>
            <Object>real_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_4_we0</name>
            <Object>real_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_4_d0</name>
            <Object>real_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_5_address0</name>
            <Object>real_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_5_ce0</name>
            <Object>real_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_5_we0</name>
            <Object>real_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_5_d0</name>
            <Object>real_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_6_address0</name>
            <Object>real_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_6_ce0</name>
            <Object>real_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_6_we0</name>
            <Object>real_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_6_d0</name>
            <Object>real_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_7_address0</name>
            <Object>real_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_7_ce0</name>
            <Object>real_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_7_we0</name>
            <Object>real_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_7_d0</name>
            <Object>real_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_address0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_ce0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_we0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_d0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_address0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_ce0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_we0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_d0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_address0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_ce0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_we0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_d0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_address0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_ce0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_we0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_d0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_4_address0</name>
            <Object>imag_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_4_ce0</name>
            <Object>imag_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_4_we0</name>
            <Object>imag_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_4_d0</name>
            <Object>imag_out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_5_address0</name>
            <Object>imag_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_5_ce0</name>
            <Object>imag_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_5_we0</name>
            <Object>imag_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_5_d0</name>
            <Object>imag_out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_6_address0</name>
            <Object>imag_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_6_ce0</name>
            <Object>imag_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_6_we0</name>
            <Object>imag_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_6_d0</name>
            <Object>imag_out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_7_address0</name>
            <Object>imag_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_7_ce0</name>
            <Object>imag_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_7_we0</name>
            <Object>imag_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_7_d0</name>
            <Object>imag_out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dft_Pipeline_VITIS_LOOP_24_2_fu_374</InstName>
                    <ModuleName>dft_Pipeline_VITIS_LOOP_24_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>374</ID>
                    <BindInstances>mul_8s_8s_8_1_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 add_ln27_fu_1374_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_12_fu_1466_p2 add_ln28_fu_1604_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_13_fu_1490_p2 add_ln28_1_fu_1694_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_14_fu_1563_p2 add_ln28_2_fu_1749_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_15_fu_1577_p2 add_ln28_3_fu_1775_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_16_fu_1653_p2 add_ln28_4_fu_1815_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 empty_17_fu_1667_p2 add_ln28_5_fu_1855_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 add_ln24_fu_1910_p2 p_ZL22cos_coefficients_table_0_U p_ZL22sin_coefficients_table_0_U p_ZL22cos_coefficients_table_1_U p_ZL22cos_coefficients_table_2_U p_ZL22cos_coefficients_table_3_U p_ZL22cos_coefficients_table_4_U p_ZL22cos_coefficients_table_5_U p_ZL22cos_coefficients_table_6_U p_ZL22cos_coefficients_table_7_U p_ZL22sin_coefficients_table_1_U p_ZL22sin_coefficients_table_2_U p_ZL22sin_coefficients_table_3_U p_ZL22sin_coefficients_table_4_U p_ZL22sin_coefficients_table_5_U p_ZL22sin_coefficients_table_6_U p_ZL22sin_coefficients_table_7_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln19_fu_460_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dft_Pipeline_VITIS_LOOP_24_2</Name>
            <Loops>
                <VITIS_LOOP_24_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1297</Best-caseLatency>
                    <Average-caseLatency>1297</Average-caseLatency>
                    <Worst-caseLatency>1297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1297</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_2>
                        <Name>VITIS_LOOP_24_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1295</Latency>
                        <AbsoluteTimeLatency>12.950 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3083</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3044</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U4" SOURCE="dft.cpp:27" URAM="0" VARIABLE="mul_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1374_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_1466_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1604_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_1490_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_1694_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_14_fu_1563_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_2_fu_1749_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_1577_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_1775_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_1653_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_4_fu_1815_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_1667_p2" SOURCE="dft.cpp:27" URAM="0" VARIABLE="empty_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_5_fu_1855_p2" SOURCE="dft.cpp:28" URAM="0" VARIABLE="add_ln28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:33" URAM="0" VARIABLE="sub_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:33" URAM="0" VARIABLE="temp_real_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add18_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_24_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="temp_imag_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_1910_p2" SOURCE="dft.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>332801</Best-caseLatency>
                    <Average-caseLatency>332801</Average-caseLatency>
                    <Worst-caseLatency>332801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>332802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>332800</Latency>
                        <AbsoluteTimeLatency>3.328 ms</AbsoluteTimeLatency>
                        <IterationLatency>1300</IterationLatency>
                        <PipelineDepth>1300</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dft_Pipeline_VITIS_LOOP_24_2_fu_374</Instance>
                        </InstanceList>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3122</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_460_p2" SOURCE="dft.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="real_sample" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_sample_0_address0" name="real_sample_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_0_ce0" name="real_sample_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_0_q0" name="real_sample_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_1_address0" name="real_sample_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_1_ce0" name="real_sample_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_1_q0" name="real_sample_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_2_address0" name="real_sample_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_2_ce0" name="real_sample_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_2_q0" name="real_sample_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_3_address0" name="real_sample_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_3_ce0" name="real_sample_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_3_q0" name="real_sample_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_4_address0" name="real_sample_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_4_ce0" name="real_sample_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_4_q0" name="real_sample_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_5_address0" name="real_sample_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_5_ce0" name="real_sample_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_5_q0" name="real_sample_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_6_address0" name="real_sample_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_6_ce0" name="real_sample_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_6_q0" name="real_sample_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_7_address0" name="real_sample_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_7_ce0" name="real_sample_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_7_q0" name="real_sample_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_sample" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_sample_0_address0" name="imag_sample_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_0_ce0" name="imag_sample_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_0_q0" name="imag_sample_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_1_address0" name="imag_sample_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_1_ce0" name="imag_sample_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_1_q0" name="imag_sample_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_2_address0" name="imag_sample_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_2_ce0" name="imag_sample_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_2_q0" name="imag_sample_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_3_address0" name="imag_sample_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_3_ce0" name="imag_sample_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_3_q0" name="imag_sample_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_4_address0" name="imag_sample_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_4_ce0" name="imag_sample_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_4_q0" name="imag_sample_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_5_address0" name="imag_sample_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_5_ce0" name="imag_sample_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_5_q0" name="imag_sample_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_6_address0" name="imag_sample_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_6_ce0" name="imag_sample_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_6_q0" name="imag_sample_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_7_address0" name="imag_sample_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_7_ce0" name="imag_sample_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_7_q0" name="imag_sample_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_out" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_out_0_address0" name="real_out_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_0_ce0" name="real_out_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_0_we0" name="real_out_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_0_d0" name="real_out_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_1_address0" name="real_out_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_1_ce0" name="real_out_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_we0" name="real_out_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_d0" name="real_out_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_2_address0" name="real_out_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_2_ce0" name="real_out_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_we0" name="real_out_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_d0" name="real_out_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_3_address0" name="real_out_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_3_ce0" name="real_out_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_we0" name="real_out_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_d0" name="real_out_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_4_address0" name="real_out_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_4_ce0" name="real_out_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_4_we0" name="real_out_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_4_d0" name="real_out_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_5_address0" name="real_out_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_5_ce0" name="real_out_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_5_we0" name="real_out_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_5_d0" name="real_out_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_6_address0" name="real_out_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_6_ce0" name="real_out_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_6_we0" name="real_out_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_6_d0" name="real_out_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_7_address0" name="real_out_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_7_ce0" name="real_out_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_7_we0" name="real_out_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_7_d0" name="real_out_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_out" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_out_0_address0" name="imag_out_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_0_ce0" name="imag_out_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_0_we0" name="imag_out_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_0_d0" name="imag_out_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_1_address0" name="imag_out_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_1_ce0" name="imag_out_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_we0" name="imag_out_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_d0" name="imag_out_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_2_address0" name="imag_out_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_2_ce0" name="imag_out_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_we0" name="imag_out_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_d0" name="imag_out_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_3_address0" name="imag_out_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_3_ce0" name="imag_out_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_we0" name="imag_out_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_d0" name="imag_out_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_4_address0" name="imag_out_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_4_ce0" name="imag_out_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_4_we0" name="imag_out_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_4_d0" name="imag_out_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_5_address0" name="imag_out_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_5_ce0" name="imag_out_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_5_we0" name="imag_out_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_5_d0" name="imag_out_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_6_address0" name="imag_out_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_6_ce0" name="imag_out_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_6_we0" name="imag_out_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_6_d0" name="imag_out_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_7_address0" name="imag_out_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_7_ce0" name="imag_out_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_7_we0" name="imag_out_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_7_d0" name="imag_out_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="real_sample_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_sample_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_sample_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="real_out_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="imag_out_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_out_0_address0">5, , </column>
                    <column name="imag_out_0_d0">32, , </column>
                    <column name="imag_out_1_address0">5, , </column>
                    <column name="imag_out_1_d0">32, , </column>
                    <column name="imag_out_2_address0">5, , </column>
                    <column name="imag_out_2_d0">32, , </column>
                    <column name="imag_out_3_address0">5, , </column>
                    <column name="imag_out_3_d0">32, , </column>
                    <column name="imag_out_4_address0">5, , </column>
                    <column name="imag_out_4_d0">32, , </column>
                    <column name="imag_out_5_address0">5, , </column>
                    <column name="imag_out_5_d0">32, , </column>
                    <column name="imag_out_6_address0">5, , </column>
                    <column name="imag_out_6_d0">32, , </column>
                    <column name="imag_out_7_address0">5, , </column>
                    <column name="imag_out_7_d0">32, , </column>
                    <column name="imag_sample_0_address0">5, , </column>
                    <column name="imag_sample_0_q0">32, , </column>
                    <column name="imag_sample_1_address0">5, , </column>
                    <column name="imag_sample_1_q0">32, , </column>
                    <column name="imag_sample_2_address0">5, , </column>
                    <column name="imag_sample_2_q0">32, , </column>
                    <column name="imag_sample_3_address0">5, , </column>
                    <column name="imag_sample_3_q0">32, , </column>
                    <column name="imag_sample_4_address0">5, , </column>
                    <column name="imag_sample_4_q0">32, , </column>
                    <column name="imag_sample_5_address0">5, , </column>
                    <column name="imag_sample_5_q0">32, , </column>
                    <column name="imag_sample_6_address0">5, , </column>
                    <column name="imag_sample_6_q0">32, , </column>
                    <column name="imag_sample_7_address0">5, , </column>
                    <column name="imag_sample_7_q0">32, , </column>
                    <column name="real_out_0_address0">5, , </column>
                    <column name="real_out_0_d0">32, , </column>
                    <column name="real_out_1_address0">5, , </column>
                    <column name="real_out_1_d0">32, , </column>
                    <column name="real_out_2_address0">5, , </column>
                    <column name="real_out_2_d0">32, , </column>
                    <column name="real_out_3_address0">5, , </column>
                    <column name="real_out_3_d0">32, , </column>
                    <column name="real_out_4_address0">5, , </column>
                    <column name="real_out_4_d0">32, , </column>
                    <column name="real_out_5_address0">5, , </column>
                    <column name="real_out_5_d0">32, , </column>
                    <column name="real_out_6_address0">5, , </column>
                    <column name="real_out_6_d0">32, , </column>
                    <column name="real_out_7_address0">5, , </column>
                    <column name="real_out_7_d0">32, , </column>
                    <column name="real_sample_0_address0">5, , </column>
                    <column name="real_sample_0_q0">32, , </column>
                    <column name="real_sample_1_address0">5, , </column>
                    <column name="real_sample_1_q0">32, , </column>
                    <column name="real_sample_2_address0">5, , </column>
                    <column name="real_sample_2_q0">32, , </column>
                    <column name="real_sample_3_address0">5, , </column>
                    <column name="real_sample_3_q0">32, , </column>
                    <column name="real_sample_4_address0">5, , </column>
                    <column name="real_sample_4_q0">32, , </column>
                    <column name="real_sample_5_address0">5, , </column>
                    <column name="real_sample_5_q0">32, , </column>
                    <column name="real_sample_6_address0">5, , </column>
                    <column name="real_sample_6_q0">32, , </column>
                    <column name="real_sample_7_address0">5, , </column>
                    <column name="real_sample_7_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_sample">in, float*</column>
                    <column name="imag_sample">in, float*</column>
                    <column name="real_out">out, float*</column>
                    <column name="imag_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_sample">real_sample_0_address0, port, offset, </column>
                    <column name="real_sample">real_sample_0_ce0, port, , </column>
                    <column name="real_sample">real_sample_0_q0, port, , </column>
                    <column name="real_sample">real_sample_1_address0, port, offset, </column>
                    <column name="real_sample">real_sample_1_ce0, port, , </column>
                    <column name="real_sample">real_sample_1_q0, port, , </column>
                    <column name="real_sample">real_sample_2_address0, port, offset, </column>
                    <column name="real_sample">real_sample_2_ce0, port, , </column>
                    <column name="real_sample">real_sample_2_q0, port, , </column>
                    <column name="real_sample">real_sample_3_address0, port, offset, </column>
                    <column name="real_sample">real_sample_3_ce0, port, , </column>
                    <column name="real_sample">real_sample_3_q0, port, , </column>
                    <column name="real_sample">real_sample_4_address0, port, offset, </column>
                    <column name="real_sample">real_sample_4_ce0, port, , </column>
                    <column name="real_sample">real_sample_4_q0, port, , </column>
                    <column name="real_sample">real_sample_5_address0, port, offset, </column>
                    <column name="real_sample">real_sample_5_ce0, port, , </column>
                    <column name="real_sample">real_sample_5_q0, port, , </column>
                    <column name="real_sample">real_sample_6_address0, port, offset, </column>
                    <column name="real_sample">real_sample_6_ce0, port, , </column>
                    <column name="real_sample">real_sample_6_q0, port, , </column>
                    <column name="real_sample">real_sample_7_address0, port, offset, </column>
                    <column name="real_sample">real_sample_7_ce0, port, , </column>
                    <column name="real_sample">real_sample_7_q0, port, , </column>
                    <column name="imag_sample">imag_sample_0_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_0_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_0_q0, port, , </column>
                    <column name="imag_sample">imag_sample_1_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_1_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_1_q0, port, , </column>
                    <column name="imag_sample">imag_sample_2_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_2_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_2_q0, port, , </column>
                    <column name="imag_sample">imag_sample_3_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_3_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_3_q0, port, , </column>
                    <column name="imag_sample">imag_sample_4_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_4_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_4_q0, port, , </column>
                    <column name="imag_sample">imag_sample_5_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_5_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_5_q0, port, , </column>
                    <column name="imag_sample">imag_sample_6_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_6_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_6_q0, port, , </column>
                    <column name="imag_sample">imag_sample_7_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_7_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_7_q0, port, , </column>
                    <column name="real_out">real_out_0_address0, port, offset, </column>
                    <column name="real_out">real_out_0_ce0, port, , </column>
                    <column name="real_out">real_out_0_we0, port, , </column>
                    <column name="real_out">real_out_0_d0, port, , </column>
                    <column name="real_out">real_out_1_address0, port, offset, </column>
                    <column name="real_out">real_out_1_ce0, port, , </column>
                    <column name="real_out">real_out_1_we0, port, , </column>
                    <column name="real_out">real_out_1_d0, port, , </column>
                    <column name="real_out">real_out_2_address0, port, offset, </column>
                    <column name="real_out">real_out_2_ce0, port, , </column>
                    <column name="real_out">real_out_2_we0, port, , </column>
                    <column name="real_out">real_out_2_d0, port, , </column>
                    <column name="real_out">real_out_3_address0, port, offset, </column>
                    <column name="real_out">real_out_3_ce0, port, , </column>
                    <column name="real_out">real_out_3_we0, port, , </column>
                    <column name="real_out">real_out_3_d0, port, , </column>
                    <column name="real_out">real_out_4_address0, port, offset, </column>
                    <column name="real_out">real_out_4_ce0, port, , </column>
                    <column name="real_out">real_out_4_we0, port, , </column>
                    <column name="real_out">real_out_4_d0, port, , </column>
                    <column name="real_out">real_out_5_address0, port, offset, </column>
                    <column name="real_out">real_out_5_ce0, port, , </column>
                    <column name="real_out">real_out_5_we0, port, , </column>
                    <column name="real_out">real_out_5_d0, port, , </column>
                    <column name="real_out">real_out_6_address0, port, offset, </column>
                    <column name="real_out">real_out_6_ce0, port, , </column>
                    <column name="real_out">real_out_6_we0, port, , </column>
                    <column name="real_out">real_out_6_d0, port, , </column>
                    <column name="real_out">real_out_7_address0, port, offset, </column>
                    <column name="real_out">real_out_7_ce0, port, , </column>
                    <column name="real_out">real_out_7_we0, port, , </column>
                    <column name="real_out">real_out_7_d0, port, , </column>
                    <column name="imag_out">imag_out_0_address0, port, offset, </column>
                    <column name="imag_out">imag_out_0_ce0, port, , </column>
                    <column name="imag_out">imag_out_0_we0, port, , </column>
                    <column name="imag_out">imag_out_0_d0, port, , </column>
                    <column name="imag_out">imag_out_1_address0, port, offset, </column>
                    <column name="imag_out">imag_out_1_ce0, port, , </column>
                    <column name="imag_out">imag_out_1_we0, port, , </column>
                    <column name="imag_out">imag_out_1_d0, port, , </column>
                    <column name="imag_out">imag_out_2_address0, port, offset, </column>
                    <column name="imag_out">imag_out_2_ce0, port, , </column>
                    <column name="imag_out">imag_out_2_we0, port, , </column>
                    <column name="imag_out">imag_out_2_d0, port, , </column>
                    <column name="imag_out">imag_out_3_address0, port, offset, </column>
                    <column name="imag_out">imag_out_3_ce0, port, , </column>
                    <column name="imag_out">imag_out_3_we0, port, , </column>
                    <column name="imag_out">imag_out_3_d0, port, , </column>
                    <column name="imag_out">imag_out_4_address0, port, offset, </column>
                    <column name="imag_out">imag_out_4_ce0, port, , </column>
                    <column name="imag_out">imag_out_4_we0, port, , </column>
                    <column name="imag_out">imag_out_4_d0, port, , </column>
                    <column name="imag_out">imag_out_5_address0, port, offset, </column>
                    <column name="imag_out">imag_out_5_ce0, port, , </column>
                    <column name="imag_out">imag_out_5_we0, port, , </column>
                    <column name="imag_out">imag_out_5_d0, port, , </column>
                    <column name="imag_out">imag_out_6_address0, port, offset, </column>
                    <column name="imag_out">imag_out_6_ce0, port, , </column>
                    <column name="imag_out">imag_out_6_we0, port, , </column>
                    <column name="imag_out">imag_out_6_d0, port, , </column>
                    <column name="imag_out">imag_out_7_address0, port, offset, </column>
                    <column name="imag_out">imag_out_7_ce0, port, , </column>
                    <column name="imag_out">imag_out_7_we0, port, , </column>
                    <column name="imag_out">imag_out_7_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="dft.cpp:11" status="valid" parentFunction="dft" variable="real_sample" isDirective="0" options="variable=real_sample cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:12" status="valid" parentFunction="dft" variable="imag_sample" isDirective="0" options="variable=imag_sample cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:13" status="valid" parentFunction="dft" variable="real_out" isDirective="0" options="variable=real_out cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:14" status="valid" parentFunction="dft" variable="imag_out" isDirective="0" options="variable=imag_out cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:15" status="valid" parentFunction="dft" variable="cos_coefficients_table" isDirective="0" options="variable=cos_coefficients_table cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:16" status="valid" parentFunction="dft" variable="sin_coefficients_table" isDirective="0" options="variable=sin_coefficients_table cyclic factor=8"/>
        <Pragma type="unroll" location="dft.cpp:25" status="valid" parentFunction="dft" variable="" isDirective="0" options="factor=8"/>
    </PragmaReport>
</profile>

