[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2704026 heartbeat IPC: 3.698 cumulative IPC: 3.698 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2704026 cumulative IPC: 3.698 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2704026 cumulative IPC: 3.698 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 10783523 heartbeat IPC: 1.238 cumulative IPC: 1.238 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21757857 heartbeat IPC: 0.9112 cumulative IPC: 1.05 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30690908 heartbeat IPC: 1.119 cumulative IPC: 1.072 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 40613967 heartbeat IPC: 1.008 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 37 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 48419106 cumulative IPC: 1.033 (Simulation time: 00 hr 03 min 15 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 48419106 cumulative IPC: 1.033 (Simulation time: 00 hr 03 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.033 instructions: 50000003 cycles: 48419106
CPU 0 Branch Prediction Accuracy: 90.31% MPKI: 9.36 Average ROB Occupancy at Mispredict: 35.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.353
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

cpu0->cpu0_STLB TOTAL        ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 234.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1298554 HIT:     224553 MISS:    1074001 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     630677 HIT:      53478 MISS:     577199 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     279573 HIT:      23009 MISS:     256564 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     388167 HIT:     148060 MISS:     240107 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        137 HIT:          6 MISS:        131 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 67.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3532449 HIT:    3529887 MISS:       2562 MSHR_MERGE:       1354
cpu0->cpu0_L1I LOAD         ACCESS:    3532449 HIT:    3529887 MISS:       2562 MSHR_MERGE:       1354
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 242 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9992585 HIT:    7293640 MISS:    2698945 MSHR_MERGE:    1789766
cpu0->cpu0_L1D LOAD         ACCESS:    6682468 HIT:    5223896 MISS:    1458572 MSHR_MERGE:     829103
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3309254 HIT:    2069019 MISS:    1240235 MSHR_MERGE:     960662
cpu0->cpu0_L1D TRANSLATION  ACCESS:        863 HIT:        725 MISS:        138 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3185433 HIT:    3185411 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:    3185433 HIT:    3185411 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 529.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9683084 HIT:    9657212 MISS:      25872 MSHR_MERGE:      10139
cpu0->cpu0_DTLB LOAD         ACCESS:    9683084 HIT:    9657212 MISS:      25872 MSHR_MERGE:      10139
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.62 cycles
cpu0->LLC TOTAL        ACCESS:    1213741 HIT:     980951 MISS:     232790 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     577199 HIT:     477329 MISS:      99870 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     256564 HIT:     136499 MISS:     120065 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     379847 HIT:     367087 MISS:      12760 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        131 HIT:         36 MISS:         95 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 253.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12085
  ROW_BUFFER_MISS:     207726
  AVG DBUS CONGESTED CYCLE: 10.31
Channel 0 WQ ROW_BUFFER_HIT:      39787
  ROW_BUFFER_MISS:     137067
  FULL:       2176
Channel 0 REFRESHES ISSUED:       4035
