
---------- Begin Simulation Statistics ----------
final_tick                               158898184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 301177                       # Simulator instruction rate (inst/s)
host_mem_usage                                8541452                       # Number of bytes of host memory used
host_op_rate                                   301768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   332.03                       # Real time elapsed on the host
host_tick_rate                              478564689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158898                       # Number of seconds simulated
sim_ticks                                158898184000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.588982                       # CPI: cycles per instruction
system.cpu.discardedOps                        189412                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26312889                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629334                       # IPC: instructions per cycle
system.cpu.numCycles                        158898184                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132585295                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485792                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735486                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103807                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101806                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904887                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51336296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51336296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51336806                       # number of overall hits
system.cpu.dcache.overall_hits::total        51336806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735252                       # number of overall misses
system.cpu.dcache.overall_misses::total        735252                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33124043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33124043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33124043000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33124043000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072058                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45541.158711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45541.158711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45051.279017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45051.279017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.917904                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626878                       # number of writebacks
system.cpu.dcache.writebacks::total            626878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682805                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30226152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30226152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31041867999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31041867999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44786.119425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44786.119425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45462.274001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45462.274001                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40725910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40725910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13482449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13482449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34690.732207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34690.732207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12687834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12687834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32691.503396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32691.503396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19641594000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19641594000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57991.809765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57991.809765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17538318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17538318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61153.442216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61153.442216                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    815715999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    815715999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103189.879696                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103189.879696                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.526274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.185275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.526274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827073                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685765                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474966                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024861                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277887                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277887                       # number of overall hits
system.cpu.icache.overall_hits::total        10277887                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72217000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72217000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72217000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72217000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93424.320828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93424.320828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93424.320828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93424.320828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70671000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70671000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91424.320828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91424.320828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91424.320828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91424.320828                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277887                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93424.320828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93424.320828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70671000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70671000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91424.320828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91424.320828                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.766204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.102199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.766204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558093                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158898184000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               502800                       # number of demand (read+write) hits
system.l2.demand_hits::total                   502902                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              502800                       # number of overall hits
system.l2.overall_hits::total                  502902                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180005                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            180005                       # number of overall misses
system.l2.overall_misses::total                180676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18421807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18487978000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66171000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18421807000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18487978000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683578                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683578                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.263626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.263626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98615.499255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102340.529430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102326.695300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98615.499255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102340.529430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102326.695300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68661                       # number of writebacks
system.l2.writebacks::total                     68661                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180670                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180670                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52751000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14821323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14874074000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52751000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14821323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14874074000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.263617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.263617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78615.499255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82341.140784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82327.303924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78615.499255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82341.140784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82327.303924                       # average overall mshr miss latency
system.l2.replacements                         115263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626878                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159069                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13330214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13330214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104368.156088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104368.156088                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10775754000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10775754000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84368.156088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84368.156088                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66171000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66171000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98615.499255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98615.499255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52751000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52751000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78615.499255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78615.499255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        343731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            343731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5091593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5091593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97387.112199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97387.112199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4045569000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4045569000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77388.648711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77388.648711                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63862.562659                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.553200                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.743764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.683855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63671.135040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65450                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11105735                       # Number of tag accesses
system.l2.tags.data_accesses                 11105735                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011851720500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68661                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.963008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.158740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.575373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3854     93.79%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      6.18%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2670     64.98%     64.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.78%     65.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1373     33.41%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.63%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11562880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4394304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158737523000                       # Total gap between requests
system.mem_ctrls.avgGap                     636653.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11518976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4392640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 270261.112612841418                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72492810.868121683598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 27644368.799079541117                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68661                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18308500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5566125250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3714007654500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27285.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30923.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  54091954.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11519936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11562880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4394304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4394304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       270261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72498852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72769114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       270261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       270261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     27654841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        27654841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     27654841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       270261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72498852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       100423954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180655                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68635                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2197152500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             903275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5584433750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12162.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30912.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              126677                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51429                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   224.131265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.695625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   280.072595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        45261     63.58%     63.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5800      8.15%     71.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4490      6.31%     78.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          995      1.40%     79.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8113     11.40%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          854      1.20%     92.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          426      0.60%     92.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          360      0.51%     93.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4885      6.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11561920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4392640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.763072                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               27.644369                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       258018180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       137139915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      647498040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     181577700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12542958480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29451585360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36215568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79434345675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.907196                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93838978500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5305820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59753385500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       250235580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       133003365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      642378660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     176697000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12542958480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28772544930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36787391520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79305209535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.094499                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  95332137000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5305820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58260227000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52947                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46145                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127723                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52947                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15957184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15957184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180670                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           570120000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          975109500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       695539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049270                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83819712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83890496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115263                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4394304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           798841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000668                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025846                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 798307     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    534      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             798841                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158898184000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2620114000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048420994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
