ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"app_ble.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "STM32_WPAN/App/app_ble.c"
  20              		.section	.text.Switch_OFF_GPIO,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Switch_OFF_GPIO:
  27              	.LFB1426:
   1:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Header */
   2:STM32_WPAN/App/app_ble.c **** /**
   3:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
   4:STM32_WPAN/App/app_ble.c ****   * @file    App/app_ble.c
   5:STM32_WPAN/App/app_ble.c ****   * @author  MCD Application Team
   6:STM32_WPAN/App/app_ble.c ****   * @brief   BLE Application
   7:STM32_WPAN/App/app_ble.c ****   *****************************************************************************
   8:STM32_WPAN/App/app_ble.c ****   * @attention
   9:STM32_WPAN/App/app_ble.c ****   *
  10:STM32_WPAN/App/app_ble.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:STM32_WPAN/App/app_ble.c ****   * All rights reserved.
  12:STM32_WPAN/App/app_ble.c ****   *
  13:STM32_WPAN/App/app_ble.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:STM32_WPAN/App/app_ble.c ****   * in the root directory of this software component.
  15:STM32_WPAN/App/app_ble.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:STM32_WPAN/App/app_ble.c ****   *
  17:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
  18:STM32_WPAN/App/app_ble.c ****   */
  19:STM32_WPAN/App/app_ble.c **** /* USER CODE END Header */
  20:STM32_WPAN/App/app_ble.c **** 
  21:STM32_WPAN/App/app_ble.c **** /* Includes ------------------------------------------------------------------*/
  22:STM32_WPAN/App/app_ble.c **** #include "main.h"
  23:STM32_WPAN/App/app_ble.c **** 
  24:STM32_WPAN/App/app_ble.c **** #include "app_common.h"
  25:STM32_WPAN/App/app_ble.c **** 
  26:STM32_WPAN/App/app_ble.c **** #include "dbg_trace.h"
  27:STM32_WPAN/App/app_ble.c **** #include "ble.h"
  28:STM32_WPAN/App/app_ble.c **** #include "tl.h"
  29:STM32_WPAN/App/app_ble.c **** #include "app_ble.h"
  30:STM32_WPAN/App/app_ble.c **** 
  31:STM32_WPAN/App/app_ble.c **** #include "stm32_seq.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 2


  32:STM32_WPAN/App/app_ble.c **** #include "shci.h"
  33:STM32_WPAN/App/app_ble.c **** #include "stm32_lpm.h"
  34:STM32_WPAN/App/app_ble.c **** #include "otp.h"
  35:STM32_WPAN/App/app_ble.c **** 
  36:STM32_WPAN/App/app_ble.c **** #include "p2p_server_app.h"
  37:STM32_WPAN/App/app_ble.c **** 
  38:STM32_WPAN/App/app_ble.c **** /* Private includes ----------------------------------------------------------*/
  39:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Includes */
  40:STM32_WPAN/App/app_ble.c **** 
  41:STM32_WPAN/App/app_ble.c **** /* USER CODE END Includes */
  42:STM32_WPAN/App/app_ble.c **** 
  43:STM32_WPAN/App/app_ble.c **** /* Private typedef -----------------------------------------------------------*/
  44:STM32_WPAN/App/app_ble.c **** 
  45:STM32_WPAN/App/app_ble.c **** /**
  46:STM32_WPAN/App/app_ble.c ****  * security parameters structure
  47:STM32_WPAN/App/app_ble.c ****  */
  48:STM32_WPAN/App/app_ble.c **** typedef struct _tSecurityParams
  49:STM32_WPAN/App/app_ble.c **** {
  50:STM32_WPAN/App/app_ble.c ****   /**
  51:STM32_WPAN/App/app_ble.c ****    * IO capability of the device
  52:STM32_WPAN/App/app_ble.c ****    */
  53:STM32_WPAN/App/app_ble.c ****   uint8_t ioCapability;
  54:STM32_WPAN/App/app_ble.c **** 
  55:STM32_WPAN/App/app_ble.c ****   /**
  56:STM32_WPAN/App/app_ble.c ****    * Authentication requirement of the device
  57:STM32_WPAN/App/app_ble.c ****    * Man In the Middle protection required?
  58:STM32_WPAN/App/app_ble.c ****    */
  59:STM32_WPAN/App/app_ble.c ****   uint8_t mitm_mode;
  60:STM32_WPAN/App/app_ble.c **** 
  61:STM32_WPAN/App/app_ble.c ****   /**
  62:STM32_WPAN/App/app_ble.c ****    * bonding mode of the device
  63:STM32_WPAN/App/app_ble.c ****    */
  64:STM32_WPAN/App/app_ble.c ****   uint8_t bonding_mode;
  65:STM32_WPAN/App/app_ble.c **** 
  66:STM32_WPAN/App/app_ble.c ****   /**
  67:STM32_WPAN/App/app_ble.c ****    * this variable indicates whether to use a fixed pin
  68:STM32_WPAN/App/app_ble.c ****    * during the pairing process or a passkey has to be
  69:STM32_WPAN/App/app_ble.c ****    * requested to the application during the pairing process
  70:STM32_WPAN/App/app_ble.c ****    * 0 implies use fixed pin and 1 implies request for passkey
  71:STM32_WPAN/App/app_ble.c ****    */
  72:STM32_WPAN/App/app_ble.c ****   uint8_t Use_Fixed_Pin;
  73:STM32_WPAN/App/app_ble.c **** 
  74:STM32_WPAN/App/app_ble.c ****   /**
  75:STM32_WPAN/App/app_ble.c ****    * minimum encryption key size requirement
  76:STM32_WPAN/App/app_ble.c ****    */
  77:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMin;
  78:STM32_WPAN/App/app_ble.c **** 
  79:STM32_WPAN/App/app_ble.c ****   /**
  80:STM32_WPAN/App/app_ble.c ****    * maximum encryption key size requirement
  81:STM32_WPAN/App/app_ble.c ****    */
  82:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMax;
  83:STM32_WPAN/App/app_ble.c **** 
  84:STM32_WPAN/App/app_ble.c ****   /**
  85:STM32_WPAN/App/app_ble.c ****    * fixed pin to be used in the pairing process if
  86:STM32_WPAN/App/app_ble.c ****    * Use_Fixed_Pin is set to 1
  87:STM32_WPAN/App/app_ble.c ****    */
  88:STM32_WPAN/App/app_ble.c ****   uint32_t Fixed_Pin;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 3


  89:STM32_WPAN/App/app_ble.c **** 
  90:STM32_WPAN/App/app_ble.c ****   /**
  91:STM32_WPAN/App/app_ble.c ****    * this flag indicates whether the host has to initiate
  92:STM32_WPAN/App/app_ble.c ****    * the security, wait for pairing or does not have any security
  93:STM32_WPAN/App/app_ble.c ****    * requirements.
  94:STM32_WPAN/App/app_ble.c ****    * 0x00 : no security required
  95:STM32_WPAN/App/app_ble.c ****    * 0x01 : host should initiate security by sending the slave security
  96:STM32_WPAN/App/app_ble.c ****    *        request command
  97:STM32_WPAN/App/app_ble.c ****    * 0x02 : host need not send the clave security request but it
  98:STM32_WPAN/App/app_ble.c ****    * has to wait for paiirng to complete before doing any other
  99:STM32_WPAN/App/app_ble.c ****    * processing
 100:STM32_WPAN/App/app_ble.c ****    */
 101:STM32_WPAN/App/app_ble.c ****   uint8_t initiateSecurity;
 102:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN tSecurityParams*/
 103:STM32_WPAN/App/app_ble.c **** 
 104:STM32_WPAN/App/app_ble.c ****   /* USER CODE END tSecurityParams */
 105:STM32_WPAN/App/app_ble.c **** }tSecurityParams;
 106:STM32_WPAN/App/app_ble.c **** 
 107:STM32_WPAN/App/app_ble.c **** /**
 108:STM32_WPAN/App/app_ble.c ****  * global context
 109:STM32_WPAN/App/app_ble.c ****  * contains the variables common to all
 110:STM32_WPAN/App/app_ble.c ****  * services
 111:STM32_WPAN/App/app_ble.c ****  */
 112:STM32_WPAN/App/app_ble.c **** typedef struct _tBLEProfileGlobalContext
 113:STM32_WPAN/App/app_ble.c **** {
 114:STM32_WPAN/App/app_ble.c ****   /**
 115:STM32_WPAN/App/app_ble.c ****    * security requirements of the host
 116:STM32_WPAN/App/app_ble.c ****    */
 117:STM32_WPAN/App/app_ble.c ****   tSecurityParams bleSecurityParam;
 118:STM32_WPAN/App/app_ble.c **** 
 119:STM32_WPAN/App/app_ble.c ****   /**
 120:STM32_WPAN/App/app_ble.c ****    * gap service handle
 121:STM32_WPAN/App/app_ble.c ****    */
 122:STM32_WPAN/App/app_ble.c ****   uint16_t gapServiceHandle;
 123:STM32_WPAN/App/app_ble.c **** 
 124:STM32_WPAN/App/app_ble.c ****   /**
 125:STM32_WPAN/App/app_ble.c ****    * device name characteristic handle
 126:STM32_WPAN/App/app_ble.c ****    */
 127:STM32_WPAN/App/app_ble.c ****   uint16_t devNameCharHandle;
 128:STM32_WPAN/App/app_ble.c **** 
 129:STM32_WPAN/App/app_ble.c ****   /**
 130:STM32_WPAN/App/app_ble.c ****    * appearance characteristic handle
 131:STM32_WPAN/App/app_ble.c ****    */
 132:STM32_WPAN/App/app_ble.c ****   uint16_t appearanceCharHandle;
 133:STM32_WPAN/App/app_ble.c **** 
 134:STM32_WPAN/App/app_ble.c ****   /**
 135:STM32_WPAN/App/app_ble.c ****    * connection handle of the current active connection
 136:STM32_WPAN/App/app_ble.c ****    * When not in connection, the handle is set to 0xFFFF
 137:STM32_WPAN/App/app_ble.c ****    */
 138:STM32_WPAN/App/app_ble.c ****   uint16_t connectionHandle;
 139:STM32_WPAN/App/app_ble.c **** 
 140:STM32_WPAN/App/app_ble.c ****   /**
 141:STM32_WPAN/App/app_ble.c ****    * length of the UUID list to be used while advertising
 142:STM32_WPAN/App/app_ble.c ****    */
 143:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUIDlen;
 144:STM32_WPAN/App/app_ble.c **** 
 145:STM32_WPAN/App/app_ble.c ****   /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 4


 146:STM32_WPAN/App/app_ble.c ****    * the UUID list to be used while advertising
 147:STM32_WPAN/App/app_ble.c ****    */
 148:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUID[100];
 149:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN BleGlobalContext_t*/
 150:STM32_WPAN/App/app_ble.c **** 
 151:STM32_WPAN/App/app_ble.c ****   /* USER CODE END BleGlobalContext_t */
 152:STM32_WPAN/App/app_ble.c **** }BleGlobalContext_t;
 153:STM32_WPAN/App/app_ble.c **** 
 154:STM32_WPAN/App/app_ble.c **** typedef struct
 155:STM32_WPAN/App/app_ble.c **** {
 156:STM32_WPAN/App/app_ble.c ****   BleGlobalContext_t BleApplicationContext_legacy;
 157:STM32_WPAN/App/app_ble.c ****   APP_BLE_ConnStatus_t Device_Connection_Status;
 158:STM32_WPAN/App/app_ble.c **** 
 159:STM32_WPAN/App/app_ble.c ****   /**
 160:STM32_WPAN/App/app_ble.c ****    * ID of the Advertising Timeout
 161:STM32_WPAN/App/app_ble.c ****    */
 162:STM32_WPAN/App/app_ble.c ****   uint8_t Advertising_mgr_timer_Id;
 163:STM32_WPAN/App/app_ble.c **** 
 164:STM32_WPAN/App/app_ble.c ****   uint8_t SwitchOffGPIO_timer_Id;
 165:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN PTD_1*/
 166:STM32_WPAN/App/app_ble.c **** 
 167:STM32_WPAN/App/app_ble.c ****   /* USER CODE END PTD_1 */
 168:STM32_WPAN/App/app_ble.c **** }BleApplicationContext_t;
 169:STM32_WPAN/App/app_ble.c **** 
 170:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PTD */
 171:STM32_WPAN/App/app_ble.c **** 
 172:STM32_WPAN/App/app_ble.c **** /* USER CODE END PTD */
 173:STM32_WPAN/App/app_ble.c **** 
 174:STM32_WPAN/App/app_ble.c **** /* Private defines -----------------------------------------------------------*/
 175:STM32_WPAN/App/app_ble.c **** #define APPBLE_GAP_DEVICE_NAME_LENGTH 7
 176:STM32_WPAN/App/app_ble.c **** #define FAST_ADV_TIMEOUT               (30*1000*1000/CFG_TS_TICK_VAL) /**< 30s */
 177:STM32_WPAN/App/app_ble.c **** #define INITIAL_ADV_TIMEOUT            (60*1000*1000/CFG_TS_TICK_VAL) /**< 60s */
 178:STM32_WPAN/App/app_ble.c **** 
 179:STM32_WPAN/App/app_ble.c **** #define BD_ADDR_SIZE_LOCAL    6
 180:STM32_WPAN/App/app_ble.c **** 
 181:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PD */
 182:STM32_WPAN/App/app_ble.c **** 
 183:STM32_WPAN/App/app_ble.c **** /* USER CODE END PD */
 184:STM32_WPAN/App/app_ble.c **** 
 185:STM32_WPAN/App/app_ble.c **** /* Private macro -------------------------------------------------------------*/
 186:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PM */
 187:STM32_WPAN/App/app_ble.c **** 
 188:STM32_WPAN/App/app_ble.c **** /* USER CODE END PM */
 189:STM32_WPAN/App/app_ble.c **** 
 190:STM32_WPAN/App/app_ble.c **** /* Private variables ---------------------------------------------------------*/
 191:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer;
 192:STM32_WPAN/App/app_ble.c **** 
 193:STM32_WPAN/App/app_ble.c **** static const uint8_t a_MBdAddr[BD_ADDR_SIZE_LOCAL] =
 194:STM32_WPAN/App/app_ble.c **** {
 195:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)),
 196:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8),
 197:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16),
 198:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24),
 199:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32),
 200:STM32_WPAN/App/app_ble.c ****   (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40)
 201:STM32_WPAN/App/app_ble.c **** };
 202:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 5


 203:STM32_WPAN/App/app_ble.c **** static uint8_t a_BdAddrUdn[BD_ADDR_SIZE_LOCAL];
 204:STM32_WPAN/App/app_ble.c **** 
 205:STM32_WPAN/App/app_ble.c **** /**
 206:STM32_WPAN/App/app_ble.c ****  *   Identity root key used to derive IRK and DHK(Legacy)
 207:STM32_WPAN/App/app_ble.c ****  */
 208:STM32_WPAN/App/app_ble.c **** static const uint8_t a_BLE_CfgIrValue[16] = CFG_BLE_IR;
 209:STM32_WPAN/App/app_ble.c **** 
 210:STM32_WPAN/App/app_ble.c **** /**
 211:STM32_WPAN/App/app_ble.c ****  * Encryption root key used to derive LTK(Legacy) and CSRK
 212:STM32_WPAN/App/app_ble.c ****  */
 213:STM32_WPAN/App/app_ble.c **** static const uint8_t a_BLE_CfgErValue[16] = CFG_BLE_ER;
 214:STM32_WPAN/App/app_ble.c **** 
 215:STM32_WPAN/App/app_ble.c **** /**
 216:STM32_WPAN/App/app_ble.c ****  * These are the two tags used to manage a power failure during OTA
 217:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordAdress shall be mapped @0x140 from start of the binary image
 218:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordvalue is checked in the ble_ota application
 219:STM32_WPAN/App/app_ble.c ****  */
 220:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_END") const uint32_t MagicKeywordValue = 0x94448A29 ;
 221:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_START") const uint32_t MagicKeywordAddress = (uint32_t)&MagicKeywordValue
 222:STM32_WPAN/App/app_ble.c **** 
 223:STM32_WPAN/App/app_ble.c **** static BleApplicationContext_t BleApplicationContext;
 224:STM32_WPAN/App/app_ble.c **** static uint16_t AdvIntervalMin, AdvIntervalMax;
 225:STM32_WPAN/App/app_ble.c **** 
 226:STM32_WPAN/App/app_ble.c **** P2PS_APP_ConnHandle_Not_evt_t HandleNotification;
 227:STM32_WPAN/App/app_ble.c **** 
 228:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 229:STM32_WPAN/App/app_ble.c **** #define SIZE_TAB_CONN_INT            2
 230:STM32_WPAN/App/app_ble.c **** float a_ConnInterval[SIZE_TAB_CONN_INT] = {50, 1000}; /* ms */
 231:STM32_WPAN/App/app_ble.c **** uint8_t index_con_int, mutex;
 232:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
 233:STM32_WPAN/App/app_ble.c **** 
 234:STM32_WPAN/App/app_ble.c **** /**
 235:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 236:STM32_WPAN/App/app_ble.c ****  */
 237:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER1 != 0)
 238:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME , 'P', '2', 'P', 'S', 'R', 'V', '1'}
 239:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 240:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 241:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 242:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER1,             /* STM32WB - P2P Server 1*/
 243:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 244:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 245:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 246:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 247:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 248:STM32_WPAN/App/app_ble.c ****                            0x00,
 249:STM32_WPAN/App/app_ble.c ****                            0x00,
 250:STM32_WPAN/App/app_ble.c ****                            0x00,
 251:STM32_WPAN/App/app_ble.c ****                            0x00,
 252:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 253:STM32_WPAN/App/app_ble.c ****                           };
 254:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER1 != 0 */
 255:STM32_WPAN/App/app_ble.c **** /**
 256:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 257:STM32_WPAN/App/app_ble.c ****  */
 258:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER2 != 0)
 259:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '2'};
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 6


 260:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 261:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 262:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 263:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER2,             /* STM32WB - P2P Server 2*/
 264:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 265:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 266:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 267:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 268:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 269:STM32_WPAN/App/app_ble.c ****                            0x00,
 270:STM32_WPAN/App/app_ble.c ****                            0x00,
 271:STM32_WPAN/App/app_ble.c ****                            0x00,
 272:STM32_WPAN/App/app_ble.c ****                            0x00,
 273:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 274:STM32_WPAN/App/app_ble.c ****                           };
 275:STM32_WPAN/App/app_ble.c **** 
 276:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER2 != 0 */
 277:STM32_WPAN/App/app_ble.c **** 
 278:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER3 != 0)
 279:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '3'};
 280:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 281:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 282:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 283:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER3,             /* STM32WB - P2P Server 3*/
 284:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 285:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 286:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 287:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 288:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 289:STM32_WPAN/App/app_ble.c ****                            0x00,
 290:STM32_WPAN/App/app_ble.c ****                            0x00,
 291:STM32_WPAN/App/app_ble.c ****                            0x00,
 292:STM32_WPAN/App/app_ble.c ****                            0x00,
 293:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 294:STM32_WPAN/App/app_ble.c ****                           };
 295:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER3 != 0 */
 296:STM32_WPAN/App/app_ble.c **** 
 297:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER4 != 0)
 298:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '4'};
 299:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 300:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 301:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 302:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER4,             /* STM32WB - P2P Server 4*/
 303:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 304:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 305:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 306:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 307:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 308:STM32_WPAN/App/app_ble.c ****                            0x00,
 309:STM32_WPAN/App/app_ble.c ****                            0x00,
 310:STM32_WPAN/App/app_ble.c ****                            0x00,
 311:STM32_WPAN/App/app_ble.c ****                            0x00,
 312:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 313:STM32_WPAN/App/app_ble.c ****                           };
 314:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER4 != 0 */
 315:STM32_WPAN/App/app_ble.c **** 
 316:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER5 != 0)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 7


 317:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '5'};
 318:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 319:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 320:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 321:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER5,             /* STM32WB - P2P Server 5*/
 322:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 323:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 324:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 325:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 326:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 327:STM32_WPAN/App/app_ble.c ****                            0x00,
 328:STM32_WPAN/App/app_ble.c ****                            0x00,
 329:STM32_WPAN/App/app_ble.c ****                            0x00,
 330:STM32_WPAN/App/app_ble.c ****                            0x00,
 331:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 332:STM32_WPAN/App/app_ble.c ****                           };
 333:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER5 != 0 */
 334:STM32_WPAN/App/app_ble.c **** 
 335:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER6 != 0)
 336:STM32_WPAN/App/app_ble.c **** static const char a_LocalName[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '6'};
 337:STM32_WPAN/App/app_ble.c **** uint8_t a_ManufData[14] = {sizeof(a_ManufData)-1,
 338:STM32_WPAN/App/app_ble.c ****                            AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 339:STM32_WPAN/App/app_ble.c ****                            0x01,                               /*SKD version */
 340:STM32_WPAN/App/app_ble.c ****                            CFG_DEV_ID_P2P_SERVER6,             /* STM32WB - P2P Server 6*/
 341:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 342:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP A Feature */
 343:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 344:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* GROUP B Feature */
 345:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC start -MSB */
 346:STM32_WPAN/App/app_ble.c ****                            0x00,
 347:STM32_WPAN/App/app_ble.c ****                            0x00,
 348:STM32_WPAN/App/app_ble.c ****                            0x00,
 349:STM32_WPAN/App/app_ble.c ****                            0x00,
 350:STM32_WPAN/App/app_ble.c ****                            0x00,                               /* BLE MAC stop */
 351:STM32_WPAN/App/app_ble.c ****                           };
 352:STM32_WPAN/App/app_ble.c **** #endif /* P2P_SERVER6 != 0 */
 353:STM32_WPAN/App/app_ble.c **** 
 354:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PV */
 355:STM32_WPAN/App/app_ble.c **** 
 356:STM32_WPAN/App/app_ble.c **** /* USER CODE END PV */
 357:STM32_WPAN/App/app_ble.c **** 
 358:STM32_WPAN/App/app_ble.c **** /* Private function prototypes -----------------------------------------------*/
 359:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx(void *p_Payload);
 360:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot(HCI_TL_CmdStatus_t Status);
 361:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init(void);
 362:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void);
 363:STM32_WPAN/App/app_ble.c **** static const uint8_t* BleGetBdAddress(void);
 364:STM32_WPAN/App/app_ble.c **** static void Adv_Request(APP_BLE_ConnStatus_t NewStatus);
 365:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel(void);
 366:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel_Req(void);
 367:STM32_WPAN/App/app_ble.c **** static void Switch_OFF_GPIO(void);
 368:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 369:STM32_WPAN/App/app_ble.c **** static void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle);
 370:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req(void);
 371:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
 372:STM32_WPAN/App/app_ble.c **** 
 373:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PFP */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 8


 374:STM32_WPAN/App/app_ble.c **** 
 375:STM32_WPAN/App/app_ble.c **** /* USER CODE END PFP */
 376:STM32_WPAN/App/app_ble.c **** 
 377:STM32_WPAN/App/app_ble.c **** /* External variables --------------------------------------------------------*/
 378:STM32_WPAN/App/app_ble.c **** 
 379:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN EV */
 380:STM32_WPAN/App/app_ble.c **** 
 381:STM32_WPAN/App/app_ble.c **** /* USER CODE END EV */
 382:STM32_WPAN/App/app_ble.c **** 
 383:STM32_WPAN/App/app_ble.c **** /* Functions Definition ------------------------------------------------------*/
 384:STM32_WPAN/App/app_ble.c **** void APP_BLE_Init(void)
 385:STM32_WPAN/App/app_ble.c **** {
 386:STM32_WPAN/App/app_ble.c ****   SHCI_CmdStatus_t status;
 387:STM32_WPAN/App/app_ble.c **** #if (RADIO_ACTIVITY_EVENT != 0)
 388:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 389:STM32_WPAN/App/app_ble.c **** #endif /* RADIO_ACTIVITY_EVENT != 0 */
 390:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN APP_BLE_Init_1 */
 391:STM32_WPAN/App/app_ble.c **** 
 392:STM32_WPAN/App/app_ble.c ****   /* USER CODE END APP_BLE_Init_1 */
 393:STM32_WPAN/App/app_ble.c ****   SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 394:STM32_WPAN/App/app_ble.c ****   {
 395:STM32_WPAN/App/app_ble.c ****     {{0,0,0}},                          /**< Header unused */
 396:STM32_WPAN/App/app_ble.c ****     {0,                                 /** pBleBufferAddress not used */
 397:STM32_WPAN/App/app_ble.c ****      0,                                 /** BleBufferSize not used */
 398:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_ATTRIBUTES,
 399:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_SERVICES,
 400:STM32_WPAN/App/app_ble.c ****      CFG_BLE_ATT_VALUE_ARRAY_SIZE,
 401:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_LINK,
 402:STM32_WPAN/App/app_ble.c ****      CFG_BLE_DATA_LENGTH_EXTENSION,
 403:STM32_WPAN/App/app_ble.c ****      CFG_BLE_PREPARE_WRITE_LIST_SIZE,
 404:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MBLOCK_COUNT,
 405:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ATT_MTU,
 406:STM32_WPAN/App/app_ble.c ****      CFG_BLE_PERIPHERAL_SCA,
 407:STM32_WPAN/App/app_ble.c ****      CFG_BLE_CENTRAL_SCA,
 408:STM32_WPAN/App/app_ble.c ****      CFG_BLE_LS_SOURCE,
 409:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_CONN_EVENT_LENGTH,
 410:STM32_WPAN/App/app_ble.c ****      CFG_BLE_HSE_STARTUP_TIME,
 411:STM32_WPAN/App/app_ble.c ****      CFG_BLE_VITERBI_MODE,
 412:STM32_WPAN/App/app_ble.c ****      CFG_BLE_OPTIONS,
 413:STM32_WPAN/App/app_ble.c ****      0,
 414:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_COC_INITIATOR_NBR,
 415:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MIN_TX_POWER,
 416:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_TX_POWER,
 417:STM32_WPAN/App/app_ble.c ****      CFG_BLE_RX_MODEL_CONFIG,
 418:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ADV_SET_NBR,
 419:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ADV_DATA_LEN,
 420:STM32_WPAN/App/app_ble.c ****      CFG_BLE_TX_PATH_COMPENS,
 421:STM32_WPAN/App/app_ble.c ****      CFG_BLE_RX_PATH_COMPENS,
 422:STM32_WPAN/App/app_ble.c ****      CFG_BLE_CORE_VERSION,
 423:STM32_WPAN/App/app_ble.c ****      CFG_BLE_OPTIONS_EXT
 424:STM32_WPAN/App/app_ble.c ****     }
 425:STM32_WPAN/App/app_ble.c ****   };
 426:STM32_WPAN/App/app_ble.c **** 
 427:STM32_WPAN/App/app_ble.c ****   /**
 428:STM32_WPAN/App/app_ble.c ****    * Initialize Ble Transport Layer
 429:STM32_WPAN/App/app_ble.c ****    */
 430:STM32_WPAN/App/app_ble.c ****   Ble_Tl_Init();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 9


 431:STM32_WPAN/App/app_ble.c **** 
 432:STM32_WPAN/App/app_ble.c ****   /**
 433:STM32_WPAN/App/app_ble.c ****    * Do not allow standby in the application
 434:STM32_WPAN/App/app_ble.c ****    */
 435:STM32_WPAN/App/app_ble.c ****   UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 436:STM32_WPAN/App/app_ble.c **** 
 437:STM32_WPAN/App/app_ble.c ****   /**
 438:STM32_WPAN/App/app_ble.c ****    * Register the hci transport layer to handle BLE User Asynchronous Events
 439:STM32_WPAN/App/app_ble.c ****    */
 440:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 441:STM32_WPAN/App/app_ble.c **** 
 442:STM32_WPAN/App/app_ble.c ****   /**
 443:STM32_WPAN/App/app_ble.c ****    * Starts the BLE Stack on CPU2
 444:STM32_WPAN/App/app_ble.c ****    */
 445:STM32_WPAN/App/app_ble.c ****   status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 446:STM32_WPAN/App/app_ble.c ****   if (status != SHCI_Success)
 447:STM32_WPAN/App/app_ble.c ****   {
 448:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 449:STM32_WPAN/App/app_ble.c ****     /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Not
 450:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 451:STM32_WPAN/App/app_ble.c ****   }
 452:STM32_WPAN/App/app_ble.c ****   else
 453:STM32_WPAN/App/app_ble.c ****   {
 454:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 455:STM32_WPAN/App/app_ble.c ****   }
 456:STM32_WPAN/App/app_ble.c **** 
 457:STM32_WPAN/App/app_ble.c ****   /**
 458:STM32_WPAN/App/app_ble.c ****    * Initialization of HCI & GATT & GAP layer
 459:STM32_WPAN/App/app_ble.c ****    */
 460:STM32_WPAN/App/app_ble.c ****   Ble_Hci_Gap_Gatt_Init();
 461:STM32_WPAN/App/app_ble.c **** 
 462:STM32_WPAN/App/app_ble.c ****   /**
 463:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE Services
 464:STM32_WPAN/App/app_ble.c ****    */
 465:STM32_WPAN/App/app_ble.c ****   SVCCTL_Init();
 466:STM32_WPAN/App/app_ble.c **** 
 467:STM32_WPAN/App/app_ble.c ****   /**
 468:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE App Context
 469:STM32_WPAN/App/app_ble.c ****    */
 470:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 471:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 472:STM32_WPAN/App/app_ble.c **** 
 473:STM32_WPAN/App/app_ble.c ****   /**
 474:STM32_WPAN/App/app_ble.c ****    * From here, all initialization are BLE application specific
 475:STM32_WPAN/App/app_ble.c ****    */
 476:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 477:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 478:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 479:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
 480:STM32_WPAN/App/app_ble.c **** 
 481:STM32_WPAN/App/app_ble.c ****   /**
 482:STM32_WPAN/App/app_ble.c ****    * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
 483:STM32_WPAN/App/app_ble.c ****    */
 484:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_OTA_REBOOT_CHAR != 0)
 485:STM32_WPAN/App/app_ble.c ****   a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
 486:STM32_WPAN/App/app_ble.c **** #endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */
 487:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 10


 488:STM32_WPAN/App/app_ble.c **** #if (RADIO_ACTIVITY_EVENT != 0)
 489:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_set_radio_activity_mask(0x0006);
 490:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 491:STM32_WPAN/App/app_ble.c ****   {
 492:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 493:STM32_WPAN/App/app_ble.c ****   }
 494:STM32_WPAN/App/app_ble.c ****   else
 495:STM32_WPAN/App/app_ble.c ****   {
 496:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 497:STM32_WPAN/App/app_ble.c ****   }
 498:STM32_WPAN/App/app_ble.c **** #endif /* RADIO_ACTIVITY_EVENT != 0 */
 499:STM32_WPAN/App/app_ble.c **** 
 500:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 501:STM32_WPAN/App/app_ble.c ****   index_con_int = 0;
 502:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 503:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
 504:STM32_WPAN/App/app_ble.c **** 
 505:STM32_WPAN/App/app_ble.c ****   /**
 506:STM32_WPAN/App/app_ble.c ****    * Initialize P2P Server Application
 507:STM32_WPAN/App/app_ble.c ****    */
 508:STM32_WPAN/App/app_ble.c ****   P2PS_APP_Init();
 509:STM32_WPAN/App/app_ble.c **** 
 510:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN APP_BLE_Init_3 */
 511:STM32_WPAN/App/app_ble.c **** 
 512:STM32_WPAN/App/app_ble.c ****   /* USER CODE END APP_BLE_Init_3 */
 513:STM32_WPAN/App/app_ble.c **** 
 514:STM32_WPAN/App/app_ble.c ****   /**
 515:STM32_WPAN/App/app_ble.c ****    * Create timer to handle the Advertising Stop
 516:STM32_WPAN/App/app_ble.c ****    */
 517:STM32_WPAN/App/app_ble.c ****   HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_Single
 518:STM32_WPAN/App/app_ble.c ****   /**
 519:STM32_WPAN/App/app_ble.c ****    * Create timer to handle the Led Switch OFF
 520:STM32_WPAN/App/app_ble.c ****    */
 521:STM32_WPAN/App/app_ble.c ****   HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleSh
 522:STM32_WPAN/App/app_ble.c **** 
 523:STM32_WPAN/App/app_ble.c ****   /**
 524:STM32_WPAN/App/app_ble.c ****    * Make device discoverable
 525:STM32_WPAN/App/app_ble.c ****    */
 526:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 527:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 528:STM32_WPAN/App/app_ble.c **** 
 529:STM32_WPAN/App/app_ble.c ****   /* Initialize intervals for reconnexion without intervals update */
 530:STM32_WPAN/App/app_ble.c ****   AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 531:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 532:STM32_WPAN/App/app_ble.c **** 
 533:STM32_WPAN/App/app_ble.c ****   /**
 534:STM32_WPAN/App/app_ble.c ****    * Start to Advertise to be connected by P2P Client
 535:STM32_WPAN/App/app_ble.c ****    */
 536:STM32_WPAN/App/app_ble.c ****   Adv_Request(APP_BLE_FAST_ADV);
 537:STM32_WPAN/App/app_ble.c **** 
 538:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN APP_BLE_Init_2 */
 539:STM32_WPAN/App/app_ble.c **** 
 540:STM32_WPAN/App/app_ble.c ****   /* USER CODE END APP_BLE_Init_2 */
 541:STM32_WPAN/App/app_ble.c **** 
 542:STM32_WPAN/App/app_ble.c ****   return;
 543:STM32_WPAN/App/app_ble.c **** }
 544:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 11


 545:STM32_WPAN/App/app_ble.c **** SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
 546:STM32_WPAN/App/app_ble.c **** {
 547:STM32_WPAN/App/app_ble.c ****   hci_event_pckt    *p_event_pckt;
 548:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *p_meta_evt;
 549:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci   *p_blecore_evt;
 550:STM32_WPAN/App/app_ble.c ****   uint8_t           Tx_phy, Rx_phy;
 551:STM32_WPAN/App/app_ble.c ****   tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 552:STM32_WPAN/App/app_ble.c ****   hci_le_connection_complete_event_rp0        *p_connection_complete_event;
 553:STM32_WPAN/App/app_ble.c ****   hci_disconnection_complete_event_rp0        *p_disconnection_complete_event;
 554:STM32_WPAN/App/app_ble.c ****   hci_le_phy_update_complete_event_rp0        *p_evt_le_phy_update_complete;
 555:STM32_WPAN/App/app_ble.c **** #if (CFG_DEBUG_APP_TRACE != 0)
 556:STM32_WPAN/App/app_ble.c ****   hci_le_connection_update_complete_event_rp0 *p_connection_update_complete_event;
 557:STM32_WPAN/App/app_ble.c **** #endif /* CFG_DEBUG_APP_TRACE != 0 */
 558:STM32_WPAN/App/app_ble.c **** 
 559:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN SVCCTL_App_Notification */
 560:STM32_WPAN/App/app_ble.c **** 
 561:STM32_WPAN/App/app_ble.c ****   /* USER CODE END SVCCTL_App_Notification */
 562:STM32_WPAN/App/app_ble.c **** 
 563:STM32_WPAN/App/app_ble.c ****   p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 564:STM32_WPAN/App/app_ble.c **** 
 565:STM32_WPAN/App/app_ble.c ****   switch (p_event_pckt->evt)
 566:STM32_WPAN/App/app_ble.c ****   {
 567:STM32_WPAN/App/app_ble.c ****     case HCI_DISCONNECTION_COMPLETE_EVT_CODE:
 568:STM32_WPAN/App/app_ble.c ****     {
 569:STM32_WPAN/App/app_ble.c ****       p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 570:STM32_WPAN/App/app_ble.c **** 
 571:STM32_WPAN/App/app_ble.c ****       if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplication
 572:STM32_WPAN/App/app_ble.c ****       {
 573:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 574:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 575:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 576:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 577:STM32_WPAN/App/app_ble.c ****                     p_disconnection_complete_event->Connection_Handle,
 578:STM32_WPAN/App/app_ble.c ****                     p_disconnection_complete_event->Reason);
 579:STM32_WPAN/App/app_ble.c **** 
 580:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_DISCONN_COMPLETE_2 */
 581:STM32_WPAN/App/app_ble.c **** 
 582:STM32_WPAN/App/app_ble.c ****         /* USER CODE END EVT_DISCONN_COMPLETE_2 */
 583:STM32_WPAN/App/app_ble.c ****       }
 584:STM32_WPAN/App/app_ble.c **** 
 585:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE_1 */
 586:STM32_WPAN/App/app_ble.c **** 
 587:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_DISCONN_COMPLETE_1 */
 588:STM32_WPAN/App/app_ble.c **** 
 589:STM32_WPAN/App/app_ble.c ****       /* restart advertising */
 590:STM32_WPAN/App/app_ble.c ****       Adv_Request(APP_BLE_FAST_ADV);
 591:STM32_WPAN/App/app_ble.c **** 
 592:STM32_WPAN/App/app_ble.c ****       /**
 593:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to P2P Server APP
 594:STM32_WPAN/App/app_ble.c ****        */
 595:STM32_WPAN/App/app_ble.c ****       HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 596:STM32_WPAN/App/app_ble.c ****       HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 597:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&HandleNotification);
 598:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 599:STM32_WPAN/App/app_ble.c **** 
 600:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_DISCONN_COMPLETE */
 601:STM32_WPAN/App/app_ble.c ****       break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 12


 602:STM32_WPAN/App/app_ble.c ****     }
 603:STM32_WPAN/App/app_ble.c **** 
 604:STM32_WPAN/App/app_ble.c ****     case HCI_LE_META_EVT_CODE:
 605:STM32_WPAN/App/app_ble.c ****     {
 606:STM32_WPAN/App/app_ble.c ****       p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 607:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 608:STM32_WPAN/App/app_ble.c **** 
 609:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_LE_META_EVENT */
 610:STM32_WPAN/App/app_ble.c ****       switch (p_meta_evt->subevent)
 611:STM32_WPAN/App/app_ble.c ****       {
 612:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE:
 613:STM32_WPAN/App/app_ble.c **** #if (CFG_DEBUG_APP_TRACE != 0)
 614:STM32_WPAN/App/app_ble.c ****           p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_me
 615:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 616:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n   
 617:STM32_WPAN/App/app_ble.c ****                        p_connection_update_complete_event->Conn_Interval*1.25,
 618:STM32_WPAN/App/app_ble.c ****                        p_connection_update_complete_event->Conn_Latency,
 619:STM32_WPAN/App/app_ble.c ****                        p_connection_update_complete_event->Supervision_Timeout*10);
 620:STM32_WPAN/App/app_ble.c **** #endif /* CFG_DEBUG_APP_TRACE != 0 */
 621:STM32_WPAN/App/app_ble.c **** 
 622:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_CONN_UPDATE_COMPLETE */
 623:STM32_WPAN/App/app_ble.c **** 
 624:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_CONN_UPDATE_COMPLETE */
 625:STM32_WPAN/App/app_ble.c ****           break;
 626:STM32_WPAN/App/app_ble.c **** 
 627:STM32_WPAN/App/app_ble.c ****         case HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE:
 628:STM32_WPAN/App/app_ble.c ****           p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 629:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 630:STM32_WPAN/App/app_ble.c ****           if (p_evt_le_phy_update_complete->Status == 0)
 631:STM32_WPAN/App/app_ble.c ****           {
 632:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("status ok \n");
 633:STM32_WPAN/App/app_ble.c ****           }
 634:STM32_WPAN/App/app_ble.c ****           else
 635:STM32_WPAN/App/app_ble.c ****           {
 636:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("status nok \n");
 637:STM32_WPAN/App/app_ble.c ****           }
 638:STM32_WPAN/App/app_ble.c **** 
 639:STM32_WPAN/App/app_ble.c ****           ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle
 640:STM32_WPAN/App/app_ble.c ****           if (ret != BLE_STATUS_SUCCESS)
 641:STM32_WPAN/App/app_ble.c ****           {
 642:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 643:STM32_WPAN/App/app_ble.c ****           }
 644:STM32_WPAN/App/app_ble.c ****           else
 645:STM32_WPAN/App/app_ble.c ****           {
 646:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 647:STM32_WPAN/App/app_ble.c **** 
 648:STM32_WPAN/App/app_ble.c ****             if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 649:STM32_WPAN/App/app_ble.c ****             {
 650:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 651:STM32_WPAN/App/app_ble.c ****             }
 652:STM32_WPAN/App/app_ble.c ****             else
 653:STM32_WPAN/App/app_ble.c ****             {
 654:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 655:STM32_WPAN/App/app_ble.c ****             }
 656:STM32_WPAN/App/app_ble.c ****           }
 657:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_PHY_UPDATE_COMPLETE */
 658:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 13


 659:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_PHY_UPDATE_COMPLETE */
 660:STM32_WPAN/App/app_ble.c ****           break;
 661:STM32_WPAN/App/app_ble.c **** 
 662:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 663:STM32_WPAN/App/app_ble.c ****         {
 664:STM32_WPAN/App/app_ble.c ****           p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 665:STM32_WPAN/App/app_ble.c ****           /**
 666:STM32_WPAN/App/app_ble.c ****            * The connection is done, there is no need anymore to schedule the LP ADV
 667:STM32_WPAN/App/app_ble.c ****            */
 668:STM32_WPAN/App/app_ble.c **** 
 669:STM32_WPAN/App/app_ble.c ****           HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 670:STM32_WPAN/App/app_ble.c **** 
 671:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_
 672:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\
 673:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[5],
 674:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[4],
 675:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[3],
 676:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[2],
 677:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[1],
 678:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Peer_Address[0]);
 679:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n   
 680:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Conn_Interval*1.25,
 681:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Conn_Latency,
 682:STM32_WPAN/App/app_ble.c ****                       p_connection_complete_event->Supervision_Timeout*10
 683:STM32_WPAN/App/app_ble.c ****                      );
 684:STM32_WPAN/App/app_ble.c **** 
 685:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 686:STM32_WPAN/App/app_ble.c ****           {
 687:STM32_WPAN/App/app_ble.c ****             /* Connection as client */
 688:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 689:STM32_WPAN/App/app_ble.c ****           }
 690:STM32_WPAN/App/app_ble.c ****           else
 691:STM32_WPAN/App/app_ble.c ****           {
 692:STM32_WPAN/App/app_ble.c ****             /* Connection as server */
 693:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 694:STM32_WPAN/App/app_ble.c ****           }
 695:STM32_WPAN/App/app_ble.c ****           BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_comple
 696:STM32_WPAN/App/app_ble.c ****           /**
 697:STM32_WPAN/App/app_ble.c ****            * SPECIFIC to P2P Server APP
 698:STM32_WPAN/App/app_ble.c ****            */
 699:STM32_WPAN/App/app_ble.c ****           HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 700:STM32_WPAN/App/app_ble.c ****           HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 701:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&HandleNotification);
 702:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 703:STM32_WPAN/App/app_ble.c **** 
 704:STM32_WPAN/App/app_ble.c ****           /* USER CODE END HCI_EVT_LE_CONN_COMPLETE */
 705:STM32_WPAN/App/app_ble.c ****           break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 706:STM32_WPAN/App/app_ble.c ****         }
 707:STM32_WPAN/App/app_ble.c **** 
 708:STM32_WPAN/App/app_ble.c ****         default:
 709:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN SUBEVENT_DEFAULT */
 710:STM32_WPAN/App/app_ble.c **** 
 711:STM32_WPAN/App/app_ble.c ****           /* USER CODE END SUBEVENT_DEFAULT */
 712:STM32_WPAN/App/app_ble.c ****           break;
 713:STM32_WPAN/App/app_ble.c ****       }
 714:STM32_WPAN/App/app_ble.c **** 
 715:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN META_EVT */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 14


 716:STM32_WPAN/App/app_ble.c **** 
 717:STM32_WPAN/App/app_ble.c ****       /* USER CODE END META_EVT */
 718:STM32_WPAN/App/app_ble.c ****       break; /* HCI_LE_META_EVT_CODE */
 719:STM32_WPAN/App/app_ble.c ****     }
 720:STM32_WPAN/App/app_ble.c **** 
 721:STM32_WPAN/App/app_ble.c ****     case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
 722:STM32_WPAN/App/app_ble.c ****       p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 723:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 724:STM32_WPAN/App/app_ble.c **** 
 725:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_VENDOR */
 726:STM32_WPAN/App/app_ble.c ****       switch (p_blecore_evt->ecode)
 727:STM32_WPAN/App/app_ble.c ****       {
 728:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN ecode */
 729:STM32_WPAN/App/app_ble.c **** 
 730:STM32_WPAN/App/app_ble.c ****         /* USER CODE END ecode */
 731:STM32_WPAN/App/app_ble.c **** 
 732:STM32_WPAN/App/app_ble.c ****         /**
 733:STM32_WPAN/App/app_ble.c ****          * SPECIFIC to P2P Server APP
 734:STM32_WPAN/App/app_ble.c ****          */
 735:STM32_WPAN/App/app_ble.c ****         case ACI_L2CAP_CONNECTION_UPDATE_RESP_VSEVT_CODE:
 736:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 737:STM32_WPAN/App/app_ble.c ****           mutex = 1;
 738:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
 739:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 740:STM32_WPAN/App/app_ble.c **** 
 741:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 742:STM32_WPAN/App/app_ble.c ****           break;
 743:STM32_WPAN/App/app_ble.c **** 
 744:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PROC_COMPLETE_VSEVT_CODE:
 745:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 746:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 747:STM32_WPAN/App/app_ble.c **** 
 748:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 749:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 750:STM32_WPAN/App/app_ble.c **** 
 751:STM32_WPAN/App/app_ble.c **** #if (RADIO_ACTIVITY_EVENT != 0)
 752:STM32_WPAN/App/app_ble.c ****         case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE:
 753:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/
 754:STM32_WPAN/App/app_ble.c **** 
 755:STM32_WPAN/App/app_ble.c ****           /* USER CODE END RADIO_ACTIVITY_EVENT*/
 756:STM32_WPAN/App/app_ble.c ****           break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 757:STM32_WPAN/App/app_ble.c **** #endif /* RADIO_ACTIVITY_EVENT != 0 */
 758:STM32_WPAN/App/app_ble.c **** 
 759:STM32_WPAN/App/app_ble.c ****         case ACI_GATT_INDICATION_VSEVT_CODE:
 760:STM32_WPAN/App/app_ble.c ****         {
 761:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 762:STM32_WPAN/App/app_ble.c ****           aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connection
 763:STM32_WPAN/App/app_ble.c ****         }
 764:STM32_WPAN/App/app_ble.c ****         break;
 765:STM32_WPAN/App/app_ble.c **** 
 766:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN BLUE_EVT */
 767:STM32_WPAN/App/app_ble.c **** 
 768:STM32_WPAN/App/app_ble.c ****         /* USER CODE END BLUE_EVT */
 769:STM32_WPAN/App/app_ble.c ****       }
 770:STM32_WPAN/App/app_ble.c ****       break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 771:STM32_WPAN/App/app_ble.c **** 
 772:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVENT_PCKT */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 15


 773:STM32_WPAN/App/app_ble.c **** 
 774:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVENT_PCKT */
 775:STM32_WPAN/App/app_ble.c **** 
 776:STM32_WPAN/App/app_ble.c ****     default:
 777:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ECODE_DEFAULT*/
 778:STM32_WPAN/App/app_ble.c **** 
 779:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ECODE_DEFAULT*/
 780:STM32_WPAN/App/app_ble.c ****       break;
 781:STM32_WPAN/App/app_ble.c ****   }
 782:STM32_WPAN/App/app_ble.c **** 
 783:STM32_WPAN/App/app_ble.c ****   return (SVCCTL_UserEvtFlowEnable);
 784:STM32_WPAN/App/app_ble.c **** }
 785:STM32_WPAN/App/app_ble.c **** 
 786:STM32_WPAN/App/app_ble.c **** APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
 787:STM32_WPAN/App/app_ble.c **** {
 788:STM32_WPAN/App/app_ble.c ****   return BleApplicationContext.Device_Connection_Status;
 789:STM32_WPAN/App/app_ble.c **** }
 790:STM32_WPAN/App/app_ble.c **** 
 791:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD*/
 792:STM32_WPAN/App/app_ble.c **** 
 793:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD*/
 794:STM32_WPAN/App/app_ble.c **** 
 795:STM32_WPAN/App/app_ble.c **** /*************************************************************
 796:STM32_WPAN/App/app_ble.c ****  *
 797:STM32_WPAN/App/app_ble.c ****  * LOCAL FUNCTIONS
 798:STM32_WPAN/App/app_ble.c ****  *
 799:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 800:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init(void)
 801:STM32_WPAN/App/app_ble.c **** {
 802:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 803:STM32_WPAN/App/app_ble.c **** 
 804:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 805:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 806:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 807:STM32_WPAN/App/app_ble.c **** 
 808:STM32_WPAN/App/app_ble.c ****   return;
 809:STM32_WPAN/App/app_ble.c **** }
 810:STM32_WPAN/App/app_ble.c **** 
 811:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void)
 812:STM32_WPAN/App/app_ble.c **** {
 813:STM32_WPAN/App/app_ble.c ****   uint8_t role;
 814:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 815:STM32_WPAN/App/app_ble.c ****   const uint8_t *p_bd_addr;
 816:STM32_WPAN/App/app_ble.c ****   uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 817:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 818:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/
 819:STM32_WPAN/App/app_ble.c **** 
 820:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Ble_Hci_Gap_Gatt_Init*/
 821:STM32_WPAN/App/app_ble.c **** 
 822:STM32_WPAN/App/app_ble.c ****   APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 823:STM32_WPAN/App/app_ble.c **** 
 824:STM32_WPAN/App/app_ble.c ****   /**
 825:STM32_WPAN/App/app_ble.c ****    * Initialize HCI layer
 826:STM32_WPAN/App/app_ble.c ****    */
 827:STM32_WPAN/App/app_ble.c ****   /*HCI Reset to synchronise BLE Stack*/
 828:STM32_WPAN/App/app_ble.c ****   ret = hci_reset();
 829:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 16


 830:STM32_WPAN/App/app_ble.c ****   {
 831:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 832:STM32_WPAN/App/app_ble.c ****   }
 833:STM32_WPAN/App/app_ble.c ****   else
 834:STM32_WPAN/App/app_ble.c ****   {
 835:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: hci_reset command\n");
 836:STM32_WPAN/App/app_ble.c ****   }
 837:STM32_WPAN/App/app_ble.c **** 
 838:STM32_WPAN/App/app_ble.c ****   /**
 839:STM32_WPAN/App/app_ble.c ****    * Write the BD Address
 840:STM32_WPAN/App/app_ble.c ****    */
 841:STM32_WPAN/App/app_ble.c ****   p_bd_addr = BleGetBdAddress();
 842:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN
 843:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 844:STM32_WPAN/App/app_ble.c ****   {
 845:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, 
 846:STM32_WPAN/App/app_ble.c ****   }
 847:STM32_WPAN/App/app_ble.c ****   else
 848:STM32_WPAN/App/app_ble.c ****   {
 849:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n
 850:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_add
 851:STM32_WPAN/App/app_ble.c ****   }
 852:STM32_WPAN/App/app_ble.c **** 
 853:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
 854:STM32_WPAN/App/app_ble.c ****   /* BLE MAC in ADV Packet */
 855:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 856:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 857:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 858:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 859:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 860:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 861:STM32_WPAN/App/app_ble.c **** #endif /* CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR */
 862:STM32_WPAN/App/app_ble.c **** 
 863:STM32_WPAN/App/app_ble.c ****   /**
 864:STM32_WPAN/App/app_ble.c ****    * Static random Address
 865:STM32_WPAN/App/app_ble.c ****    * The two upper bits shall be set to 1
 866:STM32_WPAN/App/app_ble.c ****    * The lowest 32bits is read from the UDN to differentiate between devices
 867:STM32_WPAN/App/app_ble.c ****    * The RNG may be used to provide a random number on each power on
 868:STM32_WPAN/App/app_ble.c ****    */
 869:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR)
 870:STM32_WPAN/App/app_ble.c ****   /* BLE MAC in ADV Packet */
 871:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-6] = a_srd_bd_addr[1] >> 8 ;
 872:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-5] = a_srd_bd_addr[1];
 873:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-4] = a_srd_bd_addr[0] >> 24;
 874:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-3] = a_srd_bd_addr[0] >> 16;
 875:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-2] = a_srd_bd_addr[0] >> 8;
 876:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-1] = a_srd_bd_addr[0];
 877:STM32_WPAN/App/app_ble.c **** 
 878:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN
 879:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 880:STM32_WPAN/App/app_ble.c ****   {
 881:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_RANDOM_ADDRESS_OFFSET, 
 882:STM32_WPAN/App/app_ble.c ****   }
 883:STM32_WPAN/App/app_ble.c ****   else
 884:STM32_WPAN/App/app_ble.c ****   {
 885:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_RANDOM_ADDRESS_OFFSET\n
 886:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Random Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n", (uint8_t)(a_srd_bd_a
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 17


 887:STM32_WPAN/App/app_ble.c ****                                                                                (uint8_t)(a_srd_bd_a
 888:STM32_WPAN/App/app_ble.c ****                                                                                (uint8_t)(a_srd_bd_a
 889:STM32_WPAN/App/app_ble.c ****                                                                                (uint8_t)(a_srd_bd_a
 890:STM32_WPAN/App/app_ble.c ****                                                                                (uint8_t)(a_srd_bd_a
 891:STM32_WPAN/App/app_ble.c ****                                                                                (uint8_t)(a_srd_bd_a
 892:STM32_WPAN/App/app_ble.c ****   }
 893:STM32_WPAN/App/app_ble.c **** #endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */
 894:STM32_WPAN/App/app_ble.c **** 
 895:STM32_WPAN/App/app_ble.c ****   /**
 896:STM32_WPAN/App/app_ble.c ****    * Write Identity root key used to derive IRK and DHK(Legacy)
 897:STM32_WPAN/App/app_ble.c ****    */
 898:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrV
 899:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 900:STM32_WPAN/App/app_ble.c ****   {
 901:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x
 902:STM32_WPAN/App/app_ble.c ****   }
 903:STM32_WPAN/App/app_ble.c ****   else
 904:STM32_WPAN/App/app_ble.c ****   {
 905:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 906:STM32_WPAN/App/app_ble.c ****   }
 907:STM32_WPAN/App/app_ble.c **** 
 908:STM32_WPAN/App/app_ble.c ****   /**
 909:STM32_WPAN/App/app_ble.c ****    * Write Encryption root key used to derive LTK and CSRK
 910:STM32_WPAN/App/app_ble.c ****    */
 911:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErV
 912:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 913:STM32_WPAN/App/app_ble.c ****   {
 914:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x
 915:STM32_WPAN/App/app_ble.c ****   }
 916:STM32_WPAN/App/app_ble.c ****   else
 917:STM32_WPAN/App/app_ble.c ****   {
 918:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 919:STM32_WPAN/App/app_ble.c ****   }
 920:STM32_WPAN/App/app_ble.c **** 
 921:STM32_WPAN/App/app_ble.c ****   /**
 922:STM32_WPAN/App/app_ble.c ****    * Set TX Power.
 923:STM32_WPAN/App/app_ble.c ****    */
 924:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 925:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 926:STM32_WPAN/App/app_ble.c ****   {
 927:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 928:STM32_WPAN/App/app_ble.c ****   }
 929:STM32_WPAN/App/app_ble.c ****   else
 930:STM32_WPAN/App/app_ble.c ****   {
 931:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 932:STM32_WPAN/App/app_ble.c ****   }
 933:STM32_WPAN/App/app_ble.c **** 
 934:STM32_WPAN/App/app_ble.c ****   /**
 935:STM32_WPAN/App/app_ble.c ****    * Initialize GATT interface
 936:STM32_WPAN/App/app_ble.c ****    */
 937:STM32_WPAN/App/app_ble.c ****   ret = aci_gatt_init();
 938:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 939:STM32_WPAN/App/app_ble.c ****   {
 940:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 941:STM32_WPAN/App/app_ble.c ****   }
 942:STM32_WPAN/App/app_ble.c ****   else
 943:STM32_WPAN/App/app_ble.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 18


 944:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_gatt_init command\n");
 945:STM32_WPAN/App/app_ble.c ****   }
 946:STM32_WPAN/App/app_ble.c **** 
 947:STM32_WPAN/App/app_ble.c ****   /**
 948:STM32_WPAN/App/app_ble.c ****    * Initialize GAP interface
 949:STM32_WPAN/App/app_ble.c ****    */
 950:STM32_WPAN/App/app_ble.c ****   role = 0;
 951:STM32_WPAN/App/app_ble.c **** 
 952:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_PERIPHERAL == 1)
 953:STM32_WPAN/App/app_ble.c ****   role |= GAP_PERIPHERAL_ROLE;
 954:STM32_WPAN/App/app_ble.c **** #endif /* BLE_CFG_PERIPHERAL == 1 */
 955:STM32_WPAN/App/app_ble.c **** 
 956:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_CENTRAL == 1)
 957:STM32_WPAN/App/app_ble.c ****   role |= GAP_CENTRAL_ROLE;
 958:STM32_WPAN/App/app_ble.c **** #endif /* BLE_CFG_CENTRAL == 1 */
 959:STM32_WPAN/App/app_ble.c **** 
 960:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Role_Mngt*/
 961:STM32_WPAN/App/app_ble.c **** 
 962:STM32_WPAN/App/app_ble.c **** /* USER CODE END Role_Mngt */
 963:STM32_WPAN/App/app_ble.c **** 
 964:STM32_WPAN/App/app_ble.c ****   if (role > 0)
 965:STM32_WPAN/App/app_ble.c ****   {
 966:STM32_WPAN/App/app_ble.c ****     const char *name = "P2PSRV1";
 967:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_init(role,
 968:STM32_WPAN/App/app_ble.c ****                        CFG_PRIVACY,
 969:STM32_WPAN/App/app_ble.c ****                        APPBLE_GAP_DEVICE_NAME_LENGTH,
 970:STM32_WPAN/App/app_ble.c ****                        &gap_service_handle,
 971:STM32_WPAN/App/app_ble.c ****                        &gap_dev_name_char_handle,
 972:STM32_WPAN/App/app_ble.c ****                        &gap_appearance_char_handle);
 973:STM32_WPAN/App/app_ble.c **** 
 974:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 975:STM32_WPAN/App/app_ble.c ****     {
 976:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 977:STM32_WPAN/App/app_ble.c ****     }
 978:STM32_WPAN/App/app_ble.c ****     else
 979:STM32_WPAN/App/app_ble.c ****     {
 980:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  Success: aci_gap_init command\n");
 981:STM32_WPAN/App/app_ble.c ****     }
 982:STM32_WPAN/App/app_ble.c **** 
 983:STM32_WPAN/App/app_ble.c ****     ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name),
 984:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 985:STM32_WPAN/App/app_ble.c ****     {
 986:STM32_WPAN/App/app_ble.c ****       BLE_DBG_SVCCTL_MSG("  Fail   : aci_gatt_update_char_value - Device Name\n");
 987:STM32_WPAN/App/app_ble.c ****     }
 988:STM32_WPAN/App/app_ble.c ****     else
 989:STM32_WPAN/App/app_ble.c ****     {
 990:STM32_WPAN/App/app_ble.c ****       BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
 991:STM32_WPAN/App/app_ble.c ****     }
 992:STM32_WPAN/App/app_ble.c ****   }
 993:STM32_WPAN/App/app_ble.c **** 
 994:STM32_WPAN/App/app_ble.c ****   ret = aci_gatt_update_char_value(gap_service_handle,
 995:STM32_WPAN/App/app_ble.c ****                                    gap_appearance_char_handle,
 996:STM32_WPAN/App/app_ble.c ****                                    0,
 997:STM32_WPAN/App/app_ble.c ****                                    2,
 998:STM32_WPAN/App/app_ble.c ****                                    (uint8_t *)&a_appearance);
 999:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
1000:STM32_WPAN/App/app_ble.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 19


1001:STM32_WPAN/App/app_ble.c ****     BLE_DBG_SVCCTL_MSG("  Fail   : aci_gatt_update_char_value - Appearance\n");
1002:STM32_WPAN/App/app_ble.c ****   }
1003:STM32_WPAN/App/app_ble.c ****   else
1004:STM32_WPAN/App/app_ble.c ****   {
1005:STM32_WPAN/App/app_ble.c ****     BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Appearance\n");
1006:STM32_WPAN/App/app_ble.c ****   }
1007:STM32_WPAN/App/app_ble.c **** 
1008:STM32_WPAN/App/app_ble.c ****   /**
1009:STM32_WPAN/App/app_ble.c ****    * Initialize Default PHY
1010:STM32_WPAN/App/app_ble.c ****    */
1011:STM32_WPAN/App/app_ble.c ****   ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
1012:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
1013:STM32_WPAN/App/app_ble.c ****   {
1014:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
1015:STM32_WPAN/App/app_ble.c ****   }
1016:STM32_WPAN/App/app_ble.c ****   else
1017:STM32_WPAN/App/app_ble.c ****   {
1018:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
1019:STM32_WPAN/App/app_ble.c ****   }
1020:STM32_WPAN/App/app_ble.c **** 
1021:STM32_WPAN/App/app_ble.c ****   /**
1022:STM32_WPAN/App/app_ble.c ****    * Initialize IO capability
1023:STM32_WPAN/App/app_ble.c ****    */
1024:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABIL
1025:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityPar
1026:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
1027:STM32_WPAN/App/app_ble.c ****   {
1028:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
1029:STM32_WPAN/App/app_ble.c ****   }
1030:STM32_WPAN/App/app_ble.c ****   else
1031:STM32_WPAN/App/app_ble.c ****   {
1032:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
1033:STM32_WPAN/App/app_ble.c ****   }
1034:STM32_WPAN/App/app_ble.c **** 
1035:STM32_WPAN/App/app_ble.c ****   /**
1036:STM32_WPAN/App/app_ble.c ****    * Initialize authentication
1037:STM32_WPAN/App/app_ble.c ****    */
1038:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTI
1039:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
1040:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
1041:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
1042:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
1043:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
1044:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/
1045:STM32_WPAN/App/app_ble.c **** 
1046:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/
1047:STM32_WPAN/App/app_ble.c **** 
1048:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.b
1049:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
1050:STM32_WPAN/App/app_ble.c ****                                                CFG_SC_SUPPORT,
1051:STM32_WPAN/App/app_ble.c ****                                                CFG_KEYPRESS_NOTIFICATION_SUPPORT,
1052:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
1053:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
1054:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
1055:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
1056:STM32_WPAN/App/app_ble.c ****                                                CFG_IDENTITY_ADDRESS);
1057:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 20


1058:STM32_WPAN/App/app_ble.c ****   {
1059:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
1060:STM32_WPAN/App/app_ble.c ****   }
1061:STM32_WPAN/App/app_ble.c ****   else
1062:STM32_WPAN/App/app_ble.c ****   {
1063:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
1064:STM32_WPAN/App/app_ble.c ****   }
1065:STM32_WPAN/App/app_ble.c **** 
1066:STM32_WPAN/App/app_ble.c ****   /**
1067:STM32_WPAN/App/app_ble.c ****    * Initialize whitelist
1068:STM32_WPAN/App/app_ble.c ****    */
1069:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
1070:STM32_WPAN/App/app_ble.c ****   {
1071:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_configure_whitelist();
1072:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
1073:STM32_WPAN/App/app_ble.c ****     {
1074:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
1075:STM32_WPAN/App/app_ble.c ****     }
1076:STM32_WPAN/App/app_ble.c ****     else
1077:STM32_WPAN/App/app_ble.c ****     {
1078:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
1079:STM32_WPAN/App/app_ble.c ****     }
1080:STM32_WPAN/App/app_ble.c ****   }
1081:STM32_WPAN/App/app_ble.c ****   APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
1082:STM32_WPAN/App/app_ble.c **** }
1083:STM32_WPAN/App/app_ble.c **** 
1084:STM32_WPAN/App/app_ble.c **** static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
1085:STM32_WPAN/App/app_ble.c **** {
1086:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
1087:STM32_WPAN/App/app_ble.c ****   uint16_t Min_Inter, Max_Inter;
1088:STM32_WPAN/App/app_ble.c **** 
1089:STM32_WPAN/App/app_ble.c ****   if (NewStatus == APP_BLE_FAST_ADV)
1090:STM32_WPAN/App/app_ble.c ****   {
1091:STM32_WPAN/App/app_ble.c ****     Min_Inter = AdvIntervalMin;
1092:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
1093:STM32_WPAN/App/app_ble.c ****   }
1094:STM32_WPAN/App/app_ble.c ****   else
1095:STM32_WPAN/App/app_ble.c ****   {
1096:STM32_WPAN/App/app_ble.c ****     Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
1097:STM32_WPAN/App/app_ble.c ****     Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
1098:STM32_WPAN/App/app_ble.c ****   }
1099:STM32_WPAN/App/app_ble.c **** 
1100:STM32_WPAN/App/app_ble.c ****   /**
1101:STM32_WPAN/App/app_ble.c ****    * Stop the timer, it will be restarted for a new shot
1102:STM32_WPAN/App/app_ble.c ****    * It does not hurt if the timer was not running
1103:STM32_WPAN/App/app_ble.c ****    */
1104:STM32_WPAN/App/app_ble.c ****   HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
1105:STM32_WPAN/App/app_ble.c **** 
1106:STM32_WPAN/App/app_ble.c ****   if ((NewStatus == APP_BLE_LP_ADV)
1107:STM32_WPAN/App/app_ble.c ****       && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
1108:STM32_WPAN/App/app_ble.c ****           || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
1109:STM32_WPAN/App/app_ble.c ****   {
1110:STM32_WPAN/App/app_ble.c ****     /* Connection in ADVERTISE mode have to stop the current advertising */
1111:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_set_non_discoverable();
1112:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
1113:STM32_WPAN/App/app_ble.c ****     {
1114:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", re
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 21


1115:STM32_WPAN/App/app_ble.c ****     }
1116:STM32_WPAN/App/app_ble.c ****     else
1117:STM32_WPAN/App/app_ble.c ****     {
1118:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
1119:STM32_WPAN/App/app_ble.c ****     }
1120:STM32_WPAN/App/app_ble.c ****   }
1121:STM32_WPAN/App/app_ble.c **** 
1122:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.Device_Connection_Status = NewStatus;
1123:STM32_WPAN/App/app_ble.c ****   /* Start Fast or Low Power Advertising */
1124:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_discoverable(ADV_IND,
1125:STM32_WPAN/App/app_ble.c ****                                  Min_Inter,
1126:STM32_WPAN/App/app_ble.c ****                                  Max_Inter,
1127:STM32_WPAN/App/app_ble.c ****                                  CFG_BLE_ADDRESS_TYPE,
1128:STM32_WPAN/App/app_ble.c ****                                  NO_WHITE_LIST_USE, /* use white list */
1129:STM32_WPAN/App/app_ble.c ****                                  sizeof(a_LocalName),
1130:STM32_WPAN/App/app_ble.c ****                                  (uint8_t*) &a_LocalName,
1131:STM32_WPAN/App/app_ble.c ****                                  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen
1132:STM32_WPAN/App/app_ble.c ****                                  BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
1133:STM32_WPAN/App/app_ble.c ****                                  0,
1134:STM32_WPAN/App/app_ble.c ****                                  0);
1135:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
1136:STM32_WPAN/App/app_ble.c ****   {
1137:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
1138:STM32_WPAN/App/app_ble.c ****   }
1139:STM32_WPAN/App/app_ble.c ****   else
1140:STM32_WPAN/App/app_ble.c ****   {
1141:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
1142:STM32_WPAN/App/app_ble.c ****   }
1143:STM32_WPAN/App/app_ble.c **** 
1144:STM32_WPAN/App/app_ble.c ****   /* Update Advertising data */
1145:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
1146:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
1147:STM32_WPAN/App/app_ble.c ****   {
1148:STM32_WPAN/App/app_ble.c ****     if (NewStatus == APP_BLE_FAST_ADV)
1149:STM32_WPAN/App/app_ble.c ****     {
1150:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
1151:STM32_WPAN/App/app_ble.c ****     }
1152:STM32_WPAN/App/app_ble.c ****     else
1153:STM32_WPAN/App/app_ble.c ****     {
1154:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
1155:STM32_WPAN/App/app_ble.c ****     }
1156:STM32_WPAN/App/app_ble.c ****   }
1157:STM32_WPAN/App/app_ble.c ****   else
1158:STM32_WPAN/App/app_ble.c ****   {
1159:STM32_WPAN/App/app_ble.c ****     if (NewStatus == APP_BLE_FAST_ADV)
1160:STM32_WPAN/App/app_ble.c ****     {
1161:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
1162:STM32_WPAN/App/app_ble.c ****       /* Start Timer to STOP ADV - TIMEOUT - and next Restart Low Power Advertising */
1163:STM32_WPAN/App/app_ble.c ****       HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
1164:STM32_WPAN/App/app_ble.c ****     }
1165:STM32_WPAN/App/app_ble.c ****     else
1166:STM32_WPAN/App/app_ble.c ****     {
1167:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
1168:STM32_WPAN/App/app_ble.c ****     }
1169:STM32_WPAN/App/app_ble.c ****   }
1170:STM32_WPAN/App/app_ble.c **** 
1171:STM32_WPAN/App/app_ble.c ****   return;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 22


1172:STM32_WPAN/App/app_ble.c **** }
1173:STM32_WPAN/App/app_ble.c **** 
1174:STM32_WPAN/App/app_ble.c **** const uint8_t* BleGetBdAddress(void)
1175:STM32_WPAN/App/app_ble.c **** {
1176:STM32_WPAN/App/app_ble.c ****   uint8_t *p_otp_addr;
1177:STM32_WPAN/App/app_ble.c ****   const uint8_t *p_bd_addr;
1178:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
1179:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
1180:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
1181:STM32_WPAN/App/app_ble.c **** 
1182:STM32_WPAN/App/app_ble.c ****   udn = LL_FLASH_GetUDN();
1183:STM32_WPAN/App/app_ble.c **** 
1184:STM32_WPAN/App/app_ble.c ****   if (udn != 0xFFFFFFFF)
1185:STM32_WPAN/App/app_ble.c ****   {
1186:STM32_WPAN/App/app_ble.c ****     company_id = LL_FLASH_GetSTCompanyID();
1187:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
1188:STM32_WPAN/App/app_ble.c **** 
1189:STM32_WPAN/App/app_ble.c ****     /**
1190:STM32_WPAN/App/app_ble.c ****      * Public Address with the ST company ID
1191:STM32_WPAN/App/app_ble.c ****      * bit[47:24] : 24bits (OUI) equal to the company ID
1192:STM32_WPAN/App/app_ble.c ****      * bit[23:16] : Device ID.
1193:STM32_WPAN/App/app_ble.c ****      * bit[15:0] : The last 16bits from the UDN
1194:STM32_WPAN/App/app_ble.c ****      * Note: In order to use the Public Address in a final product, a dedicated
1195:STM32_WPAN/App/app_ble.c ****      * 24bits company ID (OUI) shall be bought.
1196:STM32_WPAN/App/app_ble.c ****      */
1197:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
1198:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
1199:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[2] = (uint8_t)device_id;
1200:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
1201:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
1202:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
1203:STM32_WPAN/App/app_ble.c **** 
1204:STM32_WPAN/App/app_ble.c ****     p_bd_addr = (const uint8_t *)a_BdAddrUdn;
1205:STM32_WPAN/App/app_ble.c ****   }
1206:STM32_WPAN/App/app_ble.c ****   else
1207:STM32_WPAN/App/app_ble.c ****   {
1208:STM32_WPAN/App/app_ble.c ****     p_otp_addr = OTP_Read(0);
1209:STM32_WPAN/App/app_ble.c ****     if (p_otp_addr)
1210:STM32_WPAN/App/app_ble.c ****     {
1211:STM32_WPAN/App/app_ble.c ****       p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
1212:STM32_WPAN/App/app_ble.c ****     }
1213:STM32_WPAN/App/app_ble.c ****     else
1214:STM32_WPAN/App/app_ble.c ****     {
1215:STM32_WPAN/App/app_ble.c ****       p_bd_addr = a_MBdAddr;
1216:STM32_WPAN/App/app_ble.c ****     }
1217:STM32_WPAN/App/app_ble.c ****   }
1218:STM32_WPAN/App/app_ble.c **** 
1219:STM32_WPAN/App/app_ble.c ****   return p_bd_addr;
1220:STM32_WPAN/App/app_ble.c **** }
1221:STM32_WPAN/App/app_ble.c **** 
1222:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_LOCAL_FUNCTION */
1223:STM32_WPAN/App/app_ble.c **** 
1224:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_LOCAL_FUNCTION */
1225:STM32_WPAN/App/app_ble.c **** 
1226:STM32_WPAN/App/app_ble.c **** /*************************************************************
1227:STM32_WPAN/App/app_ble.c ****  *
1228:STM32_WPAN/App/app_ble.c ****  * SPECIFIC FUNCTIONS FOR P2P SERVER
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 23


1229:STM32_WPAN/App/app_ble.c ****  *
1230:STM32_WPAN/App/app_ble.c ****  *************************************************************/
1231:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel(void)
1232:STM32_WPAN/App/app_ble.c **** {
1233:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_1 */
1234:STM32_WPAN/App/app_ble.c **** 
1235:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Adv_Cancel_1 */
1236:STM32_WPAN/App/app_ble.c **** 
1237:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
1238:STM32_WPAN/App/app_ble.c ****   {
1239:STM32_WPAN/App/app_ble.c ****     tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
1240:STM32_WPAN/App/app_ble.c **** 
1241:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_set_non_discoverable();
1242:STM32_WPAN/App/app_ble.c **** 
1243:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
1244:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
1245:STM32_WPAN/App/app_ble.c ****     {
1246:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
1247:STM32_WPAN/App/app_ble.c ****     }
1248:STM32_WPAN/App/app_ble.c ****     else
1249:STM32_WPAN/App/app_ble.c ****     {
1250:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  \r\n\r");
1251:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
1252:STM32_WPAN/App/app_ble.c ****     }
1253:STM32_WPAN/App/app_ble.c ****   }
1254:STM32_WPAN/App/app_ble.c **** 
1255:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_2 */
1256:STM32_WPAN/App/app_ble.c **** 
1257:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Adv_Cancel_2 */
1258:STM32_WPAN/App/app_ble.c **** 
1259:STM32_WPAN/App/app_ble.c ****   return;
1260:STM32_WPAN/App/app_ble.c **** }
1261:STM32_WPAN/App/app_ble.c **** 
1262:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel_Req(void)
1263:STM32_WPAN/App/app_ble.c **** {
1264:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_Req_1 */
1265:STM32_WPAN/App/app_ble.c **** 
1266:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Adv_Cancel_Req_1 */
1267:STM32_WPAN/App/app_ble.c **** 
1268:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
1269:STM32_WPAN/App/app_ble.c **** 
1270:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_Req_2 */
1271:STM32_WPAN/App/app_ble.c **** 
1272:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Adv_Cancel_Req_2 */
1273:STM32_WPAN/App/app_ble.c **** 
1274:STM32_WPAN/App/app_ble.c ****   return;
1275:STM32_WPAN/App/app_ble.c **** }
1276:STM32_WPAN/App/app_ble.c **** 
1277:STM32_WPAN/App/app_ble.c **** static void Switch_OFF_GPIO()
1278:STM32_WPAN/App/app_ble.c **** {
  28              		.loc 1 1278 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1279:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Switch_OFF_GPIO */
1280:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 24


1281:STM32_WPAN/App/app_ble.c ****   /* USER CODE END Switch_OFF_GPIO */
1282:STM32_WPAN/App/app_ble.c **** }
  33              		.loc 1 1282 1 view .LVU1
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE1426:
  38              		.section	.text.Adv_Cancel_Req,"ax",%progbits
  39              		.align	1
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  44              	Adv_Cancel_Req:
  45              	.LFB1425:
1263:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_Req_1 */
  46              		.loc 1 1263 1 view -0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 0, uses_anonymous_args = 0
  50 0000 08B5     		push	{r3, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 3, -8
  53              		.cfi_offset 14, -4
1268:STM32_WPAN/App/app_ble.c **** 
  54              		.loc 1 1268 3 view .LVU3
  55 0002 0021     		movs	r1, #0
  56 0004 0120     		movs	r0, #1
  57 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
  58              	.LVL0:
1274:STM32_WPAN/App/app_ble.c **** }
  59              		.loc 1 1274 3 view .LVU4
1275:STM32_WPAN/App/app_ble.c **** 
  60              		.loc 1 1275 1 is_stmt 0 view .LVU5
  61 000a 08BD     		pop	{r3, pc}
  62              		.cfi_endproc
  63              	.LFE1425:
  65              		.section	.text.Adv_Cancel,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	Adv_Cancel:
  72              	.LFB1424:
1232:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Adv_Cancel_1 */
  73              		.loc 1 1232 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 08B5     		push	{r3, lr}
  78              		.cfi_def_cfa_offset 8
  79              		.cfi_offset 3, -8
  80              		.cfi_offset 14, -4
1237:STM32_WPAN/App/app_ble.c ****   {
  81              		.loc 1 1237 3 view .LVU7
1237:STM32_WPAN/App/app_ble.c ****   {
  82              		.loc 1 1237 28 is_stmt 0 view .LVU8
  83 0002 064B     		ldr	r3, .L8
  84 0004 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 25


1237:STM32_WPAN/App/app_ble.c ****   {
  85              		.loc 1 1237 6 view .LVU9
  86 0008 052B     		cmp	r3, #5
  87 000a 00D1     		bne	.L7
  88              	.L4:
1260:STM32_WPAN/App/app_ble.c **** 
  89              		.loc 1 1260 1 view .LVU10
  90 000c 08BD     		pop	{r3, pc}
  91              	.L7:
  92              	.LBB8:
1239:STM32_WPAN/App/app_ble.c **** 
  93              		.loc 1 1239 5 is_stmt 1 view .LVU11
  94              	.LVL1:
1241:STM32_WPAN/App/app_ble.c **** 
  95              		.loc 1 1241 5 view .LVU12
1241:STM32_WPAN/App/app_ble.c **** 
  96              		.loc 1 1241 11 is_stmt 0 view .LVU13
  97 000e FFF7FEFF 		bl	aci_gap_set_non_discoverable
  98              	.LVL2:
1243:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
  99              		.loc 1 1243 5 is_stmt 1 view .LVU14
1243:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 100              		.loc 1 1243 52 is_stmt 0 view .LVU15
 101 0012 024B     		ldr	r3, .L8
 102 0014 0022     		movs	r2, #0
 103 0016 83F88020 		strb	r2, [r3, #128]
1244:STM32_WPAN/App/app_ble.c ****     {
 104              		.loc 1 1244 5 is_stmt 1 view .LVU16
1246:STM32_WPAN/App/app_ble.c ****     }
 105              		.loc 1 1246 59 view .LVU17
1250:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 106              		.loc 1 1250 30 view .LVU18
1251:STM32_WPAN/App/app_ble.c ****     }
 107              		.loc 1 1251 52 view .LVU19
 108              	.LBE8:
1259:STM32_WPAN/App/app_ble.c **** }
 109              		.loc 1 1259 3 view .LVU20
 110 001a F7E7     		b	.L4
 111              	.L9:
 112              		.align	2
 113              	.L8:
 114 001c 00000000 		.word	BleApplicationContext
 115              		.cfi_endproc
 116              	.LFE1424:
 118              		.section	.text.Ble_Tl_Init,"ax",%progbits
 119              		.align	1
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	Ble_Tl_Init:
 125              	.LFB1420:
 801:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 126              		.loc 1 801 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 8
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130 0000 00B5     		push	{lr}
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 26


 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 14, -4
 133 0002 83B0     		sub	sp, sp, #12
 134              		.cfi_def_cfa_offset 16
 802:STM32_WPAN/App/app_ble.c **** 
 135              		.loc 1 802 3 view .LVU22
 804:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 136              		.loc 1 804 3 view .LVU23
 804:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 137              		.loc 1 804 32 is_stmt 0 view .LVU24
 138 0004 054B     		ldr	r3, .L12
 139 0006 0093     		str	r3, [sp]
 805:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 140              		.loc 1 805 3 is_stmt 1 view .LVU25
 805:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 141              		.loc 1 805 38 is_stmt 0 view .LVU26
 142 0008 054B     		ldr	r3, .L12+4
 143 000a 0193     		str	r3, [sp, #4]
 806:STM32_WPAN/App/app_ble.c **** 
 144              		.loc 1 806 3 is_stmt 1 view .LVU27
 145 000c 6946     		mov	r1, sp
 146 000e 0548     		ldr	r0, .L12+8
 147 0010 FFF7FEFF 		bl	hci_init
 148              	.LVL3:
 808:STM32_WPAN/App/app_ble.c **** }
 149              		.loc 1 808 3 view .LVU28
 809:STM32_WPAN/App/app_ble.c **** 
 150              		.loc 1 809 1 is_stmt 0 view .LVU29
 151 0014 03B0     		add	sp, sp, #12
 152              		.cfi_def_cfa_offset 4
 153              		@ sp needed
 154 0016 5DF804FB 		ldr	pc, [sp], #4
 155              	.L13:
 156 001a 00BF     		.align	2
 157              	.L12:
 158 001c 00000000 		.word	BleCmdBuffer
 159 0020 00000000 		.word	BLE_StatusNot
 160 0024 00000000 		.word	BLE_UserEvtRx
 161              		.cfi_endproc
 162              	.LFE1420:
 164              		.section	.text.BLE_UserEvtRx,"ax",%progbits
 165              		.align	1
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	BLE_UserEvtRx:
 171              	.LVL4:
 172              	.LFB1430:
1283:STM32_WPAN/App/app_ble.c **** 
1284:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
1285:STM32_WPAN/App/app_ble.c **** void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
1286:STM32_WPAN/App/app_ble.c **** {
1287:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */
1288:STM32_WPAN/App/app_ble.c **** 
1289:STM32_WPAN/App/app_ble.c ****   /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */
1290:STM32_WPAN/App/app_ble.c **** 
1291:STM32_WPAN/App/app_ble.c ****   if (mutex == 1)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 27


1292:STM32_WPAN/App/app_ble.c ****   {
1293:STM32_WPAN/App/app_ble.c ****     mutex = 0;
1294:STM32_WPAN/App/app_ble.c ****     index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
1295:STM32_WPAN/App/app_ble.c ****     uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
1296:STM32_WPAN/App/app_ble.c ****     uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
1297:STM32_WPAN/App/app_ble.c ****     uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
1298:STM32_WPAN/App/app_ble.c ****     uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
1299:STM32_WPAN/App/app_ble.c ****     tBleStatus ret;
1300:STM32_WPAN/App/app_ble.c **** 
1301:STM32_WPAN/App/app_ble.c ****     ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_leg
1302:STM32_WPAN/App/app_ble.c ****                                                     interval_min, interval_max,
1303:STM32_WPAN/App/app_ble.c ****                                                     peripheral_latency, timeout_multiplier);
1304:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
1305:STM32_WPAN/App/app_ble.c ****     {
1306:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
1307:STM32_WPAN/App/app_ble.c ****     }
1308:STM32_WPAN/App/app_ble.c ****     else
1309:STM32_WPAN/App/app_ble.c ****     {
1310:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
1311:STM32_WPAN/App/app_ble.c ****     }
1312:STM32_WPAN/App/app_ble.c ****   }
1313:STM32_WPAN/App/app_ble.c **** 
1314:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
1315:STM32_WPAN/App/app_ble.c **** 
1316:STM32_WPAN/App/app_ble.c ****   /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */
1317:STM32_WPAN/App/app_ble.c **** 
1318:STM32_WPAN/App/app_ble.c ****   return;
1319:STM32_WPAN/App/app_ble.c **** }
1320:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
1321:STM32_WPAN/App/app_ble.c **** 
1322:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
1323:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req(void)
1324:STM32_WPAN/App/app_ble.c **** {
1325:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.D
1326:STM32_WPAN/App/app_ble.c ****   {
1327:STM32_WPAN/App/app_ble.c ****     BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
1328:STM32_WPAN/App/app_ble.c ****   }
1329:STM32_WPAN/App/app_ble.c **** 
1330:STM32_WPAN/App/app_ble.c ****   return;
1331:STM32_WPAN/App/app_ble.c **** }
1332:STM32_WPAN/App/app_ble.c **** #endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */
1333:STM32_WPAN/App/app_ble.c **** 
1334:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
1335:STM32_WPAN/App/app_ble.c **** 
1336:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_SPECIFIC_FUNCTIONS */
1337:STM32_WPAN/App/app_ble.c **** /*************************************************************
1338:STM32_WPAN/App/app_ble.c ****  *
1339:STM32_WPAN/App/app_ble.c ****  * WRAP FUNCTIONS
1340:STM32_WPAN/App/app_ble.c ****  *
1341:STM32_WPAN/App/app_ble.c ****  *************************************************************/
1342:STM32_WPAN/App/app_ble.c **** void hci_notify_asynch_evt(void* p_Data)
1343:STM32_WPAN/App/app_ble.c **** {
1344:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
1345:STM32_WPAN/App/app_ble.c **** 
1346:STM32_WPAN/App/app_ble.c ****   return;
1347:STM32_WPAN/App/app_ble.c **** }
1348:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 28


1349:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_release(uint32_t Flag)
1350:STM32_WPAN/App/app_ble.c **** {
1351:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
1352:STM32_WPAN/App/app_ble.c **** 
1353:STM32_WPAN/App/app_ble.c ****   return;
1354:STM32_WPAN/App/app_ble.c **** }
1355:STM32_WPAN/App/app_ble.c **** 
1356:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_wait(uint32_t Timeout)
1357:STM32_WPAN/App/app_ble.c **** {
1358:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
1359:STM32_WPAN/App/app_ble.c **** 
1360:STM32_WPAN/App/app_ble.c ****   return;
1361:STM32_WPAN/App/app_ble.c **** }
1362:STM32_WPAN/App/app_ble.c **** 
1363:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx(void *p_Payload)
1364:STM32_WPAN/App/app_ble.c **** {
 173              		.loc 1 1364 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		.loc 1 1364 1 is_stmt 0 view .LVU31
 178 0000 10B5     		push	{r4, lr}
 179              		.cfi_def_cfa_offset 8
 180              		.cfi_offset 4, -8
 181              		.cfi_offset 14, -4
 182 0002 0446     		mov	r4, r0
1365:STM32_WPAN/App/app_ble.c ****   SVCCTL_UserEvtFlowStatus_t svctl_return_status;
 183              		.loc 1 1365 3 is_stmt 1 view .LVU32
1366:STM32_WPAN/App/app_ble.c ****   tHCI_UserEvtRxParam *p_param;
 184              		.loc 1 1366 3 view .LVU33
1367:STM32_WPAN/App/app_ble.c **** 
1368:STM32_WPAN/App/app_ble.c ****   p_param = (tHCI_UserEvtRxParam *)p_Payload;
 185              		.loc 1 1368 3 view .LVU34
 186              	.LVL5:
1369:STM32_WPAN/App/app_ble.c **** 
1370:STM32_WPAN/App/app_ble.c ****   svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 187              		.loc 1 1370 3 view .LVU35
 188              		.loc 1 1370 59 is_stmt 0 view .LVU36
 189 0004 4068     		ldr	r0, [r0, #4]
 190              	.LVL6:
 191              		.loc 1 1370 25 view .LVU37
 192 0006 0830     		adds	r0, r0, #8
 193 0008 FFF7FEFF 		bl	SVCCTL_UserEvtRx
 194              	.LVL7:
1371:STM32_WPAN/App/app_ble.c ****   if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 195              		.loc 1 1371 3 is_stmt 1 view .LVU38
 196              		.loc 1 1371 6 is_stmt 0 view .LVU39
 197 000c 10B1     		cbz	r0, .L15
1372:STM32_WPAN/App/app_ble.c ****   {
1373:STM32_WPAN/App/app_ble.c ****     p_param->status = HCI_TL_UserEventFlow_Enable;
 198              		.loc 1 1373 5 is_stmt 1 view .LVU40
 199              		.loc 1 1373 21 is_stmt 0 view .LVU41
 200 000e 0123     		movs	r3, #1
 201 0010 2370     		strb	r3, [r4]
 202              	.L14:
1374:STM32_WPAN/App/app_ble.c ****   }
1375:STM32_WPAN/App/app_ble.c ****   else
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 29


1376:STM32_WPAN/App/app_ble.c ****   {
1377:STM32_WPAN/App/app_ble.c ****     p_param->status = HCI_TL_UserEventFlow_Disable;
1378:STM32_WPAN/App/app_ble.c ****   }
1379:STM32_WPAN/App/app_ble.c **** 
1380:STM32_WPAN/App/app_ble.c ****   return;
1381:STM32_WPAN/App/app_ble.c **** }
 203              		.loc 1 1381 1 view .LVU42
 204 0012 10BD     		pop	{r4, pc}
 205              	.LVL8:
 206              	.L15:
1377:STM32_WPAN/App/app_ble.c ****   }
 207              		.loc 1 1377 5 is_stmt 1 view .LVU43
1377:STM32_WPAN/App/app_ble.c ****   }
 208              		.loc 1 1377 21 is_stmt 0 view .LVU44
 209 0014 0023     		movs	r3, #0
 210 0016 2370     		strb	r3, [r4]
1380:STM32_WPAN/App/app_ble.c **** }
 211              		.loc 1 1380 3 is_stmt 1 view .LVU45
 212 0018 FBE7     		b	.L14
 213              		.cfi_endproc
 214              	.LFE1430:
 216              		.section	.text.BLE_StatusNot,"ax",%progbits
 217              		.align	1
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	BLE_StatusNot:
 223              	.LVL9:
 224              	.LFB1431:
1382:STM32_WPAN/App/app_ble.c **** 
1383:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
1384:STM32_WPAN/App/app_ble.c **** {
 225              		.loc 1 1384 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 1384 1 is_stmt 0 view .LVU47
 230 0000 08B5     		push	{r3, lr}
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 3, -8
 233              		.cfi_offset 14, -4
1385:STM32_WPAN/App/app_ble.c ****   uint32_t task_id_list;
 234              		.loc 1 1385 3 is_stmt 1 view .LVU48
1386:STM32_WPAN/App/app_ble.c ****   switch (Status)
 235              		.loc 1 1386 3 view .LVU49
 236 0002 28B1     		cbz	r0, .L19
 237 0004 0128     		cmp	r0, #1
 238 0006 06D1     		bne	.L18
1387:STM32_WPAN/App/app_ble.c ****   {
1388:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdBusy:
1389:STM32_WPAN/App/app_ble.c ****       /**
1390:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
1391:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
1392:STM32_WPAN/App/app_ble.c ****        */
1393:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
1394:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
1395:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN HCI_TL_CmdBusy */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 30


1396:STM32_WPAN/App/app_ble.c **** 
1397:STM32_WPAN/App/app_ble.c ****       /* USER CODE END HCI_TL_CmdBusy */
1398:STM32_WPAN/App/app_ble.c ****       break;
1399:STM32_WPAN/App/app_ble.c **** 
1400:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdAvailable:
1401:STM32_WPAN/App/app_ble.c ****       /**
1402:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
1403:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
1404:STM32_WPAN/App/app_ble.c ****        */
1405:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 239              		.loc 1 1405 7 view .LVU50
 240              	.LVL10:
1406:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 241              		.loc 1 1406 7 view .LVU51
 242 0008 0320     		movs	r0, #3
 243              	.LVL11:
 244              		.loc 1 1406 7 is_stmt 0 view .LVU52
 245 000a FFF7FEFF 		bl	UTIL_SEQ_ResumeTask
 246              	.LVL12:
1407:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN HCI_TL_CmdAvailable */
1408:STM32_WPAN/App/app_ble.c **** 
1409:STM32_WPAN/App/app_ble.c ****       /* USER CODE END HCI_TL_CmdAvailable */
1410:STM32_WPAN/App/app_ble.c ****       break;
 247              		.loc 1 1410 7 is_stmt 1 view .LVU53
1411:STM32_WPAN/App/app_ble.c **** 
1412:STM32_WPAN/App/app_ble.c ****     default:
1413:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN Status */
1414:STM32_WPAN/App/app_ble.c **** 
1415:STM32_WPAN/App/app_ble.c ****       /* USER CODE END Status */
1416:STM32_WPAN/App/app_ble.c ****       break;
1417:STM32_WPAN/App/app_ble.c ****   }
1418:STM32_WPAN/App/app_ble.c **** 
1419:STM32_WPAN/App/app_ble.c ****   return;
 248              		.loc 1 1419 3 view .LVU54
 249 000e 02E0     		b	.L18
 250              	.LVL13:
 251              	.L19:
1393:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 252              		.loc 1 1393 7 view .LVU55
1394:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN HCI_TL_CmdBusy */
 253              		.loc 1 1394 7 view .LVU56
 254 0010 0320     		movs	r0, #3
 255              	.LVL14:
1394:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN HCI_TL_CmdBusy */
 256              		.loc 1 1394 7 is_stmt 0 view .LVU57
 257 0012 FFF7FEFF 		bl	UTIL_SEQ_PauseTask
 258              	.LVL15:
1398:STM32_WPAN/App/app_ble.c **** 
 259              		.loc 1 1398 7 is_stmt 1 view .LVU58
 260              	.L18:
1420:STM32_WPAN/App/app_ble.c **** }
 261              		.loc 1 1420 1 is_stmt 0 view .LVU59
 262 0016 08BD     		pop	{r3, pc}
 263              		.cfi_endproc
 264              	.LFE1431:
 266              		.section	.text.BleGetBdAddress,"ax",%progbits
 267              		.align	1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 31


 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	BleGetBdAddress:
 273              	.LFB1423:
1175:STM32_WPAN/App/app_ble.c ****   uint8_t *p_otp_addr;
 274              		.loc 1 1175 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
1176:STM32_WPAN/App/app_ble.c ****   const uint8_t *p_bd_addr;
 282              		.loc 1 1176 3 view .LVU61
1177:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
 283              		.loc 1 1177 3 view .LVU62
1178:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 284              		.loc 1 1178 3 view .LVU63
1179:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 285              		.loc 1 1179 3 view .LVU64
1180:STM32_WPAN/App/app_ble.c **** 
 286              		.loc 1 1180 3 view .LVU65
1182:STM32_WPAN/App/app_ble.c **** 
 287              		.loc 1 1182 3 view .LVU66
 288              	.LBB9:
 289              	.LBI9:
 290              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @file    stm32wbxx_ll_system.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to DBGCMU registers
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to SYSCFG registers
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to VREFBUF registers
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 32


  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @endverbatim
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifndef STM32WBxx_LL_SYSTEM_H
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define STM32WBxx_LL_SYSTEM_H
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** extern "C" {
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #include "stm32wbxx.h"
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @addtogroup STM32WBxx_LL_Driver
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC0_CAL_ADDR   ((uint8_t*) (0x1FFF75F0UL)) /*!<  Address of VREFBUF trimming value 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC0 in STM32WB datasheet */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC1_CAL_ADDR   ((uint8_t*) (0x1FFF7530UL)) /*!<  Address of VREFBUF trimming value 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC1 in STM32WB datasheet */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH                   0x00000000U                                        
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH             SYSCFG_MEMRMP_MEM_MODE_0                           
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                    (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 33


  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(QUADSPI)
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI                 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* QUADSPI */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6          SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7          SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8          SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9          SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1         SYSCFG_CFGR1_I2C1_FMP    /*!< Enable Fast Mode Plus
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3         SYSCFG_CFGR1_I2C3_FMP    /*!< Enable Fast Mode Plus
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* I2C3 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA                    0U /*!< EXTI PORT A */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB                    1U /*!< EXTI PORT B */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC                    2U /*!< EXTI PORT C */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD                    3U /*!< EXTI PORT D */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE                    4U /*!< EXTI PORT E */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH                    7U /*!< EXTI PORT H */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0                    (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITIO
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1                    (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITIO
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2                    (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITIO
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3                    (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITIO
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4                    (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITIO
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5                    (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITIO
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6                    (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITIO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7                    (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITIO
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8                    (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITIO
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9                    (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITIO
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10                   (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITIO
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11                   (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITIO
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12                   (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITIO
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13                   (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITIO
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14                   (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITIO
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15                   (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITIO
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 34


 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC                  SYSCFG_CFGR2_ECCL   /*!< Enables and locks the ECC 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          with Break Input of TIM1/1
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD                  SYSCFG_CFGR2_PVDL   /*!< Enables and locks the PVD 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          with TIM1/16/17 Break Inpu
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          and also the PVDE
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          and PLS bits of the Power 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY         SYSCFG_CFGR2_SPL    /*!< Enables and locks the SRAM
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          with Break Input of TIM1/1
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP               SYSCFG_CFGR2_CLL    /*!< Enables and locks the LOCK
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                          with Break Input of TIM1/1
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0                SYSCFG_SWPR1_PAGE0       /*!< SRAM2A Write protecti
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1                SYSCFG_SWPR1_PAGE1       /*!< SRAM2A Write protecti
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2                SYSCFG_SWPR1_PAGE2       /*!< SRAM2A Write protecti
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3                SYSCFG_SWPR1_PAGE3       /*!< SRAM2A Write protecti
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4                SYSCFG_SWPR1_PAGE4       /*!< SRAM2A Write protecti
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5                SYSCFG_SWPR1_PAGE5       /*!< SRAM2A Write protecti
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6                SYSCFG_SWPR1_PAGE6       /*!< SRAM2A Write protecti
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7                SYSCFG_SWPR1_PAGE7       /*!< SRAM2A Write protecti
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8                SYSCFG_SWPR1_PAGE8       /*!< SRAM2A Write protecti
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9                SYSCFG_SWPR1_PAGE9       /*!< SRAM2A Write protecti
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10               SYSCFG_SWPR1_PAGE10      /*!< SRAM2A Write protecti
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11               SYSCFG_SWPR1_PAGE11      /*!< SRAM2A Write protecti
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12               SYSCFG_SWPR1_PAGE12      /*!< SRAM2A Write protecti
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13               SYSCFG_SWPR1_PAGE13      /*!< SRAM2A Write protecti
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14               SYSCFG_SWPR1_PAGE14      /*!< SRAM2A Write protecti
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15               SYSCFG_SWPR1_PAGE15      /*!< SRAM2A Write protecti
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16               SYSCFG_SWPR1_PAGE16      /*!< SRAM2A Write protecti
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17               SYSCFG_SWPR1_PAGE17      /*!< SRAM2A Write protecti
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18               SYSCFG_SWPR1_PAGE18      /*!< SRAM2A Write protecti
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19               SYSCFG_SWPR1_PAGE19      /*!< SRAM2A Write protecti
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20               SYSCFG_SWPR1_PAGE20      /*!< SRAM2A Write protecti
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21               SYSCFG_SWPR1_PAGE21      /*!< SRAM2A Write protecti
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22               SYSCFG_SWPR1_PAGE22      /*!< SRAM2A Write protecti
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23               SYSCFG_SWPR1_PAGE23      /*!< SRAM2A Write protecti
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24               SYSCFG_SWPR1_PAGE24      /*!< SRAM2A Write protecti
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25               SYSCFG_SWPR1_PAGE25      /*!< SRAM2A Write protecti
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26               SYSCFG_SWPR1_PAGE26      /*!< SRAM2A Write protecti
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27               SYSCFG_SWPR1_PAGE27      /*!< SRAM2A Write protecti
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28               SYSCFG_SWPR1_PAGE28      /*!< SRAM2A Write protecti
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29               SYSCFG_SWPR1_PAGE29      /*!< SRAM2A Write protecti
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30               SYSCFG_SWPR1_PAGE30      /*!< SRAM2A Write protecti
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31               SYSCFG_SWPR1_PAGE31      /*!< SRAM2A Write protecti
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32               SYSCFG_SWPR2_PAGE32      /*!< SRAM2B Write protecti
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33               SYSCFG_SWPR2_PAGE33      /*!< SRAM2B Write protecti
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34               SYSCFG_SWPR2_PAGE34      /*!< SRAM2B Write protecti
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 35


 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35               SYSCFG_SWPR2_PAGE35      /*!< SRAM2B Write protecti
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE36)
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36               SYSCFG_SWPR2_PAGE36      /*!< SRAM2B Write protecti
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37               SYSCFG_SWPR2_PAGE37      /*!< SRAM2B Write protecti
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38               SYSCFG_SWPR2_PAGE38      /*!< SRAM2B Write protecti
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39               SYSCFG_SWPR2_PAGE39      /*!< SRAM2B Write protecti
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40               SYSCFG_SWPR2_PAGE40      /*!< SRAM2B Write protecti
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41               SYSCFG_SWPR2_PAGE41      /*!< SRAM2B Write protecti
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42               SYSCFG_SWPR2_PAGE42      /*!< SRAM2B Write protecti
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43               SYSCFG_SWPR2_PAGE43      /*!< SRAM2B Write protecti
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44               SYSCFG_SWPR2_PAGE44      /*!< SRAM2B Write protecti
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45               SYSCFG_SWPR2_PAGE45      /*!< SRAM2B Write protecti
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46               SYSCFG_SWPR2_PAGE46      /*!< SRAM2B Write protecti
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47               SYSCFG_SWPR2_PAGE47      /*!< SRAM2B Write protecti
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48               SYSCFG_SWPR2_PAGE48      /*!< SRAM2B Write protecti
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49               SYSCFG_SWPR2_PAGE49      /*!< SRAM2B Write protecti
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50               SYSCFG_SWPR2_PAGE50      /*!< SRAM2B Write protecti
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51               SYSCFG_SWPR2_PAGE51      /*!< SRAM2B Write protecti
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52               SYSCFG_SWPR2_PAGE52      /*!< SRAM2B Write protecti
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53               SYSCFG_SWPR2_PAGE53      /*!< SRAM2B Write protecti
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54               SYSCFG_SWPR2_PAGE54      /*!< SRAM2B Write protecti
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55               SYSCFG_SWPR2_PAGE55      /*!< SRAM2B Write protecti
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56               SYSCFG_SWPR2_PAGE56      /*!< SRAM2B Write protecti
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57               SYSCFG_SWPR2_PAGE57      /*!< SRAM2B Write protecti
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58               SYSCFG_SWPR2_PAGE58      /*!< SRAM2B Write protecti
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59               SYSCFG_SWPR2_PAGE59      /*!< SRAM2B Write protecti
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60               SYSCFG_SWPR2_PAGE60      /*!< SRAM2B Write protecti
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61               SYSCFG_SWPR2_PAGE61      /*!< SRAM2B Write protecti
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62               SYSCFG_SWPR2_PAGE62      /*!< SRAM2B Write protecti
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63               SYSCFG_SWPR2_PAGE63      /*!< SRAM2B Write protecti
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* SYSCFG_SWPR2_PAGE36 */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM1                     SYSCFG_IMR1_TIM1IM     /*!< Enabling of interrupt f
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM16                    SYSCFG_IMR1_TIM16IM    /*!< Enabling of interrupt f
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM16 */
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM17                    SYSCFG_IMR1_TIM17IM    /*!< Enabling of interrupt f
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM17 */
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI5                    SYSCFG_IMR1_EXTI5IM    /*!< Enabling of interrupt f
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI6                    SYSCFG_IMR1_EXTI6IM    /*!< Enabling of interrupt f
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI7                    SYSCFG_IMR1_EXTI7IM    /*!< Enabling of interrupt f
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI8                    SYSCFG_IMR1_EXTI8IM    /*!< Enabling of interrupt f
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI9                    SYSCFG_IMR1_EXTI9IM    /*!< Enabling of interrupt f
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI10                   SYSCFG_IMR1_EXTI10IM   /*!< Enabling of interrupt f
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI11                   SYSCFG_IMR1_EXTI11IM   /*!< Enabling of interrupt f
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI12                   SYSCFG_IMR1_EXTI12IM   /*!< Enabling of interrupt f
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI13                   SYSCFG_IMR1_EXTI13IM   /*!< Enabling of interrupt f
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI14                   SYSCFG_IMR1_EXTI14IM   /*!< Enabling of interrupt f
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI15                   SYSCFG_IMR1_EXTI15IM   /*!< Enabling of interrupt f
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 36


 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_IMR2_PVM1IM)
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM1                     SYSCFG_IMR2_PVM1IM     /*!< Enabling of interrupt f
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* SYSCFG_IMR2_PVM1IM */
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM3                     SYSCFG_IMR2_PVM3IM     /*!< Enabling of interrupt f
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVD                      SYSCFG_IMR2_PVDIM      /*!< Enabling of interrupt f
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS  SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                                       and LSE Clock
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCWKUP               SYSCFG_C2IMR1_RTCWKUPIM  /*!< Enabling of interrupt
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCALARM              SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RCC                   SYSCFG_C2IMR1_RCCIM      /*!< Enabling of interrupt
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_FLASH                 SYSCFG_C2IMR1_FLASHIM    /*!< Enabling of interrupt
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_PKA                   SYSCFG_C2IMR1_PKAIM      /*!< Enabling of interrupt
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RNG                   SYSCFG_C2IMR1_RNGIM      /*!< Enabling of interrupt
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_AES1                  SYSCFG_C2IMR1_AES1IM     /*!< Enabling of interrupt
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* AES1 */
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(COMP1)
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_COMP                  SYSCFG_C2IMR1_COMPIM     /*!< Enabling of interrupt
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* COMP1 */
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_ADC                   SYSCFG_C2IMR1_ADCIM      /*!< Enabling of interrupt
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI0                 SYSCFG_C2IMR1_EXTI0IM    /*!< Enabling of interrupt
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI1                 SYSCFG_C2IMR1_EXTI1IM    /*!< Enabling of interrupt
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI2                 SYSCFG_C2IMR1_EXTI2IM    /*!< Enabling of interrupt
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI3                 SYSCFG_C2IMR1_EXTI3IM    /*!< Enabling of interrupt
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI4                 SYSCFG_C2IMR1_EXTI4IM    /*!< Enabling of interrupt
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI5                 SYSCFG_C2IMR1_EXTI5IM    /*!< Enabling of interrupt
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI6                 SYSCFG_C2IMR1_EXTI6IM    /*!< Enabling of interrupt
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI7                 SYSCFG_C2IMR1_EXTI7IM    /*!< Enabling of interrupt
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI8                 SYSCFG_C2IMR1_EXTI8IM    /*!< Enabling of interrupt
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI9                 SYSCFG_C2IMR1_EXTI9IM    /*!< Enabling of interrupt
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI10                SYSCFG_C2IMR1_EXTI10IM   /*!< Enabling of interrupt
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI11                SYSCFG_C2IMR1_EXTI11IM   /*!< Enabling of interrupt
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI12                SYSCFG_C2IMR1_EXTI12IM   /*!< Enabling of interrupt
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI13                SYSCFG_C2IMR1_EXTI13IM   /*!< Enabling of interrupt
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI14                SYSCFG_C2IMR1_EXTI14IM   /*!< Enabling of interrupt
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI15                SYSCFG_C2IMR1_EXTI15IM   /*!< Enabling of interrupt
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH1               SYSCFG_C2IMR2_DMA1CH1IM  /*!< Enabling of interrupt
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH2               SYSCFG_C2IMR2_DMA1CH2IM  /*!< Enabling of interrupt
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH3               SYSCFG_C2IMR2_DMA1CH3IM  /*!< Enabling of interrupt
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH4               SYSCFG_C2IMR2_DMA1CH4IM  /*!< Enabling of interrupt
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH5               SYSCFG_C2IMR2_DMA1CH5IM  /*!< Enabling of interrupt
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH6               SYSCFG_C2IMR2_DMA1CH6IM  /*!< Enabling of interrupt
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH7               SYSCFG_C2IMR2_DMA1CH7IM  /*!< Enabling of interrupt
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(DMA2)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH1               SYSCFG_C2IMR2_DMA2CH1IM  /*!< Enabling of interrupt
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH2               SYSCFG_C2IMR2_DMA2CH2IM  /*!< Enabling of interrupt
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 37


 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH3               SYSCFG_C2IMR2_DMA2CH3IM  /*!< Enabling of interrupt
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH4               SYSCFG_C2IMR2_DMA2CH4IM  /*!< Enabling of interrupt
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH5               SYSCFG_C2IMR2_DMA2CH5IM  /*!< Enabling of interrupt
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH6               SYSCFG_C2IMR2_DMA2CH6IM  /*!< Enabling of interrupt
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH7               SYSCFG_C2IMR2_DMA2CH7IM  /*!< Enabling of interrupt
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* DMA2 */
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMAMUX1               SYSCFG_C2IMR2_DMAMUX1IM  /*!< Enabling of interrupt
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_C2IMR2_PVM1IM)
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM1                  SYSCFG_C2IMR2_PVM1IM     /*!< Enabling of interrupt
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* SYSCFG_C2IMR2_PVM1IM */
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM3                  SYSCFG_C2IMR2_PVM3IM     /*!< Enabling of interrupt
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVD                   SYSCFG_C2IMR2_PVDIM      /*!< Enabling of interrupt
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_TSC                   SYSCFG_C2IMR2_TSCIM      /*!< Enabling of interrupt
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(LCD)
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_LCD                   SYSCFG_C2IMR2_LCDIM      /*!< Enabling of interrupt
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* LCD */
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES1            SYSCFG_SIPCR_SAES1       /*!< Enabling the security
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* AES1 */
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES2            SYSCFG_SIPCR_SAES2       /*!< Enabling the security
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_PKA             SYSCFG_SIPCR_SPKA        /*!< Enabling the security
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_RNG             SYSCFG_SIPCR_SRNG        /*!< Enabling the security
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* I2C3 */
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP    DBGMCU_C2APB1FZR1_DBG_RTC_STOP    /*!< The clock of the 
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP   /*!< The independent w
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus ti
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 38


 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus ti
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* I2C3 */
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZR_DBG_TIM1_STOP   /*!< The counter clock of
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZR_DBG_TIM16_STOP  /*!< The counter clock of
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM16 */
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZR_DBG_TIM17_STOP  /*!< The counter clock of
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM17 */
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP   DBGMCU_C2APB2FZR_DBG_TIM1_STOP   /*!< The counter clock 
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP  DBGMCU_C2APB2FZR_DBG_TIM16_STOP  /*!< The counter clock 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM16 */
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP  DBGMCU_C2APB2FZR_DBG_TIM17_STOP  /*!< The counter clock 
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* TIM17 */
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U     /*!< Voltage reference scale 0 (VREF_OUT
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 39


 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state   */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state    */
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states   */
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 40


 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_CFGR1_ANASWVDD)
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Analog GPIO switch to control voltage selection
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_EnableAnalogGpioSwitch
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void)
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 41


 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Analog GPIO switch to control voltage selection
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_DisableAnalogGpioSwitch
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void)
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* SYSCFG_CFGR1_ANASWVDD */
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 42


 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 43


 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 44


 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 45


 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) &
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 46


 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register.
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL);
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         and will only be reset by a Hardware reset, including a reset after Standby.)
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Firmware writing 0 has no effect.
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_DisableSRAMFetch
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void)
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD);
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if CPU2 SRAM fetch is enabled
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_IsEnabledSRAMFetch
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 47


 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void)
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL);
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set connections to TIM1/16/17 Break inputs
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get connections to TIM1/16/17 Break inputs
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 48


 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR1 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_0_31
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Legacy define */
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR1, SRAM2WRP);
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 49


 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00U);
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCAU);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 50


1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53U);
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_EnableIT\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_EnableIT\n
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_EnableIT\n
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_EnableIT
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR1, Interrupt);
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  PVM1IM      LL_SYSCFG_GRP2_EnableIT\n
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVM3IM      LL_SYSCFG_GRP2_EnableIT\n
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVDIM       LL_SYSCFG_GRP2_EnableIT
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR2, Interrupt);
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_DisableIT\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_DisableIT\n
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_DisableIT\n
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_DisableIT
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 51


1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR1, Interrupt);
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_DisableIT\n
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_DisableIT\n
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_DisableIT
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR2, Interrupt);
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_IsEnabledIT\n
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_IsEnabledIT
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 52


1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_IsEnabledIT
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_EnableIT\n
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_EnableIT\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_EnableIT\n
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_EnableIT\n
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_EnableIT
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 53


1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR1, Interrupt);
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_EnableIT
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR2, Interrupt);
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_DisableIT\n
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_DisableIT\n
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_DisableIT\n
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_DisableIT\n
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 54


1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_DisableIT\n
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_DisableIT
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR1, Interrupt);
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_DisableIT
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 55


1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR2, Interrupt);
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_IsEnabledIT
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 56


1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the access for security IP
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_EnableSecurityAccess\n
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_EnableSecurityAccess\n
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_EnableSecurityAccess\n
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_EnableSecurityAccess
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 57


1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess)
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SIPCR, SecurityAccess);
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the access for security IP
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_DisableSecurityAccess\n
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_DisableSecurityAccess\n
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_DisableSecurityAccess\n
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_DisableSecurityAccess
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess)
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess);
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if access for security IP is enabled
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_IsEnabledSecurityAccess\n
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_IsEnabledSecurityAccess\n
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_IsEnabledSecurityAccess\n
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_IsEnabledSecurityAccess
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be one of the following values:
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess)
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL);
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  DBGMCU is only accessible by Cortex M4
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        To access on DBGMCU, Cortex M0+ need to request to the Cortex M4
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        the action.
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device identifier
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   For STM32WBxxxx devices, the device ID is 0x495
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 58


1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device revision identifier
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   This field indicates the revision of the device.
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 59


1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the clock for Trace port
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_EnableTraceClock\n
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTraceClock(void)
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the clock for Trace port
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_DisableTraceClock\n
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTraceClock(void)
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the clock for Trace port is enabled
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_IsEnabledTraceClock\n
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(void)
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN) == (DBGMCU_CR_TRACE_IOEN)) ? 1UL : 0UL);
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the external trigger output
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When enable the external trigger is output (state of bit 1),
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTriggerOutput(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 60


1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the external trigger output
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When disable external trigger is input (state of bit 0),
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_DisableTriggerOutput\n
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTriggerOutput(void)
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the external trigger is output or input direction
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When the external trigger is output (state of bit 1),
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         When the external trigger is input (state of bit 0),
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTriggerOutput(void)
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN) == (DBGMCU_CR_TRGOEN)) ? 1UL : 0UL);
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group1 peripherals)
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group1 peripherals)
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_FreezePeriph
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 61


1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR1, Periphs);
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group2 peripherals)
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group2 peripherals)
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_FreezePeriph
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR2, Periphs);
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group1 peripherals)
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group1 peripherals)
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 62


1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR1, Periphs);
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group2 peripherals)
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group2 peripherals)
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR2, Periphs);
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB2 peripherals
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZR, Periphs);
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB2 peripherals
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_FreezePeriph
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 63


1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB2FZR, Periphs);
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB2 peripherals
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZR, Periphs);
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB2 peripherals
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB2FZR, Periphs);
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Internal voltage reference
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Internal voltage reference
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 64


1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the Voltage reference scale
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the Voltage reference scale
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=0 (VREF_SC0)
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC0_GetCalibration(void)
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC0_CAL_ADDR);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 65


1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=1 (VREF_SC1)
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC1_GetCalibration(void)
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC1_CAL_ADDR);
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Each VrefBuf voltage scale is calibrated in production for each device,
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         data stored in flash memory.
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Functions @ref LL_VREFBUF_SC0_GetCalibration and
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @ref LL_VREFBUF_SC0_GetCalibration can be used to retrieve
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         these calibration data.
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 66


1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set FLASH Latency
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get FLASH Latency
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Prefetch
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Prefetch
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PRFTEN        LL_FLASH_DisablePrefetch
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  C2PRFTEN      LL_FLASH_IsPrefetchEnabled
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 67


2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_EnableInstCache
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCache(void)
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_DisableInstCache
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_DisableInstCache
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCache(void)
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCache(void)
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_DisableDataCache
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCache(void)
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache reset
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  bit can be written only when the instruction cache is disabled
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_EnableInstCacheReset
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_EnableInstCacheReset
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 68


2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache reset
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_DisableInstCacheReset
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_DisableInstCacheReset
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache reset
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note bit can be written only when the data cache is disabled
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_EnableDataCacheReset
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void)
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache reset
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_DisableDataCacheReset
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void)
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Suspend new program or erase operation request
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be suspended
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be set when at least one PES
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is set.
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_SuspendOperation
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_SuspendOperation
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SuspendOperation(void)
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PES);
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Allow new program or erase operation request
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be allowed
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2AC
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         set. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be clear when both PES
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is cleared.
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES      LL_FLASH_AllowOperation
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES      LL_FLASH_AllowOperation
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 69


2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_AllowOperation(void)
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES);
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU2 is suspended
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_IsOperationSuspended
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_IsOperationSuspended
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsOperationSuspended(void)
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PES) == (FLASH_ACR_PES)) ? 1UL : 0UL);
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU1 or CPU2 is suspended
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set EMPTY flag information as Flash User area empty
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_SetEmptyFlag
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetEmptyFlag(void)
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear EMPTY flag information as Flash User area programmed
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_ClearEmptyFlag
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_ClearEmptyFlag(void)
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if the EMPTY flag is set or reset
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_IsEmptyFlag
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsEmptyFlag(void)
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY) == FLASH_ACR_EMPTY) ? 1UL : 0UL);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 70


2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get IPCC buffer base address
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_IPCCBR    IPCCDBA       LL_FLASH_GetIPCCBufferAddr
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval IPCC data buffer base address offset
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetIPCCBufferAddr(void)
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA));
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get CPU2 boot reset vector
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SRRVR    SBRV       LL_FLASH_GetC2BootResetVect
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval CPU2 boot reset vector
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetC2BootResetVect(void)
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV));
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Unique Device Number
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
 291              		.loc 2 2223 26 view .LVU67
 292              	.LBB10:
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 293              		.loc 2 2225 3 view .LVU68
 294              		.loc 2 2225 10 is_stmt 0 view .LVU69
 295 0002 0F4B     		ldr	r3, .L28
 296 0004 D3F88025 		ldr	r2, [r3, #1408]
 297              	.LVL16:
 298              		.loc 2 2225 10 view .LVU70
 299              	.LBE10:
 300              	.LBE9:
1184:STM32_WPAN/App/app_ble.c ****   {
 301              		.loc 1 1184 3 is_stmt 1 view .LVU71
1184:STM32_WPAN/App/app_ble.c ****   {
 302              		.loc 1 1184 6 is_stmt 0 view .LVU72
 303 0008 B2F1FF3F 		cmp	r2, #-1
 304 000c 10D0     		beq	.L24
1186:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 305              		.loc 1 1186 5 is_stmt 1 view .LVU73
 306              	.LBB11:
 307              	.LBI11:
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Device ID
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 71


2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the device ID is 0x26
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the ST Company ID
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
 308              		.loc 2 2247 26 view .LVU74
 309              	.LBB12:
2248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 310              		.loc 2 2249 3 view .LVU75
 311              		.loc 2 2249 23 is_stmt 0 view .LVU76
 312 000e D3F88435 		ldr	r3, [r3, #1412]
 313              	.LVL17:
 314              		.loc 2 2249 23 view .LVU77
 315              	.LBE12:
 316              	.LBE11:
1187:STM32_WPAN/App/app_ble.c **** 
 317              		.loc 1 1187 5 is_stmt 1 view .LVU78
1197:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 318              		.loc 1 1197 5 view .LVU79
1197:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 319              		.loc 1 1197 20 is_stmt 0 view .LVU80
 320 0012 0C48     		ldr	r0, .L28+4
 321 0014 0270     		strb	r2, [r0]
1198:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[2] = (uint8_t)device_id;
 322              		.loc 1 1198 5 is_stmt 1 view .LVU81
1198:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[2] = (uint8_t)device_id;
 323              		.loc 1 1198 22 is_stmt 0 view .LVU82
 324 0016 C2F30722 		ubfx	r2, r2, #8, #8
 325              	.LVL18:
1198:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[2] = (uint8_t)device_id;
 326              		.loc 1 1198 20 view .LVU83
 327 001a 4270     		strb	r2, [r0, #1]
1199:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 328              		.loc 1 1199 5 is_stmt 1 view .LVU84
1199:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 329              		.loc 1 1199 20 is_stmt 0 view .LVU85
 330 001c 8370     		strb	r3, [r0, #2]
1200:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 331              		.loc 1 1200 5 is_stmt 1 view .LVU86
1200:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 332              		.loc 1 1200 22 is_stmt 0 view .LVU87
 333 001e C3F30722 		ubfx	r2, r3, #8, #8
1200:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 334              		.loc 1 1200 20 view .LVU88
 335 0022 C270     		strb	r2, [r0, #3]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 72


1201:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 336              		.loc 1 1201 5 is_stmt 1 view .LVU89
1201:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 337              		.loc 1 1201 22 is_stmt 0 view .LVU90
 338 0024 C3F30742 		ubfx	r2, r3, #16, #8
1201:STM32_WPAN/App/app_ble.c ****     a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 339              		.loc 1 1201 20 view .LVU91
 340 0028 0271     		strb	r2, [r0, #4]
1202:STM32_WPAN/App/app_ble.c **** 
 341              		.loc 1 1202 5 is_stmt 1 view .LVU92
1202:STM32_WPAN/App/app_ble.c **** 
 342              		.loc 1 1202 22 is_stmt 0 view .LVU93
 343 002a 1B0E     		lsrs	r3, r3, #24
 344              	.LVL19:
1202:STM32_WPAN/App/app_ble.c **** 
 345              		.loc 1 1202 20 view .LVU94
 346 002c 4371     		strb	r3, [r0, #5]
1204:STM32_WPAN/App/app_ble.c ****   }
 347              		.loc 1 1204 5 is_stmt 1 view .LVU95
 348              	.LVL20:
 349              	.L23:
1220:STM32_WPAN/App/app_ble.c **** 
 350              		.loc 1 1220 1 is_stmt 0 view .LVU96
 351 002e 08BD     		pop	{r3, pc}
 352              	.LVL21:
 353              	.L24:
1208:STM32_WPAN/App/app_ble.c ****     if (p_otp_addr)
 354              		.loc 1 1208 5 is_stmt 1 view .LVU97
1208:STM32_WPAN/App/app_ble.c ****     if (p_otp_addr)
 355              		.loc 1 1208 18 is_stmt 0 view .LVU98
 356 0030 0020     		movs	r0, #0
 357 0032 FFF7FEFF 		bl	OTP_Read
 358              	.LVL22:
1209:STM32_WPAN/App/app_ble.c ****     {
 359              		.loc 1 1209 5 is_stmt 1 view .LVU99
1209:STM32_WPAN/App/app_ble.c ****     {
 360              		.loc 1 1209 8 is_stmt 0 view .LVU100
 361 0036 0028     		cmp	r0, #0
 362 0038 F9D1     		bne	.L23
1215:STM32_WPAN/App/app_ble.c ****     }
 363              		.loc 1 1215 17 view .LVU101
 364 003a 0348     		ldr	r0, .L28+8
 365              	.LVL23:
1219:STM32_WPAN/App/app_ble.c **** }
 366              		.loc 1 1219 3 is_stmt 1 view .LVU102
1219:STM32_WPAN/App/app_ble.c **** }
 367              		.loc 1 1219 10 is_stmt 0 view .LVU103
 368 003c F7E7     		b	.L23
 369              	.L29:
 370 003e 00BF     		.align	2
 371              	.L28:
 372 0040 0070FF1F 		.word	536834048
 373 0044 00000000 		.word	a_BdAddrUdn
 374 0048 00000000 		.word	a_MBdAddr
 375              		.cfi_endproc
 376              	.LFE1423:
 378              		.section	.rodata.Ble_Hci_Gap_Gatt_Init.str1.4,"aMS",%progbits,1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 73


 379              		.align	2
 380              	.LC1:
 381 0000 50325053 		.ascii	"P2PSRV1\000"
 381      52563100 
 382              		.section	.text.Ble_Hci_Gap_Gatt_Init,"ax",%progbits
 383              		.align	1
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 388              	Ble_Hci_Gap_Gatt_Init:
 389              	.LFB1421:
 812:STM32_WPAN/App/app_ble.c ****   uint8_t role;
 390              		.loc 1 812 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 8
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 70B5     		push	{r4, r5, r6, lr}
 395              		.cfi_def_cfa_offset 16
 396              		.cfi_offset 4, -16
 397              		.cfi_offset 5, -12
 398              		.cfi_offset 6, -8
 399              		.cfi_offset 14, -4
 400 0002 88B0     		sub	sp, sp, #32
 401              		.cfi_def_cfa_offset 48
 813:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 402              		.loc 1 813 3 view .LVU105
 814:STM32_WPAN/App/app_ble.c ****   const uint8_t *p_bd_addr;
 403              		.loc 1 814 3 view .LVU106
 815:STM32_WPAN/App/app_ble.c ****   uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 404              		.loc 1 815 3 view .LVU107
 816:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 405              		.loc 1 816 3 view .LVU108
 816:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 406              		.loc 1 816 12 is_stmt 0 view .LVU109
 407 0004 0024     		movs	r4, #0
 408 0006 ADF81840 		strh	r4, [sp, #24]	@ movhi
 817:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/
 409              		.loc 1 817 3 is_stmt 1 view .LVU110
 410              	.LVL24:
 822:STM32_WPAN/App/app_ble.c **** 
 411              		.loc 1 822 61 view .LVU111
 828:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 412              		.loc 1 828 3 view .LVU112
 828:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 413              		.loc 1 828 9 is_stmt 0 view .LVU113
 414 000a FFF7FEFF 		bl	hci_reset
 415              	.LVL25:
 829:STM32_WPAN/App/app_ble.c ****   {
 416              		.loc 1 829 3 is_stmt 1 view .LVU114
 831:STM32_WPAN/App/app_ble.c ****   }
 417              		.loc 1 831 70 view .LVU115
 835:STM32_WPAN/App/app_ble.c ****   }
 418              		.loc 1 835 50 view .LVU116
 841:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN
 419              		.loc 1 841 3 view .LVU117
 841:STM32_WPAN/App/app_ble.c ****   ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN
 420              		.loc 1 841 15 is_stmt 0 view .LVU118
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 74


 421 000e FFF7FEFF 		bl	BleGetBdAddress
 422              	.LVL26:
 423 0012 0546     		mov	r5, r0
 424              	.LVL27:
 842:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 425              		.loc 1 842 3 is_stmt 1 view .LVU119
 842:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 426              		.loc 1 842 9 is_stmt 0 view .LVU120
 427 0014 0246     		mov	r2, r0
 428 0016 0621     		movs	r1, #6
 429 0018 2046     		mov	r0, r4
 430              	.LVL28:
 842:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 431              		.loc 1 842 9 view .LVU121
 432 001a FFF7FEFF 		bl	aci_hal_write_config_data
 433              	.LVL29:
 843:STM32_WPAN/App/app_ble.c ****   {
 434              		.loc 1 843 3 is_stmt 1 view .LVU122
 845:STM32_WPAN/App/app_ble.c ****   }
 435              		.loc 1 845 122 view .LVU123
 849:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_add
 436              		.loc 1 849 102 view .LVU124
 850:STM32_WPAN/App/app_ble.c ****   }
 437              		.loc 1 850 157 view .LVU125
 855:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 438              		.loc 1 855 3 view .LVU126
 855:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 439              		.loc 1 855 50 is_stmt 0 view .LVU127
 440 001e 6A79     		ldrb	r2, [r5, #5]	@ zero_extendqisi2
 855:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 441              		.loc 1 855 39 view .LVU128
 442 0020 304B     		ldr	r3, .L34
 443 0022 1A72     		strb	r2, [r3, #8]
 856:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 444              		.loc 1 856 3 is_stmt 1 view .LVU129
 856:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 445              		.loc 1 856 50 is_stmt 0 view .LVU130
 446 0024 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 856:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 447              		.loc 1 856 39 view .LVU131
 448 0026 5A72     		strb	r2, [r3, #9]
 857:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 449              		.loc 1 857 3 is_stmt 1 view .LVU132
 857:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 450              		.loc 1 857 50 is_stmt 0 view .LVU133
 451 0028 EA78     		ldrb	r2, [r5, #3]	@ zero_extendqisi2
 857:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 452              		.loc 1 857 39 view .LVU134
 453 002a 9A72     		strb	r2, [r3, #10]
 858:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 454              		.loc 1 858 3 is_stmt 1 view .LVU135
 858:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 455              		.loc 1 858 50 is_stmt 0 view .LVU136
 456 002c AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 858:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 457              		.loc 1 858 39 view .LVU137
 458 002e DA72     		strb	r2, [r3, #11]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 75


 859:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 459              		.loc 1 859 3 is_stmt 1 view .LVU138
 859:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 460              		.loc 1 859 50 is_stmt 0 view .LVU139
 461 0030 6A78     		ldrb	r2, [r5, #1]	@ zero_extendqisi2
 859:STM32_WPAN/App/app_ble.c ****   a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 462              		.loc 1 859 39 view .LVU140
 463 0032 1A73     		strb	r2, [r3, #12]
 860:STM32_WPAN/App/app_ble.c **** #endif /* CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR */
 464              		.loc 1 860 3 is_stmt 1 view .LVU141
 860:STM32_WPAN/App/app_ble.c **** #endif /* CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR */
 465              		.loc 1 860 50 is_stmt 0 view .LVU142
 466 0034 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 860:STM32_WPAN/App/app_ble.c **** #endif /* CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR */
 467              		.loc 1 860 39 view .LVU143
 468 0036 5A73     		strb	r2, [r3, #13]
 898:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 469              		.loc 1 898 3 is_stmt 1 view .LVU144
 898:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 470              		.loc 1 898 9 is_stmt 0 view .LVU145
 471 0038 2B4A     		ldr	r2, .L34+4
 472 003a 1021     		movs	r1, #16
 473 003c 1820     		movs	r0, #24
 474 003e FFF7FEFF 		bl	aci_hal_write_config_data
 475              	.LVL30:
 899:STM32_WPAN/App/app_ble.c ****   {
 476              		.loc 1 899 3 is_stmt 1 view .LVU146
 901:STM32_WPAN/App/app_ble.c ****   }
 477              		.loc 1 901 110 view .LVU147
 905:STM32_WPAN/App/app_ble.c ****   }
 478              		.loc 1 905 90 view .LVU148
 911:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 479              		.loc 1 911 3 view .LVU149
 911:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 480              		.loc 1 911 9 is_stmt 0 view .LVU150
 481 0042 2A4A     		ldr	r2, .L34+8
 482 0044 1021     		movs	r1, #16
 483 0046 0820     		movs	r0, #8
 484 0048 FFF7FEFF 		bl	aci_hal_write_config_data
 485              	.LVL31:
 912:STM32_WPAN/App/app_ble.c ****   {
 486              		.loc 1 912 3 is_stmt 1 view .LVU151
 914:STM32_WPAN/App/app_ble.c ****   }
 487              		.loc 1 914 110 view .LVU152
 918:STM32_WPAN/App/app_ble.c ****   }
 488              		.loc 1 918 90 view .LVU153
 924:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 489              		.loc 1 924 3 view .LVU154
 924:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 490              		.loc 1 924 9 is_stmt 0 view .LVU155
 491 004c 1821     		movs	r1, #24
 492 004e 0120     		movs	r0, #1
 493 0050 FFF7FEFF 		bl	aci_hal_set_tx_power_level
 494              	.LVL32:
 925:STM32_WPAN/App/app_ble.c ****   {
 495              		.loc 1 925 3 is_stmt 1 view .LVU156
 927:STM32_WPAN/App/app_ble.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 76


 496              		.loc 1 927 87 view .LVU157
 931:STM32_WPAN/App/app_ble.c ****   }
 497              		.loc 1 931 67 view .LVU158
 937:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 498              		.loc 1 937 3 view .LVU159
 937:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 499              		.loc 1 937 9 is_stmt 0 view .LVU160
 500 0054 FFF7FEFF 		bl	aci_gatt_init
 501              	.LVL33:
 938:STM32_WPAN/App/app_ble.c ****   {
 502              		.loc 1 938 3 is_stmt 1 view .LVU161
 940:STM32_WPAN/App/app_ble.c ****   }
 503              		.loc 1 940 74 view .LVU162
 944:STM32_WPAN/App/app_ble.c ****   }
 504              		.loc 1 944 54 view .LVU163
 950:STM32_WPAN/App/app_ble.c **** 
 505              		.loc 1 950 3 view .LVU164
 953:STM32_WPAN/App/app_ble.c **** #endif /* BLE_CFG_PERIPHERAL == 1 */
 506              		.loc 1 953 3 view .LVU165
 964:STM32_WPAN/App/app_ble.c ****   {
 507              		.loc 1 964 3 view .LVU166
 508              	.LBB13:
 966:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_init(role,
 509              		.loc 1 966 5 view .LVU167
 967:STM32_WPAN/App/app_ble.c ****                        CFG_PRIVACY,
 510              		.loc 1 967 5 view .LVU168
 967:STM32_WPAN/App/app_ble.c ****                        CFG_PRIVACY,
 511              		.loc 1 967 11 is_stmt 0 view .LVU169
 512 0058 0DF11A03 		add	r3, sp, #26
 513 005c 0193     		str	r3, [sp, #4]
 514 005e 07AB     		add	r3, sp, #28
 515 0060 0093     		str	r3, [sp]
 516 0062 0DF11E03 		add	r3, sp, #30
 517 0066 0722     		movs	r2, #7
 518 0068 2146     		mov	r1, r4
 519 006a 0120     		movs	r0, #1
 520 006c FFF7FEFF 		bl	aci_gap_init
 521              	.LVL34:
 974:STM32_WPAN/App/app_ble.c ****     {
 522              		.loc 1 974 5 is_stmt 1 view .LVU170
 976:STM32_WPAN/App/app_ble.c ****     }
 523              		.loc 1 976 75 view .LVU171
 980:STM32_WPAN/App/app_ble.c ****     }
 524              		.loc 1 980 55 view .LVU172
 983:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 525              		.loc 1 983 5 view .LVU173
 983:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 526              		.loc 1 983 11 is_stmt 0 discriminator 1 view .LVU174
 527 0070 1F4B     		ldr	r3, .L34+12
 528 0072 0093     		str	r3, [sp]
 529 0074 0723     		movs	r3, #7
 530 0076 2246     		mov	r2, r4
 531 0078 BDF81C10 		ldrh	r1, [sp, #28]
 532 007c BDF81E00 		ldrh	r0, [sp, #30]
 533 0080 FFF7FEFF 		bl	aci_gatt_update_char_value
 534              	.LVL35:
 984:STM32_WPAN/App/app_ble.c ****     {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 77


 535              		.loc 1 984 5 is_stmt 1 view .LVU175
 986:STM32_WPAN/App/app_ble.c ****     }
 536              		.loc 1 986 82 view .LVU176
 990:STM32_WPAN/App/app_ble.c ****     }
 537              		.loc 1 990 82 view .LVU177
 538              	.LBE13:
 994:STM32_WPAN/App/app_ble.c ****                                    gap_appearance_char_handle,
 539              		.loc 1 994 3 view .LVU178
 994:STM32_WPAN/App/app_ble.c ****                                    gap_appearance_char_handle,
 540              		.loc 1 994 9 is_stmt 0 view .LVU179
 541 0084 06AB     		add	r3, sp, #24
 542 0086 0093     		str	r3, [sp]
 543 0088 0223     		movs	r3, #2
 544 008a 2246     		mov	r2, r4
 545 008c BDF81A10 		ldrh	r1, [sp, #26]
 546 0090 BDF81E00 		ldrh	r0, [sp, #30]
 547 0094 FFF7FEFF 		bl	aci_gatt_update_char_value
 548              	.LVL36:
 999:STM32_WPAN/App/app_ble.c ****   {
 549              		.loc 1 999 3 is_stmt 1 view .LVU180
1001:STM32_WPAN/App/app_ble.c ****   }
 550              		.loc 1 1001 79 view .LVU181
1005:STM32_WPAN/App/app_ble.c ****   }
 551              		.loc 1 1005 79 view .LVU182
1011:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 552              		.loc 1 1011 3 view .LVU183
1011:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 553              		.loc 1 1011 9 is_stmt 0 view .LVU184
 554 0098 0222     		movs	r2, #2
 555 009a 1146     		mov	r1, r2
 556 009c 2046     		mov	r0, r4
 557 009e FFF7FEFF 		bl	hci_le_set_default_phy
 558              	.LVL37:
1012:STM32_WPAN/App/app_ble.c ****   {
 559              		.loc 1 1012 3 is_stmt 1 view .LVU185
1014:STM32_WPAN/App/app_ble.c ****   }
 560              		.loc 1 1014 83 view .LVU186
1018:STM32_WPAN/App/app_ble.c ****   }
 561              		.loc 1 1018 63 view .LVU187
1024:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityPar
 562              		.loc 1 1024 3 view .LVU188
1024:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityPar
 563              		.loc 1 1024 84 is_stmt 0 view .LVU189
 564 00a2 144D     		ldr	r5, .L34+16
 565              	.LVL38:
1024:STM32_WPAN/App/app_ble.c ****   ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityPar
 566              		.loc 1 1024 84 view .LVU190
 567 00a4 0126     		movs	r6, #1
 568 00a6 2E70     		strb	r6, [r5]
1025:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 569              		.loc 1 1025 3 is_stmt 1 view .LVU191
1025:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 570              		.loc 1 1025 9 is_stmt 0 view .LVU192
 571 00a8 3046     		mov	r0, r6
 572 00aa FFF7FEFF 		bl	aci_gap_set_io_capability
 573              	.LVL39:
1026:STM32_WPAN/App/app_ble.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 78


 574              		.loc 1 1026 3 is_stmt 1 view .LVU193
1028:STM32_WPAN/App/app_ble.c ****   }
 575              		.loc 1 1028 86 view .LVU194
1032:STM32_WPAN/App/app_ble.c ****   }
 576              		.loc 1 1032 66 view .LVU195
1038:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 577              		.loc 1 1038 3 view .LVU196
1038:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 578              		.loc 1 1038 81 is_stmt 0 view .LVU197
 579 00ae 6E70     		strb	r6, [r5, #1]
1039:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 580              		.loc 1 1039 3 is_stmt 1 view .LVU198
1039:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 581              		.loc 1 1039 92 is_stmt 0 view .LVU199
 582 00b0 0823     		movs	r3, #8
 583 00b2 2B71     		strb	r3, [r5, #4]
1040:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 584              		.loc 1 1040 3 is_stmt 1 view .LVU200
1040:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 585              		.loc 1 1040 92 is_stmt 0 view .LVU201
 586 00b4 1022     		movs	r2, #16
 587 00b6 6A71     		strb	r2, [r5, #5]
1041:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 588              		.loc 1 1041 3 is_stmt 1 view .LVU202
1041:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 589              		.loc 1 1041 85 is_stmt 0 view .LVU203
 590 00b8 EC70     		strb	r4, [r5, #3]
1042:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 591              		.loc 1 1042 3 is_stmt 1 view .LVU204
1042:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 592              		.loc 1 1042 81 is_stmt 0 view .LVU205
 593 00ba 0F49     		ldr	r1, .L34+20
 594 00bc A960     		str	r1, [r5, #8]
1043:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/
 595              		.loc 1 1043 3 is_stmt 1 view .LVU206
1043:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/
 596              		.loc 1 1043 84 is_stmt 0 view .LVU207
 597 00be AE70     		strb	r6, [r5, #2]
1048:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
 598              		.loc 1 1048 3 is_stmt 1 view .LVU208
1048:STM32_WPAN/App/app_ble.c ****                                                BleApplicationContext.BleApplicationContext_legacy.b
 599              		.loc 1 1048 9 is_stmt 0 view .LVU209
 600 00c0 0494     		str	r4, [sp, #16]
 601 00c2 0391     		str	r1, [sp, #12]
 602 00c4 0294     		str	r4, [sp, #8]
 603 00c6 0192     		str	r2, [sp, #4]
 604 00c8 0093     		str	r3, [sp]
 605 00ca 2346     		mov	r3, r4
 606 00cc 3246     		mov	r2, r6
 607 00ce 3146     		mov	r1, r6
 608 00d0 3046     		mov	r0, r6
 609 00d2 FFF7FEFF 		bl	aci_gap_set_authentication_requirement
 610              	.LVL40:
1057:STM32_WPAN/App/app_ble.c ****   {
 611              		.loc 1 1057 3 is_stmt 1 view .LVU210
1059:STM32_WPAN/App/app_ble.c ****   }
 612              		.loc 1 1059 99 view .LVU211
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 79


1063:STM32_WPAN/App/app_ble.c ****   }
 613              		.loc 1 1063 79 view .LVU212
1069:STM32_WPAN/App/app_ble.c ****   {
 614              		.loc 1 1069 3 view .LVU213
1069:STM32_WPAN/App/app_ble.c ****   {
 615              		.loc 1 1069 74 is_stmt 0 view .LVU214
 616 00d6 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
1069:STM32_WPAN/App/app_ble.c ****   {
 617              		.loc 1 1069 6 view .LVU215
 618 00d8 0BB9     		cbnz	r3, .L33
 619              	.L30:
1082:STM32_WPAN/App/app_ble.c **** 
 620              		.loc 1 1082 1 view .LVU216
 621 00da 08B0     		add	sp, sp, #32
 622              		.cfi_remember_state
 623              		.cfi_def_cfa_offset 16
 624              		@ sp needed
 625 00dc 70BD     		pop	{r4, r5, r6, pc}
 626              	.L33:
 627              		.cfi_restore_state
1071:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 628              		.loc 1 1071 5 is_stmt 1 view .LVU217
1071:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 629              		.loc 1 1071 11 is_stmt 0 view .LVU218
 630 00de FFF7FEFF 		bl	aci_gap_configure_filter_accept_list
 631              	.LVL41:
1072:STM32_WPAN/App/app_ble.c ****     {
 632              		.loc 1 1072 5 is_stmt 1 view .LVU219
1074:STM32_WPAN/App/app_ble.c ****     }
 633              		.loc 1 1074 90 view .LVU220
1078:STM32_WPAN/App/app_ble.c ****     }
 634              		.loc 1 1078 70 view .LVU221
1081:STM32_WPAN/App/app_ble.c **** }
 635              		.loc 1 1081 61 view .LVU222
1082:STM32_WPAN/App/app_ble.c **** 
 636              		.loc 1 1082 1 is_stmt 0 view .LVU223
 637 00e2 FAE7     		b	.L30
 638              	.L35:
 639              		.align	2
 640              	.L34:
 641 00e4 00000000 		.word	a_ManufData
 642 00e8 00000000 		.word	a_BLE_CfgIrValue
 643 00ec 00000000 		.word	a_BLE_CfgErValue
 644 00f0 00000000 		.word	.LC1
 645 00f4 00000000 		.word	BleApplicationContext
 646 00f8 07B20100 		.word	111111
 647              		.cfi_endproc
 648              	.LFE1421:
 650              		.section	.text.Adv_Request,"ax",%progbits
 651              		.align	1
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	Adv_Request:
 657              	.LVL42:
 658              	.LFB1422:
1085:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 80


 659              		.loc 1 1085 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
1085:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 663              		.loc 1 1085 1 is_stmt 0 view .LVU225
 664 0000 70B5     		push	{r4, r5, r6, lr}
 665              		.cfi_def_cfa_offset 16
 666              		.cfi_offset 4, -16
 667              		.cfi_offset 5, -12
 668              		.cfi_offset 6, -8
 669              		.cfi_offset 14, -4
 670 0002 88B0     		sub	sp, sp, #32
 671              		.cfi_def_cfa_offset 48
 672 0004 0446     		mov	r4, r0
1086:STM32_WPAN/App/app_ble.c ****   uint16_t Min_Inter, Max_Inter;
 673              		.loc 1 1086 3 is_stmt 1 view .LVU226
 674              	.LVL43:
1087:STM32_WPAN/App/app_ble.c **** 
 675              		.loc 1 1087 3 view .LVU227
1089:STM32_WPAN/App/app_ble.c ****   {
 676              		.loc 1 1089 3 view .LVU228
1089:STM32_WPAN/App/app_ble.c ****   {
 677              		.loc 1 1089 6 is_stmt 0 view .LVU229
 678 0006 0128     		cmp	r0, #1
 679 0008 28D0     		beq	.L42
1097:STM32_WPAN/App/app_ble.c ****   }
 680              		.loc 1 1097 15 view .LVU230
 681 000a 4FF47A66 		mov	r6, #4000
1096:STM32_WPAN/App/app_ble.c ****     Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 682              		.loc 1 1096 15 view .LVU231
 683 000e 4FF4C865 		mov	r5, #1600
 684              	.L37:
 685              	.LVL44:
1104:STM32_WPAN/App/app_ble.c **** 
 686              		.loc 1 1104 3 is_stmt 1 view .LVU232
 687 0012 1D4B     		ldr	r3, .L45
 688 0014 93F88100 		ldrb	r0, [r3, #129]	@ zero_extendqisi2
 689              	.LVL45:
1104:STM32_WPAN/App/app_ble.c **** 
 690              		.loc 1 1104 3 is_stmt 0 view .LVU233
 691 0018 FFF7FEFF 		bl	HW_TS_Stop
 692              	.LVL46:
1106:STM32_WPAN/App/app_ble.c ****       && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 693              		.loc 1 1106 3 is_stmt 1 view .LVU234
1106:STM32_WPAN/App/app_ble.c ****       && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 694              		.loc 1 1106 6 is_stmt 0 view .LVU235
 695 001c 022C     		cmp	r4, #2
 696 001e 22D0     		beq	.L43
 697              	.LVL47:
 698              	.L38:
1118:STM32_WPAN/App/app_ble.c ****     }
 699              		.loc 1 1118 93 is_stmt 1 view .LVU236
1122:STM32_WPAN/App/app_ble.c ****   /* Start Fast or Low Power Advertising */
 700              		.loc 1 1122 3 view .LVU237
1122:STM32_WPAN/App/app_ble.c ****   /* Start Fast or Low Power Advertising */
 701              		.loc 1 1122 50 is_stmt 0 view .LVU238
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 81


 702 0020 194B     		ldr	r3, .L45
 703 0022 83F88040 		strb	r4, [r3, #128]
1124:STM32_WPAN/App/app_ble.c ****                                  Min_Inter,
 704              		.loc 1 1124 3 is_stmt 1 view .LVU239
1124:STM32_WPAN/App/app_ble.c ****                                  Min_Inter,
 705              		.loc 1 1124 9 is_stmt 0 view .LVU240
 706 0026 0020     		movs	r0, #0
 707 0028 0690     		str	r0, [sp, #24]
 708 002a 0590     		str	r0, [sp, #20]
 709 002c 03F11902 		add	r2, r3, #25
 710 0030 0492     		str	r2, [sp, #16]
 711 0032 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 712 0034 0393     		str	r3, [sp, #12]
 713 0036 154B     		ldr	r3, .L45+4
 714 0038 0293     		str	r3, [sp, #8]
 715 003a 0823     		movs	r3, #8
 716 003c 0193     		str	r3, [sp, #4]
 717 003e 0090     		str	r0, [sp]
 718 0040 0346     		mov	r3, r0
 719 0042 3246     		mov	r2, r6
 720 0044 2946     		mov	r1, r5
 721 0046 FFF7FEFF 		bl	aci_gap_set_discoverable
 722              	.LVL48:
1135:STM32_WPAN/App/app_ble.c ****   {
 723              		.loc 1 1135 3 is_stmt 1 view .LVU241
1137:STM32_WPAN/App/app_ble.c ****   }
 724              		.loc 1 1137 78 view .LVU242
1141:STM32_WPAN/App/app_ble.c ****   }
 725              		.loc 1 1141 61 view .LVU243
1145:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 726              		.loc 1 1145 3 view .LVU244
1145:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 727              		.loc 1 1145 9 is_stmt 0 view .LVU245
 728 004a 1149     		ldr	r1, .L45+8
 729 004c 0E20     		movs	r0, #14
 730 004e FFF7FEFF 		bl	aci_gap_update_adv_data
 731              	.LVL49:
1146:STM32_WPAN/App/app_ble.c ****   {
 732              		.loc 1 1146 3 is_stmt 1 view .LVU246
1146:STM32_WPAN/App/app_ble.c ****   {
 733              		.loc 1 1146 6 is_stmt 0 view .LVU247
 734 0052 08B9     		cbnz	r0, .L36
1159:STM32_WPAN/App/app_ble.c ****     {
 735              		.loc 1 1159 5 is_stmt 1 view .LVU248
1159:STM32_WPAN/App/app_ble.c ****     {
 736              		.loc 1 1159 8 is_stmt 0 view .LVU249
 737 0054 012C     		cmp	r4, #1
 738 0056 10D0     		beq	.L44
 739              	.LVL50:
 740              	.L36:
1172:STM32_WPAN/App/app_ble.c **** 
 741              		.loc 1 1172 1 view .LVU250
 742 0058 08B0     		add	sp, sp, #32
 743              		.cfi_remember_state
 744              		.cfi_def_cfa_offset 16
 745              		@ sp needed
 746 005a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 82


 747              	.LVL51:
 748              	.L42:
 749              		.cfi_restore_state
1091:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
 750              		.loc 1 1091 5 is_stmt 1 view .LVU251
1091:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
 751              		.loc 1 1091 15 is_stmt 0 view .LVU252
 752 005c 0D4B     		ldr	r3, .L45+12
 753 005e 1D88     		ldrh	r5, [r3]
 754              	.LVL52:
1092:STM32_WPAN/App/app_ble.c ****   }
 755              		.loc 1 1092 5 is_stmt 1 view .LVU253
1092:STM32_WPAN/App/app_ble.c ****   }
 756              		.loc 1 1092 15 is_stmt 0 view .LVU254
 757 0060 0D4B     		ldr	r3, .L45+16
 758 0062 1E88     		ldrh	r6, [r3]
 759              	.LVL53:
1092:STM32_WPAN/App/app_ble.c ****   }
 760              		.loc 1 1092 15 view .LVU255
 761 0064 D5E7     		b	.L37
 762              	.LVL54:
 763              	.L43:
1107:STM32_WPAN/App/app_ble.c ****           || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 764              		.loc 1 1107 33 view .LVU256
 765 0066 084B     		ldr	r3, .L45
 766 0068 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
1108:STM32_WPAN/App/app_ble.c ****   {
 767              		.loc 1 1108 11 view .LVU257
 768 006c 013B     		subs	r3, r3, #1
 769 006e DBB2     		uxtb	r3, r3
1107:STM32_WPAN/App/app_ble.c ****           || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 770              		.loc 1 1107 7 view .LVU258
 771 0070 012B     		cmp	r3, #1
 772 0072 D5D8     		bhi	.L38
1111:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 773              		.loc 1 1111 5 is_stmt 1 view .LVU259
1111:STM32_WPAN/App/app_ble.c ****     if (ret != BLE_STATUS_SUCCESS)
 774              		.loc 1 1111 11 is_stmt 0 view .LVU260
 775 0074 FFF7FEFF 		bl	aci_gap_set_non_discoverable
 776              	.LVL55:
1112:STM32_WPAN/App/app_ble.c ****     {
 777              		.loc 1 1112 5 is_stmt 1 view .LVU261
1114:STM32_WPAN/App/app_ble.c ****     }
 778              		.loc 1 1114 102 view .LVU262
 779 0078 D2E7     		b	.L38
 780              	.LVL56:
 781              	.L44:
1161:STM32_WPAN/App/app_ble.c ****       /* Start Timer to STOP ADV - TIMEOUT - and next Restart Low Power Advertising */
 782              		.loc 1 1161 63 view .LVU263
1163:STM32_WPAN/App/app_ble.c ****     }
 783              		.loc 1 1163 7 view .LVU264
 784 007a 0849     		ldr	r1, .L45+20
 785 007c 024B     		ldr	r3, .L45
 786 007e 93F88100 		ldrb	r0, [r3, #129]	@ zero_extendqisi2
 787              	.LVL57:
1163:STM32_WPAN/App/app_ble.c ****     }
 788              		.loc 1 1163 7 is_stmt 0 view .LVU265
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 83


 789 0082 FFF7FEFF 		bl	HW_TS_Start
 790              	.LVL58:
1167:STM32_WPAN/App/app_ble.c ****     }
 791              		.loc 1 1167 68 is_stmt 1 view .LVU266
1171:STM32_WPAN/App/app_ble.c **** }
 792              		.loc 1 1171 3 view .LVU267
 793 0086 E7E7     		b	.L36
 794              	.L46:
 795              		.align	2
 796              	.L45:
 797 0088 00000000 		.word	BleApplicationContext
 798 008c 00000000 		.word	a_LocalName
 799 0090 00000000 		.word	a_ManufData
 800 0094 00000000 		.word	AdvIntervalMin
 801 0098 00000000 		.word	AdvIntervalMax
 802 009c 46E00100 		.word	122950
 803              		.cfi_endproc
 804              	.LFE1422:
 806              		.section	.text.APP_BLE_Init,"ax",%progbits
 807              		.align	1
 808              		.global	APP_BLE_Init
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 813              	APP_BLE_Init:
 814              	.LFB1417:
 385:STM32_WPAN/App/app_ble.c ****   SHCI_CmdStatus_t status;
 815              		.loc 1 385 1 view -0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 64
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819 0000 30B5     		push	{r4, r5, lr}
 820              		.cfi_def_cfa_offset 12
 821              		.cfi_offset 4, -12
 822              		.cfi_offset 5, -8
 823              		.cfi_offset 14, -4
 824 0002 91B0     		sub	sp, sp, #68
 825              		.cfi_def_cfa_offset 80
 386:STM32_WPAN/App/app_ble.c **** #if (RADIO_ACTIVITY_EVENT != 0)
 826              		.loc 1 386 3 view .LVU269
 388:STM32_WPAN/App/app_ble.c **** #endif /* RADIO_ACTIVITY_EVENT != 0 */
 827              		.loc 1 388 3 view .LVU270
 828              	.LVL59:
 393:STM32_WPAN/App/app_ble.c ****   {
 829              		.loc 1 393 3 view .LVU271
 393:STM32_WPAN/App/app_ble.c ****   {
 830              		.loc 1 393 33 is_stmt 0 view .LVU272
 831 0004 0DF1040C 		add	ip, sp, #4
 832 0008 284C     		ldr	r4, .L51
 833 000a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 834 000c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 835 0010 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 836 0012 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 837 0016 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 838 0018 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 839 001c 94E80700 		ldm	r4, {r0, r1, r2}
 840 0020 ACE80300 		stmia	ip!, {r0, r1}
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 84


 841 0024 ACF80020 		strh	r2, [ip]	@ movhi
 430:STM32_WPAN/App/app_ble.c **** 
 842              		.loc 1 430 3 is_stmt 1 view .LVU273
 843 0028 FFF7FEFF 		bl	Ble_Tl_Init
 844              	.LVL60:
 435:STM32_WPAN/App/app_ble.c **** 
 845              		.loc 1 435 3 view .LVU274
 846 002c 0121     		movs	r1, #1
 847 002e 0220     		movs	r0, #2
 848 0030 FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 849              	.LVL61:
 440:STM32_WPAN/App/app_ble.c **** 
 850              		.loc 1 440 3 view .LVU275
 851 0034 1E4A     		ldr	r2, .L51+4
 852 0036 0021     		movs	r1, #0
 853 0038 0220     		movs	r0, #2
 854 003a FFF7FEFF 		bl	UTIL_SEQ_RegTask
 855              	.LVL62:
 445:STM32_WPAN/App/app_ble.c ****   if (status != SHCI_Success)
 856              		.loc 1 445 3 view .LVU276
 445:STM32_WPAN/App/app_ble.c ****   if (status != SHCI_Success)
 857              		.loc 1 445 12 is_stmt 0 view .LVU277
 858 003e 01A8     		add	r0, sp, #4
 859 0040 FFF7FEFF 		bl	SHCI_C2_BLE_Init
 860              	.LVL63:
 446:STM32_WPAN/App/app_ble.c ****   {
 861              		.loc 1 446 3 is_stmt 1 view .LVU278
 446:STM32_WPAN/App/app_ble.c ****   {
 862              		.loc 1 446 6 is_stmt 0 view .LVU279
 863 0044 78BB     		cbnz	r0, .L50
 864              	.LVL64:
 865              	.L48:
 454:STM32_WPAN/App/app_ble.c ****   }
 866              		.loc 1 454 59 is_stmt 1 view .LVU280
 460:STM32_WPAN/App/app_ble.c **** 
 867              		.loc 1 460 3 view .LVU281
 868 0046 FFF7FEFF 		bl	Ble_Hci_Gap_Gatt_Init
 869              	.LVL65:
 465:STM32_WPAN/App/app_ble.c **** 
 870              		.loc 1 465 3 view .LVU282
 871 004a FFF7FEFF 		bl	SVCCTL_Init
 872              	.LVL66:
 470:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 873              		.loc 1 470 3 view .LVU283
 470:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 874              		.loc 1 470 50 is_stmt 0 view .LVU284
 875 004e 194D     		ldr	r5, .L51+8
 876 0050 0024     		movs	r4, #0
 877 0052 85F88040 		strb	r4, [r5, #128]
 471:STM32_WPAN/App/app_ble.c **** 
 878              		.loc 1 471 3 is_stmt 1 view .LVU285
 471:STM32_WPAN/App/app_ble.c **** 
 879              		.loc 1 471 71 is_stmt 0 view .LVU286
 880 0056 4FF6FF73 		movw	r3, #65535
 881 005a EB82     		strh	r3, [r5, #22]	@ movhi
 476:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 882              		.loc 1 476 3 is_stmt 1 view .LVU287
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 85


 883 005c 164A     		ldr	r2, .L51+12
 884 005e 2146     		mov	r1, r4
 885 0060 0120     		movs	r0, #1
 886 0062 FFF7FEFF 		bl	UTIL_SEQ_RegTask
 887              	.LVL67:
 489:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 888              		.loc 1 489 3 view .LVU288
 489:STM32_WPAN/App/app_ble.c ****   if (ret != BLE_STATUS_SUCCESS)
 889              		.loc 1 489 9 is_stmt 0 view .LVU289
 890 0066 0620     		movs	r0, #6
 891 0068 FFF7FEFF 		bl	aci_hal_set_radio_activity_mask
 892              	.LVL68:
 490:STM32_WPAN/App/app_ble.c ****   {
 893              		.loc 1 490 3 is_stmt 1 view .LVU290
 492:STM32_WPAN/App/app_ble.c ****   }
 894              		.loc 1 492 94 view .LVU291
 496:STM32_WPAN/App/app_ble.c ****   }
 895              		.loc 1 496 74 view .LVU292
 508:STM32_WPAN/App/app_ble.c **** 
 896              		.loc 1 508 3 view .LVU293
 897 006c FFF7FEFF 		bl	P2PS_APP_Init
 898              	.LVL69:
 517:STM32_WPAN/App/app_ble.c ****   /**
 899              		.loc 1 517 3 view .LVU294
 900 0070 124B     		ldr	r3, .L51+16
 901 0072 2246     		mov	r2, r4
 902 0074 05F18101 		add	r1, r5, #129
 903 0078 2046     		mov	r0, r4
 904 007a FFF7FEFF 		bl	HW_TS_Create
 905              	.LVL70:
 521:STM32_WPAN/App/app_ble.c **** 
 906              		.loc 1 521 3 view .LVU295
 907 007e 104B     		ldr	r3, .L51+20
 908 0080 2246     		mov	r2, r4
 909 0082 05F18201 		add	r1, r5, #130
 910 0086 2046     		mov	r0, r4
 911 0088 FFF7FEFF 		bl	HW_TS_Create
 912              	.LVL71:
 526:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 913              		.loc 1 526 3 view .LVU296
 526:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 914              		.loc 1 526 70 is_stmt 0 view .LVU297
 915 008c 6C76     		strb	r4, [r5, #25]
 527:STM32_WPAN/App/app_ble.c **** 
 916              		.loc 1 527 3 is_stmt 1 view .LVU298
 527:STM32_WPAN/App/app_ble.c **** 
 917              		.loc 1 527 70 is_stmt 0 view .LVU299
 918 008e 2C76     		strb	r4, [r5, #24]
 530:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 919              		.loc 1 530 3 is_stmt 1 view .LVU300
 530:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 920              		.loc 1 530 18 is_stmt 0 view .LVU301
 921 0090 0C4B     		ldr	r3, .L51+24
 922 0092 8022     		movs	r2, #128
 923 0094 1A80     		strh	r2, [r3]	@ movhi
 531:STM32_WPAN/App/app_ble.c **** 
 924              		.loc 1 531 3 is_stmt 1 view .LVU302
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 86


 531:STM32_WPAN/App/app_ble.c **** 
 925              		.loc 1 531 18 is_stmt 0 view .LVU303
 926 0096 0C4B     		ldr	r3, .L51+28
 927 0098 A022     		movs	r2, #160
 928 009a 1A80     		strh	r2, [r3]	@ movhi
 536:STM32_WPAN/App/app_ble.c **** 
 929              		.loc 1 536 3 is_stmt 1 view .LVU304
 930 009c 0120     		movs	r0, #1
 931 009e FFF7FEFF 		bl	Adv_Request
 932              	.LVL72:
 542:STM32_WPAN/App/app_ble.c **** }
 933              		.loc 1 542 3 view .LVU305
 543:STM32_WPAN/App/app_ble.c **** 
 934              		.loc 1 543 1 is_stmt 0 view .LVU306
 935 00a2 11B0     		add	sp, sp, #68
 936              		.cfi_remember_state
 937              		.cfi_def_cfa_offset 12
 938              		@ sp needed
 939 00a4 30BD     		pop	{r4, r5, pc}
 940              	.LVL73:
 941              	.L50:
 942              		.cfi_restore_state
 448:STM32_WPAN/App/app_ble.c ****     /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Not
 943              		.loc 1 448 83 is_stmt 1 view .LVU307
 450:STM32_WPAN/App/app_ble.c ****   }
 944              		.loc 1 450 5 view .LVU308
 945 00a6 FFF7FEFF 		bl	Error_Handler
 946              	.LVL74:
 450:STM32_WPAN/App/app_ble.c ****   }
 947              		.loc 1 450 5 is_stmt 0 view .LVU309
 948 00aa CCE7     		b	.L48
 949              	.L52:
 950              		.align	2
 951              	.L51:
 952 00ac 00000000 		.word	.LANCHOR0
 953 00b0 00000000 		.word	hci_user_evt_proc
 954 00b4 00000000 		.word	BleApplicationContext
 955 00b8 00000000 		.word	Adv_Cancel
 956 00bc 00000000 		.word	Adv_Cancel_Req
 957 00c0 00000000 		.word	Switch_OFF_GPIO
 958 00c4 00000000 		.word	AdvIntervalMin
 959 00c8 00000000 		.word	AdvIntervalMax
 960              		.cfi_endproc
 961              	.LFE1417:
 963              		.section	.text.SVCCTL_App_Notification,"ax",%progbits
 964              		.align	1
 965              		.global	SVCCTL_App_Notification
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 970              	SVCCTL_App_Notification:
 971              	.LVL75:
 972              	.LFB1418:
 546:STM32_WPAN/App/app_ble.c ****   hci_event_pckt    *p_event_pckt;
 973              		.loc 1 546 1 is_stmt 1 view -0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 87


 976              		@ frame_needed = 0, uses_anonymous_args = 0
 546:STM32_WPAN/App/app_ble.c ****   hci_event_pckt    *p_event_pckt;
 977              		.loc 1 546 1 is_stmt 0 view .LVU311
 978 0000 30B5     		push	{r4, r5, lr}
 979              		.cfi_def_cfa_offset 12
 980              		.cfi_offset 4, -12
 981              		.cfi_offset 5, -8
 982              		.cfi_offset 14, -4
 983 0002 83B0     		sub	sp, sp, #12
 984              		.cfi_def_cfa_offset 24
 985 0004 0446     		mov	r4, r0
 547:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *p_meta_evt;
 986              		.loc 1 547 3 is_stmt 1 view .LVU312
 548:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci   *p_blecore_evt;
 987              		.loc 1 548 3 view .LVU313
 549:STM32_WPAN/App/app_ble.c ****   uint8_t           Tx_phy, Rx_phy;
 988              		.loc 1 549 3 view .LVU314
 550:STM32_WPAN/App/app_ble.c ****   tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 989              		.loc 1 550 3 view .LVU315
 551:STM32_WPAN/App/app_ble.c ****   hci_le_connection_complete_event_rp0        *p_connection_complete_event;
 990              		.loc 1 551 3 view .LVU316
 991              	.LVL76:
 552:STM32_WPAN/App/app_ble.c ****   hci_disconnection_complete_event_rp0        *p_disconnection_complete_event;
 992              		.loc 1 552 3 view .LVU317
 553:STM32_WPAN/App/app_ble.c ****   hci_le_phy_update_complete_event_rp0        *p_evt_le_phy_update_complete;
 993              		.loc 1 553 3 view .LVU318
 554:STM32_WPAN/App/app_ble.c **** #if (CFG_DEBUG_APP_TRACE != 0)
 994              		.loc 1 554 3 view .LVU319
 563:STM32_WPAN/App/app_ble.c **** 
 995              		.loc 1 563 3 view .LVU320
 565:STM32_WPAN/App/app_ble.c ****   {
 996              		.loc 1 565 3 view .LVU321
 565:STM32_WPAN/App/app_ble.c ****   {
 997              		.loc 1 565 23 is_stmt 0 view .LVU322
 998 0006 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 565:STM32_WPAN/App/app_ble.c ****   {
 999              		.loc 1 565 3 view .LVU323
 1000 0008 3E2B     		cmp	r3, #62
 1001 000a 1CD0     		beq	.L54
 1002 000c FF2B     		cmp	r3, #255
 1003 000e 44D0     		beq	.L55
 1004 0010 052B     		cmp	r3, #5
 1005 0012 0FD1     		bne	.L56
 569:STM32_WPAN/App/app_ble.c **** 
 1006              		.loc 1 569 7 is_stmt 1 view .LVU324
 1007              	.LVL77:
 571:STM32_WPAN/App/app_ble.c ****       {
 1008              		.loc 1 571 7 view .LVU325
 571:STM32_WPAN/App/app_ble.c ****       {
 1009              		.loc 1 571 41 is_stmt 0 view .LVU326
 1010 0014 8288     		ldrh	r2, [r0, #4]	@ unaligned
 571:STM32_WPAN/App/app_ble.c ****       {
 1011              		.loc 1 571 114 view .LVU327
 1012 0016 264B     		ldr	r3, .L64
 1013 0018 DB8A     		ldrh	r3, [r3, #22]
 571:STM32_WPAN/App/app_ble.c ****       {
 1014              		.loc 1 571 10 view .LVU328
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 88


 1015 001a 9A42     		cmp	r2, r3
 1016 001c 0DD0     		beq	.L62
 1017              	.L57:
 575:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 1018              		.loc 1 575 66 is_stmt 1 view .LVU329
 578:STM32_WPAN/App/app_ble.c **** 
 1019              		.loc 1 578 60 view .LVU330
 590:STM32_WPAN/App/app_ble.c **** 
 1020              		.loc 1 590 7 view .LVU331
 1021 001e 0120     		movs	r0, #1
 1022              	.LVL78:
 590:STM32_WPAN/App/app_ble.c **** 
 1023              		.loc 1 590 7 is_stmt 0 view .LVU332
 1024 0020 FFF7FEFF 		bl	Adv_Request
 1025              	.LVL79:
 595:STM32_WPAN/App/app_ble.c ****       HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 1026              		.loc 1 595 7 is_stmt 1 view .LVU333
 595:STM32_WPAN/App/app_ble.c ****       HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 1027              		.loc 1 595 41 is_stmt 0 view .LVU334
 1028 0024 2348     		ldr	r0, .L64+4
 1029 0026 0123     		movs	r3, #1
 1030 0028 0370     		strb	r3, [r0]
 596:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&HandleNotification);
 1031              		.loc 1 596 7 is_stmt 1 view .LVU335
 596:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&HandleNotification);
 1032              		.loc 1 596 95 is_stmt 0 view .LVU336
 1033 002a 214B     		ldr	r3, .L64
 1034 002c DB8A     		ldrh	r3, [r3, #22]
 596:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&HandleNotification);
 1035              		.loc 1 596 43 view .LVU337
 1036 002e 4380     		strh	r3, [r0, #2]	@ movhi
 597:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 1037              		.loc 1 597 7 is_stmt 1 view .LVU338
 1038 0030 FFF7FEFF 		bl	P2PS_APP_Notification
 1039              	.LVL80:
 601:STM32_WPAN/App/app_ble.c ****     }
 1040              		.loc 1 601 7 view .LVU339
 1041              	.L56:
 783:STM32_WPAN/App/app_ble.c **** }
 1042              		.loc 1 783 3 view .LVU340
 784:STM32_WPAN/App/app_ble.c **** 
 1043              		.loc 1 784 1 is_stmt 0 view .LVU341
 1044 0034 0120     		movs	r0, #1
 1045 0036 03B0     		add	sp, sp, #12
 1046              		.cfi_remember_state
 1047              		.cfi_def_cfa_offset 12
 1048              		@ sp needed
 1049 0038 30BD     		pop	{r4, r5, pc}
 1050              	.LVL81:
 1051              	.L62:
 1052              		.cfi_restore_state
 573:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 1053              		.loc 1 573 9 is_stmt 1 view .LVU342
 573:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 1054              		.loc 1 573 77 is_stmt 0 view .LVU343
 1055 003a 1D4B     		ldr	r3, .L64
 1056 003c 0022     		movs	r2, #0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 89


 1057 003e DA82     		strh	r2, [r3, #22]	@ movhi
 574:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 1058              		.loc 1 574 9 is_stmt 1 view .LVU344
 574:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 1059              		.loc 1 574 56 is_stmt 0 view .LVU345
 1060 0040 83F88020 		strb	r2, [r3, #128]
 1061 0044 EBE7     		b	.L57
 1062              	.LVL82:
 1063              	.L54:
 606:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 1064              		.loc 1 606 7 is_stmt 1 view .LVU346
 610:STM32_WPAN/App/app_ble.c ****       {
 1065              		.loc 1 610 7 view .LVU347
 610:STM32_WPAN/App/app_ble.c ****       {
 1066              		.loc 1 610 25 is_stmt 0 view .LVU348
 1067 0046 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 610:STM32_WPAN/App/app_ble.c ****       {
 1068              		.loc 1 610 7 view .LVU349
 1069 0048 012B     		cmp	r3, #1
 1070 004a 0AD0     		beq	.L58
 1071 004c 0C2B     		cmp	r3, #12
 1072 004e F1D1     		bne	.L56
 628:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 1073              		.loc 1 628 11 is_stmt 1 view .LVU350
 1074              	.LVL83:
 629:STM32_WPAN/App/app_ble.c ****           if (p_evt_le_phy_update_complete->Status == 0)
 1075              		.loc 1 629 72 view .LVU351
 630:STM32_WPAN/App/app_ble.c ****           {
 1076              		.loc 1 630 11 view .LVU352
 632:STM32_WPAN/App/app_ble.c ****           }
 1077              		.loc 1 632 40 view .LVU353
 636:STM32_WPAN/App/app_ble.c ****           }
 1078              		.loc 1 636 41 view .LVU354
 639:STM32_WPAN/App/app_ble.c ****           if (ret != BLE_STATUS_SUCCESS)
 1079              		.loc 1 639 11 view .LVU355
 639:STM32_WPAN/App/app_ble.c ****           if (ret != BLE_STATUS_SUCCESS)
 1080              		.loc 1 639 17 is_stmt 0 view .LVU356
 1081 0050 0DF10602 		add	r2, sp, #6
 1082 0054 0DF10701 		add	r1, sp, #7
 1083 0058 154B     		ldr	r3, .L64
 1084 005a D88A     		ldrh	r0, [r3, #22]
 1085              	.LVL84:
 639:STM32_WPAN/App/app_ble.c ****           if (ret != BLE_STATUS_SUCCESS)
 1086              		.loc 1 639 17 view .LVU357
 1087 005c FFF7FEFF 		bl	hci_le_read_phy
 1088              	.LVL85:
 640:STM32_WPAN/App/app_ble.c ****           {
 1089              		.loc 1 640 11 is_stmt 1 view .LVU358
 646:STM32_WPAN/App/app_ble.c **** 
 1090              		.loc 1 646 61 view .LVU359
 648:STM32_WPAN/App/app_ble.c ****             {
 1091              		.loc 1 648 13 view .LVU360
 650:STM32_WPAN/App/app_ble.c ****             }
 1092              		.loc 1 650 81 view .LVU361
 1093 0060 E8E7     		b	.L56
 1094              	.LVL86:
 1095              	.L58:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 90


 664:STM32_WPAN/App/app_ble.c ****           /**
 1096              		.loc 1 664 11 view .LVU362
 669:STM32_WPAN/App/app_ble.c **** 
 1097              		.loc 1 669 11 view .LVU363
 1098 0062 134D     		ldr	r5, .L64
 1099 0064 95F88100 		ldrb	r0, [r5, #129]	@ zero_extendqisi2
 1100              	.LVL87:
 669:STM32_WPAN/App/app_ble.c **** 
 1101              		.loc 1 669 11 is_stmt 0 view .LVU364
 1102 0068 FFF7FEFF 		bl	HW_TS_Stop
 1103              	.LVL88:
 671:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\
 1104              		.loc 1 671 145 is_stmt 1 view .LVU365
 678:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n   
 1105              		.loc 1 678 68 view .LVU366
 683:STM32_WPAN/App/app_ble.c **** 
 1106              		.loc 1 683 23 view .LVU367
 685:STM32_WPAN/App/app_ble.c ****           {
 1107              		.loc 1 685 11 view .LVU368
 685:STM32_WPAN/App/app_ble.c ****           {
 1108              		.loc 1 685 36 is_stmt 0 view .LVU369
 1109 006c 95F88030 		ldrb	r3, [r5, #128]	@ zero_extendqisi2
 685:STM32_WPAN/App/app_ble.c ****           {
 1110              		.loc 1 685 14 view .LVU370
 1111 0070 042B     		cmp	r3, #4
 1112 0072 0ED0     		beq	.L63
 693:STM32_WPAN/App/app_ble.c ****           }
 1113              		.loc 1 693 13 is_stmt 1 view .LVU371
 693:STM32_WPAN/App/app_ble.c ****           }
 1114              		.loc 1 693 60 is_stmt 0 view .LVU372
 1115 0074 0E4B     		ldr	r3, .L64
 1116 0076 0522     		movs	r2, #5
 1117 0078 83F88020 		strb	r2, [r3, #128]
 1118              	.L60:
 695:STM32_WPAN/App/app_ble.c ****           /**
 1119              		.loc 1 695 11 is_stmt 1 view .LVU373
 695:STM32_WPAN/App/app_ble.c ****           /**
 1120              		.loc 1 695 108 is_stmt 0 view .LVU374
 1121 007c B4F80530 		ldrh	r3, [r4, #5]	@ unaligned
 695:STM32_WPAN/App/app_ble.c ****           /**
 1122              		.loc 1 695 79 view .LVU375
 1123 0080 0B4A     		ldr	r2, .L64
 1124 0082 D382     		strh	r3, [r2, #22]	@ movhi
 699:STM32_WPAN/App/app_ble.c ****           HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1125              		.loc 1 699 11 is_stmt 1 view .LVU376
 699:STM32_WPAN/App/app_ble.c ****           HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1126              		.loc 1 699 45 is_stmt 0 view .LVU377
 1127 0084 0B48     		ldr	r0, .L64+4
 1128 0086 0022     		movs	r2, #0
 1129 0088 0270     		strb	r2, [r0]
 700:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&HandleNotification);
 1130              		.loc 1 700 11 is_stmt 1 view .LVU378
 700:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&HandleNotification);
 1131              		.loc 1 700 47 is_stmt 0 view .LVU379
 1132 008a 4380     		strh	r3, [r0, #2]	@ movhi
 701:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 1133              		.loc 1 701 11 is_stmt 1 view .LVU380
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 91


 1134 008c FFF7FEFF 		bl	P2PS_APP_Notification
 1135              	.LVL89:
 705:STM32_WPAN/App/app_ble.c ****         }
 1136              		.loc 1 705 11 view .LVU381
 1137 0090 D0E7     		b	.L56
 1138              	.L63:
 688:STM32_WPAN/App/app_ble.c ****           }
 1139              		.loc 1 688 13 view .LVU382
 688:STM32_WPAN/App/app_ble.c ****           }
 1140              		.loc 1 688 60 is_stmt 0 view .LVU383
 1141 0092 0622     		movs	r2, #6
 1142 0094 85F88020 		strb	r2, [r5, #128]
 1143 0098 F0E7     		b	.L60
 1144              	.LVL90:
 1145              	.L55:
 722:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 1146              		.loc 1 722 7 is_stmt 1 view .LVU384
 726:STM32_WPAN/App/app_ble.c ****       {
 1147              		.loc 1 726 7 view .LVU385
 726:STM32_WPAN/App/app_ble.c ****       {
 1148              		.loc 1 726 28 is_stmt 0 view .LVU386
 1149 009a B0F80320 		ldrh	r2, [r0, #3]	@ unaligned
 726:STM32_WPAN/App/app_ble.c ****       {
 1150              		.loc 1 726 7 view .LVU387
 1151 009e 40F60E43 		movw	r3, #3086
 1152 00a2 9A42     		cmp	r2, r3
 1153 00a4 C6D1     		bne	.L56
 761:STM32_WPAN/App/app_ble.c ****           aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connection
 1154              		.loc 1 761 64 is_stmt 1 view .LVU388
 762:STM32_WPAN/App/app_ble.c ****         }
 1155              		.loc 1 762 11 view .LVU389
 1156 00a6 024B     		ldr	r3, .L64
 1157 00a8 D88A     		ldrh	r0, [r3, #22]
 1158              	.LVL91:
 762:STM32_WPAN/App/app_ble.c ****         }
 1159              		.loc 1 762 11 is_stmt 0 view .LVU390
 1160 00aa FFF7FEFF 		bl	aci_gatt_confirm_indication
 1161              	.LVL92:
 764:STM32_WPAN/App/app_ble.c **** 
 1162              		.loc 1 764 9 is_stmt 1 view .LVU391
 1163 00ae C1E7     		b	.L56
 1164              	.L65:
 1165              		.align	2
 1166              	.L64:
 1167 00b0 00000000 		.word	BleApplicationContext
 1168 00b4 00000000 		.word	HandleNotification
 1169              		.cfi_endproc
 1170              	.LFE1418:
 1172              		.section	.text.APP_BLE_Get_Server_Connection_Status,"ax",%progbits
 1173              		.align	1
 1174              		.global	APP_BLE_Get_Server_Connection_Status
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	APP_BLE_Get_Server_Connection_Status:
 1180              	.LFB1419:
 787:STM32_WPAN/App/app_ble.c ****   return BleApplicationContext.Device_Connection_Status;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 92


 1181              		.loc 1 787 1 view -0
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 0
 1184              		@ frame_needed = 0, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 788:STM32_WPAN/App/app_ble.c **** }
 1186              		.loc 1 788 3 view .LVU393
 789:STM32_WPAN/App/app_ble.c **** 
 1187              		.loc 1 789 1 is_stmt 0 view .LVU394
 1188 0000 014B     		ldr	r3, .L67
 1189 0002 93F88000 		ldrb	r0, [r3, #128]	@ zero_extendqisi2
 1190 0006 7047     		bx	lr
 1191              	.L68:
 1192              		.align	2
 1193              	.L67:
 1194 0008 00000000 		.word	BleApplicationContext
 1195              		.cfi_endproc
 1196              	.LFE1419:
 1198              		.section	.text.hci_notify_asynch_evt,"ax",%progbits
 1199              		.align	1
 1200              		.global	hci_notify_asynch_evt
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	hci_notify_asynch_evt:
 1206              	.LVL93:
 1207              	.LFB1427:
1343:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1208              		.loc 1 1343 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
1343:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1212              		.loc 1 1343 1 is_stmt 0 view .LVU396
 1213 0000 08B5     		push	{r3, lr}
 1214              		.cfi_def_cfa_offset 8
 1215              		.cfi_offset 3, -8
 1216              		.cfi_offset 14, -4
1344:STM32_WPAN/App/app_ble.c **** 
 1217              		.loc 1 1344 3 is_stmt 1 view .LVU397
 1218 0002 0021     		movs	r1, #0
 1219 0004 0220     		movs	r0, #2
 1220              	.LVL94:
1344:STM32_WPAN/App/app_ble.c **** 
 1221              		.loc 1 1344 3 is_stmt 0 view .LVU398
 1222 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 1223              	.LVL95:
1346:STM32_WPAN/App/app_ble.c **** }
 1224              		.loc 1 1346 3 is_stmt 1 view .LVU399
1347:STM32_WPAN/App/app_ble.c **** 
 1225              		.loc 1 1347 1 is_stmt 0 view .LVU400
 1226 000a 08BD     		pop	{r3, pc}
 1227              		.cfi_endproc
 1228              	.LFE1427:
 1230              		.section	.text.hci_cmd_resp_release,"ax",%progbits
 1231              		.align	1
 1232              		.global	hci_cmd_resp_release
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 93


 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	hci_cmd_resp_release:
 1238              	.LVL96:
 1239              	.LFB1428:
1350:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1240              		.loc 1 1350 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
1350:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1244              		.loc 1 1350 1 is_stmt 0 view .LVU402
 1245 0000 08B5     		push	{r3, lr}
 1246              		.cfi_def_cfa_offset 8
 1247              		.cfi_offset 3, -8
 1248              		.cfi_offset 14, -4
1351:STM32_WPAN/App/app_ble.c **** 
 1249              		.loc 1 1351 3 is_stmt 1 view .LVU403
 1250 0002 0120     		movs	r0, #1
 1251              	.LVL97:
1351:STM32_WPAN/App/app_ble.c **** 
 1252              		.loc 1 1351 3 is_stmt 0 view .LVU404
 1253 0004 FFF7FEFF 		bl	UTIL_SEQ_SetEvt
 1254              	.LVL98:
1353:STM32_WPAN/App/app_ble.c **** }
 1255              		.loc 1 1353 3 is_stmt 1 view .LVU405
1354:STM32_WPAN/App/app_ble.c **** 
 1256              		.loc 1 1354 1 is_stmt 0 view .LVU406
 1257 0008 08BD     		pop	{r3, pc}
 1258              		.cfi_endproc
 1259              	.LFE1428:
 1261              		.section	.text.hci_cmd_resp_wait,"ax",%progbits
 1262              		.align	1
 1263              		.global	hci_cmd_resp_wait
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1268              	hci_cmd_resp_wait:
 1269              	.LVL99:
 1270              	.LFB1429:
1357:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1271              		.loc 1 1357 1 is_stmt 1 view -0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
1357:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1275              		.loc 1 1357 1 is_stmt 0 view .LVU408
 1276 0000 08B5     		push	{r3, lr}
 1277              		.cfi_def_cfa_offset 8
 1278              		.cfi_offset 3, -8
 1279              		.cfi_offset 14, -4
1358:STM32_WPAN/App/app_ble.c **** 
 1280              		.loc 1 1358 3 is_stmt 1 view .LVU409
 1281 0002 0120     		movs	r0, #1
 1282              	.LVL100:
1358:STM32_WPAN/App/app_ble.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 94


 1283              		.loc 1 1358 3 is_stmt 0 view .LVU410
 1284 0004 FFF7FEFF 		bl	UTIL_SEQ_WaitEvt
 1285              	.LVL101:
1360:STM32_WPAN/App/app_ble.c **** }
 1286              		.loc 1 1360 3 is_stmt 1 view .LVU411
1361:STM32_WPAN/App/app_ble.c **** 
 1287              		.loc 1 1361 1 is_stmt 0 view .LVU412
 1288 0008 08BD     		pop	{r3, pc}
 1289              		.cfi_endproc
 1290              	.LFE1429:
 1292              		.section	.text.SVCCTL_ResumeUserEventFlow,"ax",%progbits
 1293              		.align	1
 1294              		.global	SVCCTL_ResumeUserEventFlow
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	SVCCTL_ResumeUserEventFlow:
 1300              	.LFB1432:
1421:STM32_WPAN/App/app_ble.c **** 
1422:STM32_WPAN/App/app_ble.c **** void SVCCTL_ResumeUserEventFlow(void)
1423:STM32_WPAN/App/app_ble.c **** {
 1301              		.loc 1 1423 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305 0000 08B5     		push	{r3, lr}
 1306              		.cfi_def_cfa_offset 8
 1307              		.cfi_offset 3, -8
 1308              		.cfi_offset 14, -4
1424:STM32_WPAN/App/app_ble.c ****   hci_resume_flow();
 1309              		.loc 1 1424 3 view .LVU414
 1310 0002 FFF7FEFF 		bl	hci_resume_flow
 1311              	.LVL102:
1425:STM32_WPAN/App/app_ble.c **** 
1426:STM32_WPAN/App/app_ble.c ****   return;
 1312              		.loc 1 1426 3 view .LVU415
1427:STM32_WPAN/App/app_ble.c **** }
 1313              		.loc 1 1427 1 is_stmt 0 view .LVU416
 1314 0006 08BD     		pop	{r3, pc}
 1315              		.cfi_endproc
 1316              	.LFE1432:
 1318              		.global	a_ManufData
 1319              		.section	.data.a_ManufData,"aw"
 1320              		.align	2
 1323              	a_ManufData:
 1324 0000 0DFF0183 		.ascii	"\015\377\001\203\000\000\000\000\000\000\000\000\000"
 1324      00000000 
 1324      00000000 
 1324      00
 1325 000d 00       		.ascii	"\000"
 1326              		.section	.rodata.a_LocalName,"a"
 1327              		.align	2
 1330              	a_LocalName:
 1331 0000 09503250 		.ascii	"\011P2PSRV1"
 1331      53525631 
 1332              		.global	HandleNotification
 1333              		.section	.bss.HandleNotification,"aw",%nobits
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 95


 1334              		.align	2
 1337              	HandleNotification:
 1338 0000 00000000 		.space	4
 1339              		.section	.bss.AdvIntervalMax,"aw",%nobits
 1340              		.align	1
 1343              	AdvIntervalMax:
 1344 0000 0000     		.space	2
 1345              		.section	.bss.AdvIntervalMin,"aw",%nobits
 1346              		.align	1
 1349              	AdvIntervalMin:
 1350 0000 0000     		.space	2
 1351              		.section	.bss.BleApplicationContext,"aw",%nobits
 1352              		.align	2
 1355              	BleApplicationContext:
 1356 0000 00000000 		.space	132
 1356      00000000 
 1356      00000000 
 1356      00000000 
 1356      00000000 
 1357              		.global	MagicKeywordAddress
 1358              		.section	TAG_OTA_START,"a"
 1359              		.align	2
 1362              	MagicKeywordAddress:
 1363 0000 00000000 		.word	MagicKeywordValue
 1364              		.global	MagicKeywordValue
 1365              		.section	TAG_OTA_END,"a"
 1366              		.align	2
 1369              	MagicKeywordValue:
 1370 0000 298A4494 		.word	-1807447511
 1371              		.section	.rodata.a_BLE_CfgErValue,"a"
 1372              		.align	2
 1375              	a_BLE_CfgErValue:
 1376 0000 FEDCBA09 		.ascii	"\376\334\272\011\207eC!\376\334\272\011\207eC!"
 1376      87654321 
 1376      FEDCBA09 
 1376      87654321 
 1377              		.section	.rodata.a_BLE_CfgIrValue,"a"
 1378              		.align	2
 1381              	a_BLE_CfgIrValue:
 1382 0000 12345678 		.ascii	"\0224Vx\232\274\336\360\0224Vx\232\274\336\360"
 1382      9ABCDEF0 
 1382      12345678 
 1382      9ABCDEF0 
 1383              		.section	.bss.a_BdAddrUdn,"aw",%nobits
 1384              		.align	2
 1387              	a_BdAddrUdn:
 1388 0000 00000000 		.space	6
 1388      0000
 1389              		.section	.rodata.a_MBdAddr,"a"
 1390              		.align	2
 1393              	a_MBdAddr:
 1394 0000 EEDDCCBB 		.ascii	"\356\335\314\273\252\021"
 1394      AA11
 1395              		.section	MB_MEM1,"aw"
 1396              		.align	2
 1399              	BleCmdBuffer:
 1400 0000 00000000 		.space	267
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 96


 1400      00000000 
 1400      00000000 
 1400      00000000 
 1400      00000000 
 1401              		.section	.rodata
 1402              		.align	2
 1403              		.set	.LANCHOR0,. + 0
 1404              	.LC0:
 1405 0000 00000000 		.word	0
 1406 0004 00000000 		.word	0
 1407 0008 00000000 		.word	0
 1408 000c 00000000 		.word	0
 1409 0010 00000000 		.word	0
 1410 0014 4400     		.short	68
 1411 0016 0800     		.short	8
 1412 0018 4005     		.short	1344
 1413 001a 02       		.byte	2
 1414 001b 01       		.byte	1
 1415 001c 12       		.byte	18
 1416 001d 29       		.byte	41
 1417 001e 9C00     		.short	156
 1418 0020 F401     		.short	500
 1419 0022 00       		.byte	0
 1420 0023 04       		.byte	4
 1421 0024 FFFFFFFF 		.word	-1
 1422 0028 4801     		.short	328
 1423 002a 01       		.byte	1
 1424 002b 00       		.byte	0
 1425 002c 00       		.byte	0
 1426 002d 20       		.byte	32
 1427 002e 00       		.byte	0
 1428 002f 00       		.byte	0
 1429 0030 00       		.byte	0
 1430 0031 03       		.byte	3
 1431 0032 7206     		.short	1650
 1432 0034 0000     		.short	0
 1433 0036 0000     		.short	0
 1434 0038 0D       		.byte	13
 1435 0039 00       		.byte	0
 1436              		.text
 1437              	.Letext0:
 1438              		.file 3 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/ma
 1439              		.file 4 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/sy
 1440              		.file 5 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/lib/gcc/arm-none-eabi/13
 1441              		.file 6 "Core/Inc/hw_if.h"
 1442              		.file 7 "Core/Inc/app_conf.h"
 1443              		.file 8 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h"
 1444              		.file 9 "Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h"
 1445              		.file 10 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 1446              		.file 11 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h"
 1447              		.file 12 "STM32_WPAN/App/app_ble.h"
 1448              		.file 13 "Utilities/sequencer/stm32_seq.h"
 1449              		.file 14 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h"
 1450              		.file 15 "Utilities/lpm/tiny_lpm/stm32_lpm.h"
 1451              		.file 16 "Middlewares/ST/STM32_WPAN/utilities/otp.h"
 1452              		.file 17 "STM32_WPAN/App/p2p_server_app.h"
 1453              		.file 18 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 97


 1454              		.file 19 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h"
 1455              		.file 20 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h"
 1456              		.file 21 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/s
 1457              		.file 22 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h"
 1458              		.file 23 "Core/Inc/main.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 98


DEFINED SYMBOLS
                            *ABS*:00000000 app_ble.c
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:21     .text.Switch_OFF_GPIO:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:26     .text.Switch_OFF_GPIO:00000000 Switch_OFF_GPIO
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:39     .text.Adv_Cancel_Req:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:44     .text.Adv_Cancel_Req:00000000 Adv_Cancel_Req
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:66     .text.Adv_Cancel:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:71     .text.Adv_Cancel:00000000 Adv_Cancel
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:114    .text.Adv_Cancel:0000001c $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1355   .bss.BleApplicationContext:00000000 BleApplicationContext
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:119    .text.Ble_Tl_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:124    .text.Ble_Tl_Init:00000000 Ble_Tl_Init
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:158    .text.Ble_Tl_Init:0000001c $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1399   MB_MEM1:00000000 BleCmdBuffer
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:222    .text.BLE_StatusNot:00000000 BLE_StatusNot
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:170    .text.BLE_UserEvtRx:00000000 BLE_UserEvtRx
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:165    .text.BLE_UserEvtRx:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:217    .text.BLE_StatusNot:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:267    .text.BleGetBdAddress:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:272    .text.BleGetBdAddress:00000000 BleGetBdAddress
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:372    .text.BleGetBdAddress:00000040 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1387   .bss.a_BdAddrUdn:00000000 a_BdAddrUdn
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1393   .rodata.a_MBdAddr:00000000 a_MBdAddr
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:379    .rodata.Ble_Hci_Gap_Gatt_Init.str1.4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:383    .text.Ble_Hci_Gap_Gatt_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:388    .text.Ble_Hci_Gap_Gatt_Init:00000000 Ble_Hci_Gap_Gatt_Init
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:641    .text.Ble_Hci_Gap_Gatt_Init:000000e4 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1323   .data.a_ManufData:00000000 a_ManufData
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1381   .rodata.a_BLE_CfgIrValue:00000000 a_BLE_CfgIrValue
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1375   .rodata.a_BLE_CfgErValue:00000000 a_BLE_CfgErValue
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:651    .text.Adv_Request:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:656    .text.Adv_Request:00000000 Adv_Request
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:797    .text.Adv_Request:00000088 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1330   .rodata.a_LocalName:00000000 a_LocalName
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1349   .bss.AdvIntervalMin:00000000 AdvIntervalMin
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1343   .bss.AdvIntervalMax:00000000 AdvIntervalMax
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:807    .text.APP_BLE_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:813    .text.APP_BLE_Init:00000000 APP_BLE_Init
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:952    .text.APP_BLE_Init:000000ac $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:964    .text.SVCCTL_App_Notification:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:970    .text.SVCCTL_App_Notification:00000000 SVCCTL_App_Notification
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1167   .text.SVCCTL_App_Notification:000000b0 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1337   .bss.HandleNotification:00000000 HandleNotification
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1173   .text.APP_BLE_Get_Server_Connection_Status:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1179   .text.APP_BLE_Get_Server_Connection_Status:00000000 APP_BLE_Get_Server_Connection_Status
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1194   .text.APP_BLE_Get_Server_Connection_Status:00000008 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1199   .text.hci_notify_asynch_evt:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1205   .text.hci_notify_asynch_evt:00000000 hci_notify_asynch_evt
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1231   .text.hci_cmd_resp_release:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1237   .text.hci_cmd_resp_release:00000000 hci_cmd_resp_release
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1262   .text.hci_cmd_resp_wait:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1268   .text.hci_cmd_resp_wait:00000000 hci_cmd_resp_wait
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1293   .text.SVCCTL_ResumeUserEventFlow:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1299   .text.SVCCTL_ResumeUserEventFlow:00000000 SVCCTL_ResumeUserEventFlow
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1320   .data.a_ManufData:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1327   .rodata.a_LocalName:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1334   .bss.HandleNotification:00000000 $d
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s 			page 99


C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1340   .bss.AdvIntervalMax:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1346   .bss.AdvIntervalMin:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1352   .bss.BleApplicationContext:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1362   TAG_OTA_START:00000000 MagicKeywordAddress
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1359   TAG_OTA_START:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1369   TAG_OTA_END:00000000 MagicKeywordValue
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1366   TAG_OTA_END:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1372   .rodata.a_BLE_CfgErValue:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1378   .rodata.a_BLE_CfgIrValue:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1384   .bss.a_BdAddrUdn:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1390   .rodata.a_MBdAddr:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1396   MB_MEM1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccZ1O4V7.s:1402   .rodata:00000000 $d

UNDEFINED SYMBOLS
UTIL_SEQ_SetTask
aci_gap_set_non_discoverable
hci_init
SVCCTL_UserEvtRx
UTIL_SEQ_ResumeTask
UTIL_SEQ_PauseTask
OTP_Read
hci_reset
aci_hal_write_config_data
aci_hal_set_tx_power_level
aci_gatt_init
aci_gap_init
aci_gatt_update_char_value
hci_le_set_default_phy
aci_gap_set_io_capability
aci_gap_set_authentication_requirement
aci_gap_configure_filter_accept_list
HW_TS_Stop
aci_gap_set_discoverable
aci_gap_update_adv_data
HW_TS_Start
UTIL_LPM_SetOffMode
UTIL_SEQ_RegTask
SHCI_C2_BLE_Init
SVCCTL_Init
aci_hal_set_radio_activity_mask
P2PS_APP_Init
HW_TS_Create
Error_Handler
hci_user_evt_proc
P2PS_APP_Notification
hci_le_read_phy
aci_gatt_confirm_indication
UTIL_SEQ_SetEvt
UTIL_SEQ_WaitEvt
hci_resume_flow
