// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_we0,
        exp_x_7_d0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_we0,
        exp_x_6_d0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_we0,
        exp_x_5_d0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_we0,
        exp_x_4_d0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_we0,
        exp_x_3_d0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_we0,
        exp_x_2_d0,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_we0,
        exp_x_1_d0,
        exp_x_address0,
        exp_x_ce0,
        exp_x_we0,
        exp_x_d0,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        max_val_1_reload,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        partial_31_out,
        partial_31_out_ap_vld,
        partial_30_out,
        partial_30_out_ap_vld,
        partial_29_out,
        partial_29_out_ap_vld,
        partial_28_out,
        partial_28_out_ap_vld,
        partial_27_out,
        partial_27_out_ap_vld,
        partial_26_out,
        partial_26_out_ap_vld,
        partial_25_out,
        partial_25_out_ap_vld,
        partial_24_out,
        partial_24_out_ap_vld,
        partial_23_out,
        partial_23_out_ap_vld,
        partial_22_out,
        partial_22_out_ap_vld,
        partial_21_out,
        partial_21_out_ap_vld,
        partial_20_out,
        partial_20_out_ap_vld,
        partial_19_out,
        partial_19_out_ap_vld,
        partial_18_out,
        partial_18_out_ap_vld,
        partial_17_out,
        partial_17_out_ap_vld,
        partial_16_out,
        partial_16_out_ap_vld,
        partial_15_out,
        partial_15_out_ap_vld,
        partial_14_out,
        partial_14_out_ap_vld,
        partial_13_out,
        partial_13_out_ap_vld,
        partial_12_out,
        partial_12_out_ap_vld,
        partial_11_out,
        partial_11_out_ap_vld,
        partial_10_out,
        partial_10_out_ap_vld,
        partial_9_out,
        partial_9_out_ap_vld,
        partial_8_out,
        partial_8_out_ap_vld,
        partial_7_out,
        partial_7_out_ap_vld,
        partial_6_out,
        partial_6_out_ap_vld,
        partial_5_out,
        partial_5_out_ap_vld,
        partial_4_out,
        partial_4_out_ap_vld,
        partial_3_out,
        partial_3_out_ap_vld,
        partial_2_out,
        partial_2_out_ap_vld,
        partial_1_out,
        partial_1_out_ap_vld,
        partial_out,
        partial_out_ap_vld,
        grp_fu_302_p_din0,
        grp_fu_302_p_din1,
        grp_fu_302_p_opcode,
        grp_fu_302_p_dout0,
        grp_fu_302_p_ce,
        grp_fu_757_p_din0,
        grp_fu_757_p_din1,
        grp_fu_757_p_opcode,
        grp_fu_757_p_dout0,
        grp_fu_757_p_ce,
        grp_fu_761_p_din0,
        grp_fu_761_p_din1,
        grp_fu_761_p_dout0,
        grp_fu_761_p_ce,
        grp_fu_765_p_din0,
        grp_fu_765_p_din1,
        grp_fu_765_p_dout0,
        grp_fu_765_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] exp_x_7_address0;
output   exp_x_7_ce0;
output   exp_x_7_we0;
output  [31:0] exp_x_7_d0;
output  [11:0] exp_x_6_address0;
output   exp_x_6_ce0;
output   exp_x_6_we0;
output  [31:0] exp_x_6_d0;
output  [11:0] exp_x_5_address0;
output   exp_x_5_ce0;
output   exp_x_5_we0;
output  [31:0] exp_x_5_d0;
output  [11:0] exp_x_4_address0;
output   exp_x_4_ce0;
output   exp_x_4_we0;
output  [31:0] exp_x_4_d0;
output  [11:0] exp_x_3_address0;
output   exp_x_3_ce0;
output   exp_x_3_we0;
output  [31:0] exp_x_3_d0;
output  [11:0] exp_x_2_address0;
output   exp_x_2_ce0;
output   exp_x_2_we0;
output  [31:0] exp_x_2_d0;
output  [11:0] exp_x_1_address0;
output   exp_x_1_ce0;
output   exp_x_1_we0;
output  [31:0] exp_x_1_d0;
output  [11:0] exp_x_address0;
output   exp_x_ce0;
output   exp_x_we0;
output  [31:0] exp_x_d0;
output  [12:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [12:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] max_val_1_reload;
output  [12:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [12:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [12:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [12:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [12:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [12:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [31:0] partial_31_out;
output   partial_31_out_ap_vld;
output  [31:0] partial_30_out;
output   partial_30_out_ap_vld;
output  [31:0] partial_29_out;
output   partial_29_out_ap_vld;
output  [31:0] partial_28_out;
output   partial_28_out_ap_vld;
output  [31:0] partial_27_out;
output   partial_27_out_ap_vld;
output  [31:0] partial_26_out;
output   partial_26_out_ap_vld;
output  [31:0] partial_25_out;
output   partial_25_out_ap_vld;
output  [31:0] partial_24_out;
output   partial_24_out_ap_vld;
output  [31:0] partial_23_out;
output   partial_23_out_ap_vld;
output  [31:0] partial_22_out;
output   partial_22_out_ap_vld;
output  [31:0] partial_21_out;
output   partial_21_out_ap_vld;
output  [31:0] partial_20_out;
output   partial_20_out_ap_vld;
output  [31:0] partial_19_out;
output   partial_19_out_ap_vld;
output  [31:0] partial_18_out;
output   partial_18_out_ap_vld;
output  [31:0] partial_17_out;
output   partial_17_out_ap_vld;
output  [31:0] partial_16_out;
output   partial_16_out_ap_vld;
output  [31:0] partial_15_out;
output   partial_15_out_ap_vld;
output  [31:0] partial_14_out;
output   partial_14_out_ap_vld;
output  [31:0] partial_13_out;
output   partial_13_out_ap_vld;
output  [31:0] partial_12_out;
output   partial_12_out_ap_vld;
output  [31:0] partial_11_out;
output   partial_11_out_ap_vld;
output  [31:0] partial_10_out;
output   partial_10_out_ap_vld;
output  [31:0] partial_9_out;
output   partial_9_out_ap_vld;
output  [31:0] partial_8_out;
output   partial_8_out_ap_vld;
output  [31:0] partial_7_out;
output   partial_7_out_ap_vld;
output  [31:0] partial_6_out;
output   partial_6_out_ap_vld;
output  [31:0] partial_5_out;
output   partial_5_out_ap_vld;
output  [31:0] partial_4_out;
output   partial_4_out_ap_vld;
output  [31:0] partial_3_out;
output   partial_3_out_ap_vld;
output  [31:0] partial_2_out;
output   partial_2_out_ap_vld;
output  [31:0] partial_1_out;
output   partial_1_out_ap_vld;
output  [31:0] partial_out;
output   partial_out_ap_vld;
output  [31:0] grp_fu_302_p_din0;
output  [31:0] grp_fu_302_p_din1;
output  [1:0] grp_fu_302_p_opcode;
input  [31:0] grp_fu_302_p_dout0;
output   grp_fu_302_p_ce;
output  [31:0] grp_fu_757_p_din0;
output  [31:0] grp_fu_757_p_din1;
output  [1:0] grp_fu_757_p_opcode;
input  [31:0] grp_fu_757_p_dout0;
output   grp_fu_757_p_ce;
output  [31:0] grp_fu_761_p_din0;
output  [31:0] grp_fu_761_p_din1;
input  [31:0] grp_fu_761_p_dout0;
output   grp_fu_761_p_ce;
output  [31:0] grp_fu_765_p_din0;
output  [31:0] grp_fu_765_p_din1;
input  [31:0] grp_fu_765_p_dout0;
output   grp_fu_765_p_ce;

reg ap_idle;
reg exp_x_7_ce0;
reg exp_x_7_we0;
reg exp_x_6_ce0;
reg exp_x_6_we0;
reg exp_x_5_ce0;
reg exp_x_5_we0;
reg exp_x_4_ce0;
reg exp_x_4_we0;
reg exp_x_3_ce0;
reg exp_x_3_we0;
reg exp_x_2_ce0;
reg exp_x_2_we0;
reg exp_x_1_ce0;
reg exp_x_1_we0;
reg exp_x_ce0;
reg exp_x_we0;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg partial_31_out_ap_vld;
reg partial_30_out_ap_vld;
reg partial_29_out_ap_vld;
reg partial_28_out_ap_vld;
reg partial_27_out_ap_vld;
reg partial_26_out_ap_vld;
reg partial_25_out_ap_vld;
reg partial_24_out_ap_vld;
reg partial_23_out_ap_vld;
reg partial_22_out_ap_vld;
reg partial_21_out_ap_vld;
reg partial_20_out_ap_vld;
reg partial_19_out_ap_vld;
reg partial_18_out_ap_vld;
reg partial_17_out_ap_vld;
reg partial_16_out_ap_vld;
reg partial_15_out_ap_vld;
reg partial_14_out_ap_vld;
reg partial_13_out_ap_vld;
reg partial_12_out_ap_vld;
reg partial_11_out_ap_vld;
reg partial_10_out_ap_vld;
reg partial_9_out_ap_vld;
reg partial_8_out_ap_vld;
reg partial_7_out_ap_vld;
reg partial_6_out_ap_vld;
reg partial_5_out_ap_vld;
reg partial_4_out_ap_vld;
reg partial_3_out_ap_vld;
reg partial_2_out_ap_vld;
reg partial_1_out_ap_vld;
reg partial_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] tmp_5_reg_2274;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] i_reg_2268;
reg   [15:0] i_reg_2268_pp0_iter1_reg;
reg   [15:0] i_reg_2268_pp0_iter2_reg;
reg   [15:0] i_reg_2268_pp0_iter3_reg;
wire   [0:0] tmp_5_fu_996_p3;
reg   [0:0] tmp_5_reg_2274_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_2274_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_2274_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_2274_pp0_iter4_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_2_reg_2343;
reg   [31:0] x_2_load_2_reg_2348;
reg   [31:0] x_3_load_2_reg_2353;
reg   [31:0] x_assign_reg_2358;
reg   [31:0] x_assign_1_reg_2363;
wire   [31:0] grp_fu_786_p2;
reg   [31:0] x_assign_2_reg_2368;
wire   [31:0] grp_fu_791_p2;
reg   [31:0] x_assign_3_reg_2373;
wire   [31:0] grp_fu_796_p2;
reg   [31:0] x_assign_4_reg_2378;
reg   [31:0] x_assign_5_reg_2383;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] x_assign_6_reg_2388;
reg   [31:0] x_assign_7_reg_2393;
reg   [31:0] ex_reg_2398;
wire   [63:0] zext_ln284_fu_1056_p1;
reg   [63:0] zext_ln284_reg_2403;
reg   [31:0] ex_1_reg_2412;
wire   [31:0] grp_fu_817_p2;
reg   [31:0] ex_2_reg_2417;
wire   [4:0] trunc_ln290_fu_1063_p1;
reg   [4:0] trunc_ln290_reg_2422;
reg   [4:0] trunc_ln290_reg_2422_pp0_iter5_reg;
reg   [31:0] ex_3_reg_2434;
reg   [31:0] ex_4_reg_2439;
reg   [31:0] ex_5_reg_2444;
wire   [31:0] tmp_fu_1078_p27;
reg   [31:0] ex_6_reg_2454;
reg   [31:0] ex_7_reg_2459;
wire   [4:0] or_ln290_fu_1146_p2;
reg   [4:0] or_ln290_reg_2464;
wire   [31:0] tmp_8_fu_1151_p28;
wire   [4:0] or_ln290_1_fu_1222_p2;
reg   [4:0] or_ln290_1_reg_2473;
wire   [31:0] tmp_9_fu_1227_p29;
wire   [4:0] or_ln290_2_fu_1300_p2;
reg   [4:0] or_ln290_2_reg_2482;
wire   [31:0] tmp_s_fu_1305_p30;
wire   [4:0] or_ln290_3_fu_1380_p2;
reg   [4:0] or_ln290_3_reg_2491;
wire   [31:0] tmp_1_fu_1385_p31;
wire   [4:0] or_ln290_4_fu_1462_p2;
reg   [4:0] or_ln290_4_reg_2500;
wire   [31:0] tmp_2_fu_1467_p32;
wire   [4:0] or_ln290_5_fu_1546_p2;
reg   [4:0] or_ln290_5_reg_2509;
wire   [31:0] tmp_3_fu_1551_p33;
wire   [4:0] or_ln290_6_fu_1632_p2;
reg   [4:0] or_ln290_6_reg_2518;
wire   [31:0] tmp_4_fu_1637_p34;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln282_fu_1014_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln282_1_fu_1028_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [15:0] idx_fu_210;
wire   [15:0] add_ln273_fu_1036_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
reg   [31:0] partial_fu_214;
wire   [31:0] grp_fu_801_p2;
reg   [31:0] ap_sig_allocacmp_partial_load_1;
reg   [31:0] partial_1_fu_218;
reg   [31:0] ap_sig_allocacmp_partial_1_load_1;
reg   [31:0] partial_2_fu_222;
reg   [31:0] ap_sig_allocacmp_partial_2_load_1;
reg   [31:0] partial_3_fu_226;
reg   [31:0] ap_sig_allocacmp_partial_3_load_1;
reg   [31:0] partial_4_fu_230;
reg   [31:0] ap_sig_allocacmp_partial_4_load_1;
reg   [31:0] partial_5_fu_234;
reg   [31:0] ap_sig_allocacmp_partial_5_load_1;
reg   [31:0] partial_6_fu_238;
reg   [31:0] ap_sig_allocacmp_partial_6_load_1;
reg   [31:0] partial_7_fu_242;
reg   [31:0] ap_sig_allocacmp_partial_7_load_1;
reg   [31:0] partial_8_fu_246;
reg   [31:0] ap_sig_allocacmp_partial_8_load_1;
reg   [31:0] partial_9_fu_250;
reg   [31:0] ap_sig_allocacmp_partial_9_load_1;
reg   [31:0] partial_10_fu_254;
reg   [31:0] ap_sig_allocacmp_partial_10_load_1;
reg   [31:0] partial_11_fu_258;
reg   [31:0] ap_sig_allocacmp_partial_11_load_1;
reg   [31:0] partial_12_fu_262;
reg   [31:0] ap_sig_allocacmp_partial_12_load_1;
reg   [31:0] partial_13_fu_266;
reg   [31:0] ap_sig_allocacmp_partial_13_load_1;
reg   [31:0] partial_14_fu_270;
reg   [31:0] ap_sig_allocacmp_partial_14_load_1;
reg   [31:0] partial_15_fu_274;
reg   [31:0] ap_sig_allocacmp_partial_15_load_1;
reg   [31:0] partial_16_fu_278;
reg   [31:0] ap_sig_allocacmp_partial_16_load_1;
reg   [31:0] partial_17_fu_282;
reg   [31:0] ap_sig_allocacmp_partial_17_load_1;
reg   [31:0] partial_18_fu_286;
reg   [31:0] ap_sig_allocacmp_partial_18_load_1;
reg   [31:0] partial_19_fu_290;
reg   [31:0] ap_sig_allocacmp_partial_19_load_1;
reg   [31:0] partial_20_fu_294;
reg   [31:0] ap_sig_allocacmp_partial_20_load_1;
reg   [31:0] partial_21_fu_298;
reg   [31:0] ap_sig_allocacmp_partial_21_load_1;
reg   [31:0] partial_22_fu_302;
reg   [31:0] ap_sig_allocacmp_partial_22_load_1;
reg   [31:0] partial_23_fu_306;
reg   [31:0] ap_sig_allocacmp_partial_23_load_1;
reg   [31:0] partial_24_fu_310;
reg   [31:0] ap_sig_allocacmp_partial_24_load_1;
reg   [31:0] partial_25_fu_314;
reg   [31:0] ap_sig_allocacmp_partial_25_load_1;
reg   [31:0] partial_26_fu_318;
reg   [31:0] ap_sig_allocacmp_partial_26_load_1;
reg   [31:0] partial_27_fu_322;
reg   [31:0] ap_sig_allocacmp_partial_27_load_1;
reg   [31:0] partial_28_fu_326;
reg   [31:0] ap_sig_allocacmp_partial_28_load_1;
reg   [31:0] partial_29_fu_330;
reg   [31:0] ap_sig_allocacmp_partial_29_load_1;
reg   [31:0] partial_30_fu_334;
reg   [31:0] ap_sig_allocacmp_partial_30_load_1;
reg   [31:0] partial_31_fu_338;
reg   [31:0] ap_sig_allocacmp_partial_31_load_1;
wire    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_776_p0;
reg   [31:0] grp_fu_776_p1;
reg   [31:0] grp_fu_781_p0;
reg   [31:0] grp_fu_781_p1;
reg   [31:0] grp_fu_786_p0;
reg   [31:0] grp_fu_786_p1;
reg   [31:0] grp_fu_791_p0;
reg   [31:0] grp_fu_791_p1;
reg   [31:0] grp_fu_796_p0;
reg   [31:0] grp_fu_796_p1;
reg   [31:0] grp_fu_805_p1;
reg   [31:0] grp_fu_811_p1;
reg   [31:0] grp_fu_817_p1;
wire   [12:0] lshr_ln1_fu_1004_p4;
wire   [12:0] or_ln282_fu_1022_p2;
wire   [11:0] lshr_ln2_fu_1047_p4;
wire   [4:0] tmp_8_fu_1151_p27;
wire   [4:0] tmp_9_fu_1227_p28;
wire   [4:0] tmp_s_fu_1305_p29;
wire   [4:0] tmp_1_fu_1385_p30;
wire   [4:0] tmp_2_fu_1467_p31;
wire   [4:0] tmp_3_fu_1551_p32;
wire   [4:0] tmp_4_fu_1637_p33;
reg   [1:0] grp_fu_776_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_781_opcode;
reg   [1:0] grp_fu_786_opcode;
reg   [1:0] grp_fu_791_opcode;
reg   [1:0] grp_fu_796_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter5_stage0;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to6;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1513;
reg    ap_condition_1517;
reg    ap_condition_1521;
reg    ap_condition_1525;
reg    ap_condition_1529;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_786_p0),
    .din1(grp_fu_786_p1),
    .opcode(grp_fu_786_opcode),
    .ce(1'b1),
    .dout(grp_fu_786_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_791_p0),
    .din1(grp_fu_791_p1),
    .opcode(grp_fu_791_opcode),
    .ce(1'b1),
    .dout(grp_fu_791_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_796_p0),
    .din1(grp_fu_796_p1),
    .opcode(grp_fu_796_opcode),
    .ce(1'b1),
    .dout(grp_fu_796_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_fu_1078_p27),
    .din1(ex_reg_2398),
    .ce(1'b1),
    .dout(grp_fu_801_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_817_p1),
    .ce(1'b1),
    .dout(grp_fu_817_p2)
);

activation_accelerator_mux_255_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_255_32_1_1_U169(
    .din0(ap_sig_allocacmp_partial_load_1),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(ap_sig_allocacmp_partial_8_load_1),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(ap_sig_allocacmp_partial_16_load_1),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(ap_sig_allocacmp_partial_24_load_1),
    .din25(trunc_ln290_reg_2422),
    .dout(tmp_fu_1078_p27)
);

activation_accelerator_mux_265_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_265_32_1_1_U170(
    .din0(32'd0),
    .din1(ap_sig_allocacmp_partial_1_load_1),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(ap_sig_allocacmp_partial_9_load_1),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd0),
    .din17(ap_sig_allocacmp_partial_17_load_1),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd0),
    .din25(ap_sig_allocacmp_partial_25_load_1),
    .din26(tmp_8_fu_1151_p27),
    .dout(tmp_8_fu_1151_p28)
);

activation_accelerator_mux_275_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_275_32_1_1_U171(
    .din0(32'd0),
    .din1(32'd0),
    .din2(ap_sig_allocacmp_partial_2_load_1),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(ap_sig_allocacmp_partial_10_load_1),
    .din11(32'd0),
    .din12(32'd0),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd0),
    .din17(32'd0),
    .din18(ap_sig_allocacmp_partial_18_load_1),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd0),
    .din25(32'd0),
    .din26(ap_sig_allocacmp_partial_26_load_1),
    .din27(tmp_9_fu_1227_p28),
    .dout(tmp_9_fu_1227_p29)
);

activation_accelerator_mux_285_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_285_32_1_1_U172(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(ap_sig_allocacmp_partial_3_load_1),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(ap_sig_allocacmp_partial_11_load_1),
    .din12(32'd0),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd0),
    .din17(32'd0),
    .din18(32'd0),
    .din19(ap_sig_allocacmp_partial_19_load_1),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd0),
    .din25(32'd0),
    .din26(32'd0),
    .din27(ap_sig_allocacmp_partial_27_load_1),
    .din28(tmp_s_fu_1305_p29),
    .dout(tmp_s_fu_1305_p30)
);

activation_accelerator_mux_295_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_295_32_1_1_U173(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(ap_sig_allocacmp_partial_4_load_1),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(ap_sig_allocacmp_partial_12_load_1),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd0),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(ap_sig_allocacmp_partial_20_load_1),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd0),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(ap_sig_allocacmp_partial_28_load_1),
    .din29(tmp_1_fu_1385_p30),
    .dout(tmp_1_fu_1385_p31)
);

activation_accelerator_mux_305_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_305_32_1_1_U174(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(ap_sig_allocacmp_partial_5_load_1),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(ap_sig_allocacmp_partial_13_load_1),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd0),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(ap_sig_allocacmp_partial_21_load_1),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd0),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(32'd0),
    .din29(ap_sig_allocacmp_partial_29_load_1),
    .din30(tmp_2_fu_1467_p31),
    .dout(tmp_2_fu_1467_p32)
);

activation_accelerator_mux_315_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_315_32_1_1_U175(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(ap_sig_allocacmp_partial_6_load_1),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(32'd0),
    .din14(ap_sig_allocacmp_partial_14_load_1),
    .din15(32'd0),
    .din16(32'd0),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(ap_sig_allocacmp_partial_22_load_1),
    .din23(32'd0),
    .din24(32'd0),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(32'd0),
    .din29(32'd0),
    .din30(ap_sig_allocacmp_partial_30_load_1),
    .din31(tmp_3_fu_1551_p32),
    .dout(tmp_3_fu_1551_p33)
);

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U176(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(ap_sig_allocacmp_partial_7_load_1),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(32'd0),
    .din14(32'd0),
    .din15(ap_sig_allocacmp_partial_15_load_1),
    .din16(32'd0),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(ap_sig_allocacmp_partial_23_load_1),
    .din24(32'd0),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(32'd0),
    .din29(32'd0),
    .din30(32'd0),
    .din31(ap_sig_allocacmp_partial_31_load_1),
    .din32(tmp_4_fu_1637_p33),
    .dout(tmp_4_fu_1637_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_5_fu_996_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_210 <= add_ln273_fu_1036_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_210 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_10_fu_254 <= 32'd0;
    end else if (((or_ln290_1_reg_2473 == 5'd10) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_10_fu_254 <= grp_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_11_fu_258 <= 32'd0;
        end else if (((or_ln290_2_reg_2482 == 5'd11) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_11_fu_258 <= grp_fu_302_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_12_fu_262 <= 32'd0;
        end else if (((or_ln290_3_reg_2491 == 5'd12) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_12_fu_262 <= grp_fu_757_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_13_fu_266 <= 32'd0;
        end else if (((or_ln290_4_reg_2500 == 5'd13) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_13_fu_266 <= grp_fu_786_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_14_fu_270 <= 32'd0;
        end else if (((or_ln290_5_reg_2509 == 5'd14) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_14_fu_270 <= grp_fu_791_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_15_fu_274 <= 32'd0;
        end else if (((or_ln290_6_reg_2518 == 5'd15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_15_fu_274 <= grp_fu_796_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_16_fu_278 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_16_fu_278 <= grp_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_17_fu_282 <= 32'd0;
    end else if (((or_ln290_reg_2464 == 5'd17) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_17_fu_282 <= grp_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_18_fu_286 <= 32'd0;
    end else if (((or_ln290_1_reg_2473 == 5'd18) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_18_fu_286 <= grp_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_19_fu_290 <= 32'd0;
        end else if (((or_ln290_2_reg_2482 == 5'd19) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_19_fu_290 <= grp_fu_302_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_1_fu_218 <= 32'd0;
    end else if (((or_ln290_reg_2464 == 5'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_1_fu_218 <= grp_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_20_fu_294 <= 32'd0;
        end else if (((or_ln290_3_reg_2491 == 5'd20) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_20_fu_294 <= grp_fu_757_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_21_fu_298 <= 32'd0;
        end else if (((or_ln290_4_reg_2500 == 5'd21) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_21_fu_298 <= grp_fu_786_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_22_fu_302 <= 32'd0;
        end else if (((or_ln290_5_reg_2509 == 5'd22) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_22_fu_302 <= grp_fu_791_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_23_fu_306 <= 32'd0;
        end else if (((or_ln290_6_reg_2518 == 5'd23) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_23_fu_306 <= grp_fu_796_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_24_fu_310 <= 32'd0;
    end else if ((~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd16) & ~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd8) & ~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_24_fu_310 <= grp_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_25_fu_314 <= 32'd0;
    end else if ((~(or_ln290_reg_2464 == 5'd17) & ~(or_ln290_reg_2464 == 5'd9) & ~(or_ln290_reg_2464 == 5'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_25_fu_314 <= grp_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_26_fu_318 <= 32'd0;
    end else if ((~(or_ln290_1_reg_2473 == 5'd18) & ~(or_ln290_1_reg_2473 == 5'd10) & ~(or_ln290_1_reg_2473 == 5'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_26_fu_318 <= grp_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_27_fu_322 <= 32'd0;
        end else if ((1'b1 == ap_condition_1513)) begin
            partial_27_fu_322 <= grp_fu_302_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_28_fu_326 <= 32'd0;
        end else if ((1'b1 == ap_condition_1517)) begin
            partial_28_fu_326 <= grp_fu_757_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_29_fu_330 <= 32'd0;
        end else if ((1'b1 == ap_condition_1521)) begin
            partial_29_fu_330 <= grp_fu_786_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_2_fu_222 <= 32'd0;
    end else if (((or_ln290_1_reg_2473 == 5'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_2_fu_222 <= grp_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_30_fu_334 <= 32'd0;
        end else if ((1'b1 == ap_condition_1525)) begin
            partial_30_fu_334 <= grp_fu_791_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_31_fu_338 <= 32'd0;
        end else if ((1'b1 == ap_condition_1529)) begin
            partial_31_fu_338 <= grp_fu_796_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_3_fu_226 <= 32'd0;
        end else if (((or_ln290_2_reg_2482 == 5'd3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_3_fu_226 <= grp_fu_302_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_4_fu_230 <= 32'd0;
        end else if (((or_ln290_3_reg_2491 == 5'd4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_4_fu_230 <= grp_fu_757_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_5_fu_234 <= 32'd0;
        end else if (((or_ln290_4_reg_2500 == 5'd5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_5_fu_234 <= grp_fu_786_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_6_fu_238 <= 32'd0;
        end else if (((or_ln290_5_reg_2509 == 5'd6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_6_fu_238 <= grp_fu_791_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_7_fu_242 <= 32'd0;
        end else if (((or_ln290_6_reg_2518 == 5'd7) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            partial_7_fu_242 <= grp_fu_796_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_8_fu_246 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_8_fu_246 <= grp_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_9_fu_250 <= 32'd0;
    end else if (((or_ln290_reg_2464 == 5'd9) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_9_fu_250 <= grp_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_fu_214 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_fu_214 <= grp_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ex_1_reg_2412 <= grp_fu_765_p_dout0;
        ex_2_reg_2417 <= grp_fu_817_p2;
        ex_reg_2398 <= grp_fu_761_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ex_3_reg_2434 <= grp_fu_761_p_dout0;
        ex_4_reg_2439 <= grp_fu_765_p_dout0;
        ex_5_reg_2444 <= grp_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ex_6_reg_2454 <= grp_fu_761_p_dout0;
        ex_7_reg_2459 <= grp_fu_765_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2268 <= ap_sig_allocacmp_i;
        i_reg_2268_pp0_iter1_reg <= i_reg_2268;
        i_reg_2268_pp0_iter2_reg <= i_reg_2268_pp0_iter1_reg;
        i_reg_2268_pp0_iter3_reg <= i_reg_2268_pp0_iter2_reg;
        or_ln290_2_reg_2482[4 : 2] <= or_ln290_2_fu_1300_p2[4 : 2];
        or_ln290_3_reg_2491[1 : 0] <= or_ln290_3_fu_1380_p2[1 : 0];
or_ln290_3_reg_2491[4 : 3] <= or_ln290_3_fu_1380_p2[4 : 3];
        or_ln290_4_reg_2500[1] <= or_ln290_4_fu_1462_p2[1];
or_ln290_4_reg_2500[4 : 3] <= or_ln290_4_fu_1462_p2[4 : 3];
        or_ln290_5_reg_2509[0] <= or_ln290_5_fu_1546_p2[0];
or_ln290_5_reg_2509[4 : 3] <= or_ln290_5_fu_1546_p2[4 : 3];
        or_ln290_6_reg_2518[4 : 3] <= or_ln290_6_fu_1632_p2[4 : 3];
        tmp_5_reg_2274 <= ap_sig_allocacmp_i[32'd15];
        tmp_5_reg_2274_pp0_iter1_reg <= tmp_5_reg_2274;
        tmp_5_reg_2274_pp0_iter2_reg <= tmp_5_reg_2274_pp0_iter1_reg;
        tmp_5_reg_2274_pp0_iter3_reg <= tmp_5_reg_2274_pp0_iter2_reg;
        tmp_5_reg_2274_pp0_iter4_reg <= tmp_5_reg_2274_pp0_iter3_reg;
        trunc_ln290_reg_2422 <= trunc_ln290_fu_1063_p1;
        trunc_ln290_reg_2422_pp0_iter5_reg <= trunc_ln290_reg_2422;
        zext_ln284_reg_2403[11 : 0] <= zext_ln284_fu_1056_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln290_1_reg_2473[0] <= or_ln290_1_fu_1222_p2[0];
or_ln290_1_reg_2473[4 : 2] <= or_ln290_1_fu_1222_p2[4 : 2];
        or_ln290_reg_2464[4 : 1] <= or_ln290_fu_1146_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_1_load_2_reg_2343 <= x_1_q0;
        x_2_load_2_reg_2348 <= x_2_q0;
        x_3_load_2_reg_2353 <= x_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_assign_1_reg_2363 <= grp_fu_757_p_dout0;
        x_assign_2_reg_2368 <= grp_fu_786_p2;
        x_assign_3_reg_2373 <= grp_fu_791_p2;
        x_assign_4_reg_2378 <= grp_fu_796_p2;
        x_assign_reg_2358 <= grp_fu_302_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_assign_5_reg_2383 <= grp_fu_302_p_dout0;
        x_assign_6_reg_2388 <= grp_fu_757_p_dout0;
        x_assign_7_reg_2393 <= grp_fu_786_p2;
    end
end

always @ (*) begin
    if (((tmp_5_reg_2274 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_210;
    end
end

always @ (*) begin
    if (((or_ln290_1_reg_2473 == 5'd10) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_10_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_10_load_1 = partial_10_fu_254;
    end
end

always @ (*) begin
    if (((or_ln290_2_reg_2482 == 5'd11) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_11_load_1 = grp_fu_302_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_11_load_1 = partial_11_fu_258;
    end
end

always @ (*) begin
    if (((or_ln290_3_reg_2491 == 5'd12) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_12_load_1 = grp_fu_757_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_12_load_1 = partial_12_fu_262;
    end
end

always @ (*) begin
    if (((or_ln290_4_reg_2500 == 5'd13) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_13_load_1 = grp_fu_786_p2;
    end else begin
        ap_sig_allocacmp_partial_13_load_1 = partial_13_fu_266;
    end
end

always @ (*) begin
    if (((or_ln290_5_reg_2509 == 5'd14) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_14_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_14_load_1 = partial_14_fu_270;
    end
end

always @ (*) begin
    if (((or_ln290_6_reg_2518 == 5'd15) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_15_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_15_load_1 = partial_15_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_16_load_1 = grp_fu_801_p2;
    end else begin
        ap_sig_allocacmp_partial_16_load_1 = partial_16_fu_278;
    end
end

always @ (*) begin
    if (((or_ln290_reg_2464 == 5'd17) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_17_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_17_load_1 = partial_17_fu_282;
    end
end

always @ (*) begin
    if (((or_ln290_1_reg_2473 == 5'd18) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_18_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_18_load_1 = partial_18_fu_286;
    end
end

always @ (*) begin
    if (((or_ln290_2_reg_2482 == 5'd19) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_19_load_1 = grp_fu_302_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_19_load_1 = partial_19_fu_290;
    end
end

always @ (*) begin
    if (((or_ln290_reg_2464 == 5'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_1_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_1_load_1 = partial_1_fu_218;
    end
end

always @ (*) begin
    if (((or_ln290_3_reg_2491 == 5'd20) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_20_load_1 = grp_fu_757_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_20_load_1 = partial_20_fu_294;
    end
end

always @ (*) begin
    if (((or_ln290_4_reg_2500 == 5'd21) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_21_load_1 = grp_fu_786_p2;
    end else begin
        ap_sig_allocacmp_partial_21_load_1 = partial_21_fu_298;
    end
end

always @ (*) begin
    if (((or_ln290_5_reg_2509 == 5'd22) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_22_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_22_load_1 = partial_22_fu_302;
    end
end

always @ (*) begin
    if (((or_ln290_6_reg_2518 == 5'd23) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_23_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_23_load_1 = partial_23_fu_306;
    end
end

always @ (*) begin
    if ((~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd16) & ~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd8) & ~(trunc_ln290_reg_2422_pp0_iter5_reg == 5'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_24_load_1 = grp_fu_801_p2;
    end else begin
        ap_sig_allocacmp_partial_24_load_1 = partial_24_fu_310;
    end
end

always @ (*) begin
    if ((~(or_ln290_reg_2464 == 5'd17) & ~(or_ln290_reg_2464 == 5'd9) & ~(or_ln290_reg_2464 == 5'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_25_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_25_load_1 = partial_25_fu_314;
    end
end

always @ (*) begin
    if ((~(or_ln290_1_reg_2473 == 5'd18) & ~(or_ln290_1_reg_2473 == 5'd10) & ~(or_ln290_1_reg_2473 == 5'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_26_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_26_load_1 = partial_26_fu_318;
    end
end

always @ (*) begin
    if ((~(or_ln290_2_reg_2482 == 5'd19) & ~(or_ln290_2_reg_2482 == 5'd11) & ~(or_ln290_2_reg_2482 == 5'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_27_load_1 = grp_fu_302_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_27_load_1 = partial_27_fu_322;
    end
end

always @ (*) begin
    if ((~(or_ln290_3_reg_2491 == 5'd20) & ~(or_ln290_3_reg_2491 == 5'd12) & ~(or_ln290_3_reg_2491 == 5'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_28_load_1 = grp_fu_757_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_28_load_1 = partial_28_fu_326;
    end
end

always @ (*) begin
    if ((~(or_ln290_4_reg_2500 == 5'd21) & ~(or_ln290_4_reg_2500 == 5'd13) & ~(or_ln290_4_reg_2500 == 5'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_29_load_1 = grp_fu_786_p2;
    end else begin
        ap_sig_allocacmp_partial_29_load_1 = partial_29_fu_330;
    end
end

always @ (*) begin
    if (((or_ln290_1_reg_2473 == 5'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_2_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_2_load_1 = partial_2_fu_222;
    end
end

always @ (*) begin
    if ((~(or_ln290_5_reg_2509 == 5'd22) & ~(or_ln290_5_reg_2509 == 5'd14) & ~(or_ln290_5_reg_2509 == 5'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_30_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_30_load_1 = partial_30_fu_334;
    end
end

always @ (*) begin
    if ((~(or_ln290_6_reg_2518 == 5'd23) & ~(or_ln290_6_reg_2518 == 5'd15) & ~(or_ln290_6_reg_2518 == 5'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_31_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_31_load_1 = partial_31_fu_338;
    end
end

always @ (*) begin
    if (((or_ln290_2_reg_2482 == 5'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_3_load_1 = grp_fu_302_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_3_load_1 = partial_3_fu_226;
    end
end

always @ (*) begin
    if (((or_ln290_3_reg_2491 == 5'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_4_load_1 = grp_fu_757_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_4_load_1 = partial_4_fu_230;
    end
end

always @ (*) begin
    if (((or_ln290_4_reg_2500 == 5'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_5_load_1 = grp_fu_786_p2;
    end else begin
        ap_sig_allocacmp_partial_5_load_1 = partial_5_fu_234;
    end
end

always @ (*) begin
    if (((or_ln290_5_reg_2509 == 5'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_6_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_6_load_1 = partial_6_fu_238;
    end
end

always @ (*) begin
    if (((or_ln290_6_reg_2518 == 5'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_7_load_1 = grp_fu_796_p2;
    end else begin
        ap_sig_allocacmp_partial_7_load_1 = partial_7_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_8_load_1 = grp_fu_801_p2;
    end else begin
        ap_sig_allocacmp_partial_8_load_1 = partial_8_fu_246;
    end
end

always @ (*) begin
    if (((or_ln290_reg_2464 == 5'd9) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_9_load_1 = grp_fu_791_p2;
    end else begin
        ap_sig_allocacmp_partial_9_load_1 = partial_9_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (trunc_ln290_reg_2422_pp0_iter5_reg == 5'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_load_1 = grp_fu_801_p2;
    end else begin
        ap_sig_allocacmp_partial_load_1 = partial_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_we0 = 1'b1;
    end else begin
        exp_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_we0 = 1'b1;
    end else begin
        exp_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_we0 = 1'b1;
    end else begin
        exp_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_we0 = 1'b1;
    end else begin
        exp_x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_we0 = 1'b1;
    end else begin
        exp_x_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_6_we0 = 1'b1;
    end else begin
        exp_x_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_7_we0 = 1'b1;
    end else begin
        exp_x_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_we0 = 1'b1;
    end else begin
        exp_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_776_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_776_opcode = 2'd0;
    end else begin
        grp_fu_776_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_776_p0 = tmp_s_fu_1305_p30;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_776_p0 = x_1_load_2_reg_2343;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_776_p0 = x_0_q1;
    end else begin
        grp_fu_776_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_776_p1 = ex_3_reg_2434;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_776_p1 = max_val_1_reload;
    end else begin
        grp_fu_776_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_781_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_opcode = 2'd0;
    end else begin
        grp_fu_781_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_p0 = tmp_1_fu_1385_p31;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_781_p0 = x_2_load_2_reg_2348;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_781_p0 = x_1_q1;
    end else begin
        grp_fu_781_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_p1 = ex_4_reg_2439;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_781_p1 = max_val_1_reload;
    end else begin
        grp_fu_781_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_786_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_786_opcode = 2'd0;
    end else begin
        grp_fu_786_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_786_p0 = tmp_2_fu_1467_p32;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_786_p0 = x_3_load_2_reg_2353;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_786_p0 = x_2_q1;
    end else begin
        grp_fu_786_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_786_p1 = ex_5_reg_2444;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_786_p1 = max_val_1_reload;
    end else begin
        grp_fu_786_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_791_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_791_opcode = 2'd0;
    end else begin
        grp_fu_791_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_791_p0 = tmp_3_fu_1551_p33;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_791_p0 = tmp_8_fu_1151_p28;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_791_p0 = x_3_q1;
    end else begin
        grp_fu_791_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_791_p1 = ex_6_reg_2454;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_791_p1 = ex_1_reg_2412;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_791_p1 = max_val_1_reload;
    end else begin
        grp_fu_791_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_reg_2274 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_796_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_796_opcode = 2'd0;
    end else begin
        grp_fu_796_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_796_p0 = tmp_4_fu_1637_p34;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_796_p0 = tmp_9_fu_1227_p29;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_796_p0 = x_0_q0;
    end else begin
        grp_fu_796_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_796_p1 = ex_7_reg_2459;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_796_p1 = ex_2_reg_2417;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_796_p1 = max_val_1_reload;
    end else begin
        grp_fu_796_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_805_p1 = x_assign_6_reg_2388;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_805_p1 = x_assign_3_reg_2373;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_805_p1 = x_assign_reg_2358;
    end else begin
        grp_fu_805_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_811_p1 = x_assign_7_reg_2393;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_811_p1 = x_assign_4_reg_2378;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_811_p1 = x_assign_1_reg_2363;
    end else begin
        grp_fu_811_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_817_p1 = x_assign_5_reg_2383;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_817_p1 = x_assign_2_reg_2368;
    end else begin
        grp_fu_817_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_10_out_ap_vld = 1'b1;
    end else begin
        partial_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_11_out_ap_vld = 1'b1;
    end else begin
        partial_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_12_out_ap_vld = 1'b1;
    end else begin
        partial_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_13_out_ap_vld = 1'b1;
    end else begin
        partial_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_14_out_ap_vld = 1'b1;
    end else begin
        partial_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_15_out_ap_vld = 1'b1;
    end else begin
        partial_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_16_out_ap_vld = 1'b1;
    end else begin
        partial_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_17_out_ap_vld = 1'b1;
    end else begin
        partial_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_18_out_ap_vld = 1'b1;
    end else begin
        partial_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_19_out_ap_vld = 1'b1;
    end else begin
        partial_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_1_out_ap_vld = 1'b1;
    end else begin
        partial_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_20_out_ap_vld = 1'b1;
    end else begin
        partial_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_21_out_ap_vld = 1'b1;
    end else begin
        partial_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_22_out_ap_vld = 1'b1;
    end else begin
        partial_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_23_out_ap_vld = 1'b1;
    end else begin
        partial_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_24_out_ap_vld = 1'b1;
    end else begin
        partial_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_25_out_ap_vld = 1'b1;
    end else begin
        partial_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_26_out_ap_vld = 1'b1;
    end else begin
        partial_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_27_out_ap_vld = 1'b1;
    end else begin
        partial_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_28_out_ap_vld = 1'b1;
    end else begin
        partial_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_29_out_ap_vld = 1'b1;
    end else begin
        partial_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_2_out_ap_vld = 1'b1;
    end else begin
        partial_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_30_out_ap_vld = 1'b1;
    end else begin
        partial_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_31_out_ap_vld = 1'b1;
    end else begin
        partial_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_3_out_ap_vld = 1'b1;
    end else begin
        partial_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_4_out_ap_vld = 1'b1;
    end else begin
        partial_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_5_out_ap_vld = 1'b1;
    end else begin
        partial_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_6_out_ap_vld = 1'b1;
    end else begin
        partial_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_7_out_ap_vld = 1'b1;
    end else begin
        partial_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_8_out_ap_vld = 1'b1;
    end else begin
        partial_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_9_out_ap_vld = 1'b1;
    end else begin
        partial_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_2274_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        partial_out_ap_vld = 1'b1;
    end else begin
        partial_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter5_stage0) & (ap_idle_pp0_0to4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln273_fu_1036_p2 = (ap_sig_allocacmp_i + 16'd8);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1513 = (~(or_ln290_2_reg_2482 == 5'd19) & ~(or_ln290_2_reg_2482 == 5'd11) & ~(or_ln290_2_reg_2482 == 5'd3) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_1517 = (~(or_ln290_3_reg_2491 == 5'd20) & ~(or_ln290_3_reg_2491 == 5'd12) & ~(or_ln290_3_reg_2491 == 5'd4) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_1521 = (~(or_ln290_4_reg_2500 == 5'd21) & ~(or_ln290_4_reg_2500 == 5'd13) & ~(or_ln290_4_reg_2500 == 5'd5) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_1525 = (~(or_ln290_5_reg_2509 == 5'd22) & ~(or_ln290_5_reg_2509 == 5'd14) & ~(or_ln290_5_reg_2509 == 5'd6) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_1529 = (~(or_ln290_6_reg_2518 == 5'd23) & ~(or_ln290_6_reg_2518 == 5'd15) & ~(or_ln290_6_reg_2518 == 5'd7) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign exp_x_1_address0 = zext_ln284_fu_1056_p1;

assign exp_x_1_d0 = grp_fu_765_p_dout0;

assign exp_x_2_address0 = zext_ln284_fu_1056_p1;

assign exp_x_2_d0 = grp_fu_817_p2;

assign exp_x_3_address0 = zext_ln284_reg_2403;

assign exp_x_3_d0 = grp_fu_761_p_dout0;

assign exp_x_4_address0 = zext_ln284_reg_2403;

assign exp_x_4_d0 = grp_fu_765_p_dout0;

assign exp_x_5_address0 = zext_ln284_reg_2403;

assign exp_x_5_d0 = grp_fu_817_p2;

assign exp_x_6_address0 = zext_ln284_reg_2403;

assign exp_x_6_d0 = grp_fu_761_p_dout0;

assign exp_x_7_address0 = zext_ln284_reg_2403;

assign exp_x_7_d0 = grp_fu_765_p_dout0;

assign exp_x_address0 = zext_ln284_fu_1056_p1;

assign exp_x_d0 = grp_fu_761_p_dout0;

assign grp_fu_302_p_ce = 1'b1;

assign grp_fu_302_p_din0 = grp_fu_776_p0;

assign grp_fu_302_p_din1 = grp_fu_776_p1;

assign grp_fu_302_p_opcode = grp_fu_776_opcode;

assign grp_fu_757_p_ce = 1'b1;

assign grp_fu_757_p_din0 = grp_fu_781_p0;

assign grp_fu_757_p_din1 = grp_fu_781_p1;

assign grp_fu_757_p_opcode = grp_fu_781_opcode;

assign grp_fu_761_p_ce = 1'b1;

assign grp_fu_761_p_din0 = 32'd0;

assign grp_fu_761_p_din1 = grp_fu_805_p1;

assign grp_fu_765_p_ce = 1'b1;

assign grp_fu_765_p_din0 = 32'd0;

assign grp_fu_765_p_din1 = grp_fu_811_p1;

assign lshr_ln1_fu_1004_p4 = {{ap_sig_allocacmp_i[14:2]}};

assign lshr_ln2_fu_1047_p4 = {{i_reg_2268_pp0_iter3_reg[14:3]}};

assign or_ln282_fu_1022_p2 = (lshr_ln1_fu_1004_p4 | 13'd1);

assign or_ln290_1_fu_1222_p2 = (trunc_ln290_reg_2422 | 5'd2);

assign or_ln290_2_fu_1300_p2 = (trunc_ln290_reg_2422 | 5'd3);

assign or_ln290_3_fu_1380_p2 = (trunc_ln290_reg_2422 | 5'd4);

assign or_ln290_4_fu_1462_p2 = (trunc_ln290_reg_2422 | 5'd5);

assign or_ln290_5_fu_1546_p2 = (trunc_ln290_reg_2422 | 5'd6);

assign or_ln290_6_fu_1632_p2 = (trunc_ln290_reg_2422 | 5'd7);

assign or_ln290_fu_1146_p2 = (trunc_ln290_reg_2422 | 5'd1);

assign partial_10_out = partial_10_fu_254;

assign partial_11_out = partial_11_fu_258;

assign partial_12_out = partial_12_fu_262;

assign partial_13_out = partial_13_fu_266;

assign partial_14_out = partial_14_fu_270;

assign partial_15_out = partial_15_fu_274;

assign partial_16_out = partial_16_fu_278;

assign partial_17_out = partial_17_fu_282;

assign partial_18_out = partial_18_fu_286;

assign partial_19_out = partial_19_fu_290;

assign partial_1_out = partial_1_fu_218;

assign partial_20_out = partial_20_fu_294;

assign partial_21_out = partial_21_fu_298;

assign partial_22_out = partial_22_fu_302;

assign partial_23_out = partial_23_fu_306;

assign partial_24_out = partial_24_fu_310;

assign partial_25_out = partial_25_fu_314;

assign partial_26_out = partial_26_fu_318;

assign partial_27_out = partial_27_fu_322;

assign partial_28_out = partial_28_fu_326;

assign partial_29_out = partial_29_fu_330;

assign partial_2_out = partial_2_fu_222;

assign partial_30_out = partial_30_fu_334;

assign partial_31_out = partial_31_fu_338;

assign partial_3_out = partial_3_fu_226;

assign partial_4_out = partial_4_fu_230;

assign partial_5_out = partial_5_fu_234;

assign partial_6_out = partial_6_fu_238;

assign partial_7_out = partial_7_fu_242;

assign partial_8_out = partial_8_fu_246;

assign partial_9_out = partial_9_fu_250;

assign partial_out = partial_fu_214;

assign tmp_1_fu_1385_p30 = (trunc_ln290_reg_2422 | 5'd4);

assign tmp_2_fu_1467_p31 = (trunc_ln290_reg_2422 | 5'd5);

assign tmp_3_fu_1551_p32 = (trunc_ln290_reg_2422 | 5'd6);

assign tmp_4_fu_1637_p33 = (trunc_ln290_reg_2422 | 5'd7);

assign tmp_5_fu_996_p3 = ap_sig_allocacmp_i[32'd15];

assign tmp_8_fu_1151_p27 = (trunc_ln290_reg_2422 | 5'd1);

assign tmp_9_fu_1227_p28 = (trunc_ln290_reg_2422 | 5'd2);

assign tmp_s_fu_1305_p29 = (trunc_ln290_reg_2422 | 5'd3);

assign trunc_ln290_fu_1063_p1 = i_reg_2268_pp0_iter3_reg[4:0];

assign x_0_address0 = zext_ln282_1_fu_1028_p1;

assign x_0_address1 = zext_ln282_fu_1014_p1;

assign x_1_address0 = zext_ln282_1_fu_1028_p1;

assign x_1_address1 = zext_ln282_fu_1014_p1;

assign x_2_address0 = zext_ln282_1_fu_1028_p1;

assign x_2_address1 = zext_ln282_fu_1014_p1;

assign x_3_address0 = zext_ln282_1_fu_1028_p1;

assign x_3_address1 = zext_ln282_fu_1014_p1;

assign zext_ln282_1_fu_1028_p1 = or_ln282_fu_1022_p2;

assign zext_ln282_fu_1014_p1 = lshr_ln1_fu_1004_p4;

assign zext_ln284_fu_1056_p1 = lshr_ln2_fu_1047_p4;

always @ (posedge ap_clk) begin
    zext_ln284_reg_2403[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    or_ln290_reg_2464[0] <= 1'b1;
    or_ln290_1_reg_2473[1] <= 1'b1;
    or_ln290_2_reg_2482[1:0] <= 2'b11;
    or_ln290_3_reg_2491[2] <= 1'b1;
    or_ln290_4_reg_2500[0] <= 1'b1;
    or_ln290_4_reg_2500[2] <= 1'b1;
    or_ln290_5_reg_2509[2:1] <= 2'b11;
    or_ln290_6_reg_2518[2:0] <= 3'b111;
end

endmodule //activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket
