# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISK_processor.srcs/sources_1/new/ALU_unit.vhd" \
"../../../../RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" \

# Do not sort compile order
nosort
