#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  9 10:04:36 2019
# Process ID: 10720
# Current directory: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14168 C:\Users\maade\Desktop\ECE 410 LAB\LAB 2\lab2-sd\lab2-parkade-eclass\parkade\parkade.xpr
# Log file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/vivado.log
# Journal file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 786.949 ; gain = 180.453
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: parkade
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 918.863 ; gain = 87.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'parkade' [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:49]
WARNING: [Synth 8-614] signal 'digit_7seg_display' is read in the process but is not in the sensitivity list [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:58]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity' is read in the process but is not in the sensitivity list [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity_MSD' is read in the process but is not in the sensitivity list [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'select_segment' is read in the process but is not in the sensitivity list [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity_LSD' is read in the process but is not in the sensitivity list [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
INFO: [Synth 8-226] default block is never used [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'parkade' (1#1) [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.164 ; gain = 108.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.164 ; gain = 108.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.164 ; gain = 108.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'led6_r_OBUF'. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1304.176 ; gain = 473.070
7 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1304.176 ; gain = 473.070
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 10:20:15 2019...
