{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657797432349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797432365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:17:12 2022 " "Processing started: Thu Jul 14 15:17:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797432365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657797432365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_UI -c CPU_UI " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657797432365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657797432709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657797432709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ui.v 8 8 " "Found 8 design units, including 8 entities, in source file cpu_ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_UI " "Found entity 1: CPU_UI" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "3 DataProcIns " "Found entity 3: DataProcIns" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "4 Op2Mod " "Found entity 4: Op2Mod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "5 ShiftMod " "Found entity 5: ShiftMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "6 MultiplyIns " "Found entity 6: MultiplyIns" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMod " "Found entity 7: DataMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""} { "Info" "ISGN_ENTITY_NAME" "8 ProgMod " "Found entity 8: ProgMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797445163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657797445163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SelM64 CPU_UI.v(139) " "Verilog HDL Implicit Net warning at CPU_UI.v(139): created implicit net for \"SelM64\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdVal CPU_UI.v(145) " "Verilog HDL Implicit Net warning at CPU_UI.v(145): created implicit net for \"RdVal\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445163 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(142) " "Verilog HDL Instantiation warning at CPU_UI.v(142): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(284) " "Verilog HDL Instantiation warning at CPU_UI.v(284): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 284 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(143) " "Verilog HDL Instantiation warning at CPU_UI.v(143): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(144) " "Verilog HDL Instantiation warning at CPU_UI.v(144): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445210 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(145) " "Verilog HDL Instantiation warning at CPU_UI.v(145): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445210 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(146) " "Verilog HDL Instantiation warning at CPU_UI.v(146): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 146 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445210 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(57) " "Verilog HDL Instantiation warning at CPU_UI.v(57): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657797445210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_UI " "Elaborating entity \"CPU_UI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657797445257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:comb_286 " "Elaborating entity \"CPU\" for hierarchy \"CPU:comb_286\"" {  } { { "CPU_UI.v" "comb_286" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgMod CPU:comb_286\|ProgMod:comb_72 " "Elaborating entity \"ProgMod\" for hierarchy \"CPU:comb_286\|ProgMod:comb_72\"" {  } { { "CPU_UI.v" "comb_72" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445710 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU_UI.v(787) " "Verilog HDL or VHDL warning at the CPU_UI.v(787): index expression is not wide enough to address all of the elements in the array" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 787 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1657797445726 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 CPU_UI.v(779) " "Verilog HDL assignment warning at CPU_UI.v(779): truncated value with size 40 to match size of target (32)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657797445726 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem\[40..148\] 0 CPU_UI.v(782) " "Net \"progMem\[40..148\]\" at CPU_UI.v(782) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 782 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657797445741 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Op2Mod CPU:comb_286\|Op2Mod:comb_73 " "Elaborating entity \"Op2Mod\" for hierarchy \"CPU:comb_286\|Op2Mod:comb_73\"" {  } { { "CPU_UI.v" "comb_73" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 CPU_UI.v(282) " "Verilog HDL assignment warning at CPU_UI.v(282): truncated value with size 40 to match size of target (32)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657797445819 "|CPU_UI|CPU:comb_286|Op2Mod:comb_73"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftMod CPU:comb_286\|Op2Mod:comb_73\|ShiftMod:comb_36 " "Elaborating entity \"ShiftMod\" for hierarchy \"CPU:comb_286\|Op2Mod:comb_73\|ShiftMod:comb_36\"" {  } { { "CPU_UI.v" "comb_36" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_UI.v(306) " "Verilog HDL assignment warning at CPU_UI.v(306): truncated value with size 32 to match size of target (1)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657797445851 "|CPU_UI|CPU:comb_286|Op2Mod:comb_73|ShiftMod:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataProcIns CPU:comb_286\|DataProcIns:comb_74 " "Elaborating entity \"DataProcIns\" for hierarchy \"CPU:comb_286\|DataProcIns:comb_74\"" {  } { { "CPU_UI.v" "comb_74" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_UI.v(246) " "Verilog HDL assignment warning at CPU_UI.v(246): truncated value with size 32 to match size of target (1)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657797445913 "|CPU_UI|CPU:comb_286|DataProcIns:comb_74"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPSR_DP\[27..0\] CPU_UI.v(234) " "Output port \"CPSR_DP\[27..0\]\" at CPU_UI.v(234) has no driver" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1657797445913 "|CPU_UI|CPU:comb_286|DataProcIns:comb_74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplyIns CPU:comb_286\|MultiplyIns:comb_76 " "Elaborating entity \"MultiplyIns\" for hierarchy \"CPU:comb_286\|MultiplyIns:comb_76\"" {  } { { "CPU_UI.v" "comb_76" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMod CPU:comb_286\|DataMod:comb_78 " "Elaborating entity \"DataMod\" for hierarchy \"CPU:comb_286\|DataMod:comb_78\"" {  } { { "CPU_UI.v" "comb_78" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797445976 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:comb_286\|MultiplyIns:comb_76\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:comb_286\|MultiplyIns:comb_76\|Mult0\"" {  } { { "CPU_UI.v" "Mult0" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1657797464687 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657797464687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797466344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657797466344 ""}  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657797466344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657797466563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657797466563 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657797470079 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "208 " "Ignored 208 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "208 " "Ignored 208 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1657797470142 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1657797470142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657797484167 "|CPU_UI|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657797484167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657797484811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657797496349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657797497021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657797497021 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657797497630 "|CPU_UI|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1657797497630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11021 " "Implemented 11021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657797497630 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657797497630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10942 " "Implemented 10942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657797497630 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1657797497630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657797497630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797497755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:18:17 2022 " "Processing ended: Thu Jul 14 15:18:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797497755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797497755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797497755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657797497755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1657797499392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797499392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:18:19 2022 " "Processing started: Thu Jul 14 15:18:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797499392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1657797499392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1657797499392 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1657797499486 ""}
{ "Info" "0" "" "Project  = CPU_UI" {  } {  } 0 0 "Project  = CPU_UI" 0 0 "Fitter" 0 0 1657797499486 ""}
{ "Info" "0" "" "Revision = CPU_UI" {  } {  } 0 0 "Revision = CPU_UI" 0 0 "Fitter" 0 0 1657797499486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1657797499751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657797499751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_UI 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CPU_UI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657797499861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657797499908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657797499908 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657797500173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1657797500173 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657797500408 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657797500408 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657797500439 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1657797500439 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1657797501627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_UI.sdc " "Synopsys Design Constraints File file not found: 'CPU_UI.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1657797503251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657797503251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1657797503376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1657797503376 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1657797503376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ok2exe " "Destination node CPU:comb_286\|ok2exe" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657797504458 ""}  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 14490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:comb_286\|comb~1  " "Automatically promoted node CPU:comb_286\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504458 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:comb_286\|comb~2  " "Automatically promoted node CPU:comb_286\|comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504458 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:comb_286\|comb~3  " "Automatically promoted node CPU:comb_286\|comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504458 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:comb_286\|CPU_state.fetch  " "Automatically promoted node CPU:comb_286\|CPU_state.fetch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[26\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[26\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[27\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[27\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[4\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[4\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[5\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[5\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[6\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[6\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[7\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[7\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[24\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[24\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|ProgMod:comb_72\|IR\[25\] " "Destination node CPU:comb_286\|ProgMod:comb_72\|IR\[25\]" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|PCir\[0\]~0 " "Destination node CPU:comb_286\|PCir\[0\]~0" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 3289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|Add0~0 " "Destination node CPU:comb_286\|Add0~0" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 4253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657797504458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657797504458 ""}  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[10\]\[0\]~43 " "Destination node CPU:comb_286\|R\[10\]\[0\]~43" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[9\]\[0\]~44 " "Destination node CPU:comb_286\|R\[9\]\[0\]~44" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[8\]\[0\]~45 " "Destination node CPU:comb_286\|R\[8\]\[0\]~45" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[11\]\[0\]~46 " "Destination node CPU:comb_286\|R\[11\]\[0\]~46" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[5\]\[0\]~47 " "Destination node CPU:comb_286\|R\[5\]\[0\]~47" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[6\]\[0\]~48 " "Destination node CPU:comb_286\|R\[6\]\[0\]~48" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[4\]\[0\]~49 " "Destination node CPU:comb_286\|R\[4\]\[0\]~49" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[7\]\[0\]~50 " "Destination node CPU:comb_286\|R\[7\]\[0\]~50" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[2\]\[0\]~51 " "Destination node CPU:comb_286\|R\[2\]\[0\]~51" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:comb_286\|R\[1\]\[0\]~52 " "Destination node CPU:comb_286\|R\[1\]\[0\]~52" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657797504459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657797504459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657797504459 ""}  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657797504459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657797505691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657797505691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657797505691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657797505707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657797505722 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657797505738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657797506707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657797506738 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "101 " "Created 101 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1657797506738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657797506738 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 12 58 0 " "Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 12 input, 58 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1657797506801 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1657797506801 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1657797506801 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1657797506801 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1657797506801 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1657797506801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657797507727 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1657797507780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657797510462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657797515089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657797515199 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657797566218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:51 " "Fitter placement operations ending: elapsed time is 00:00:51" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657797566218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657797568734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Leonid/Documents/QuartusProjects/" { { 1 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657797588217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657797588217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657797743927 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657797743927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:53 " "Fitter routing operations ending: elapsed time is 00:02:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657797743927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.98 " "Total time spent on timing analysis during the Fitter is 25.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657797744365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657797744427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657797754455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657797754459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657797765035 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657797767435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leonid/Documents/QuartusProjects/output_files/CPU_UI.fit.smsg " "Generated suppressed messages file C:/Users/Leonid/Documents/QuartusProjects/output_files/CPU_UI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657797769340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1321 " "Peak virtual memory: 1321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797771702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:22:51 2022 " "Processing ended: Thu Jul 14 15:22:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797771702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797771702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:46 " "Total CPU time (on all processors): 00:05:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797771702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657797771702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1657797775051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797775067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:22:54 2022 " "Processing started: Thu Jul 14 15:22:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797775067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1657797775067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1657797775067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1657797775458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1657797777711 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1657797777836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797778919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:22:58 2022 " "Processing ended: Thu Jul 14 15:22:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797778919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797778919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797778919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1657797778919 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1657797779654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1657797781185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797781185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:23:00 2022 " "Processing started: Thu Jul 14 15:23:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797781185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1657797781185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_UI -c CPU_UI " "Command: quartus_sta CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1657797781185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1657797781279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1657797781638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1657797781654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797781685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797781685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_UI.sdc " "Synopsys Design Constraints File file not found: 'CPU_UI.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1657797782467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797782467 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657797782498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:comb_286\|CPU_state.fetch CPU:comb_286\|CPU_state.fetch " "create_clock -period 1.000 -name CPU:comb_286\|CPU_state.fetch CPU:comb_286\|CPU_state.fetch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657797782498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:comb_286\|CPU_state.execute CPU:comb_286\|CPU_state.execute " "create_clock -period 1.000 -name CPU:comb_286\|CPU_state.execute CPU:comb_286\|CPU_state.execute" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657797782498 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657797782498 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1657797782576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657797782576 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1657797782576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1657797782607 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1657797782904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657797783029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.663 " "Worst-case setup slack is -17.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.663          -22278.456 CPU:comb_286\|CPU_state.execute  " "  -17.663          -22278.456 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.611           -4332.013 CLOCK_50  " "   -8.611           -4332.013 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662             -95.518 CPU:comb_286\|CPU_state.fetch  " "   -3.662             -95.518 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797783060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLOCK_50  " "    0.342               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 CPU:comb_286\|CPU_state.execute  " "    0.561               0.000 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 CPU:comb_286\|CPU_state.fetch  " "    1.075               0.000 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797783170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797783185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797783201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1282.317 CLOCK_50  " "   -3.166           -1282.317 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -1954.379 CPU:comb_286\|CPU_state.execute  " "   -1.403           -1954.379 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 CPU:comb_286\|CPU_state.fetch  " "   -1.403             -44.896 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797783201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797783201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657797783389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1657797783435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1657797795010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657797795610 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657797795766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.162 " "Worst-case setup slack is -16.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.162          -20336.477 CPU:comb_286\|CPU_state.execute  " "  -16.162          -20336.477 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.896           -3967.778 CLOCK_50  " "   -7.896           -3967.778 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380             -87.955 CPU:comb_286\|CPU_state.fetch  " "   -3.380             -87.955 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797795782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLOCK_50  " "    0.306               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CPU:comb_286\|CPU_state.execute  " "    0.442               0.000 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 CPU:comb_286\|CPU_state.fetch  " "    1.098               0.000 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797795891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797795891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797795891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1282.317 CLOCK_50  " "   -3.166           -1282.317 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -1954.379 CPU:comb_286\|CPU_state.execute  " "   -1.403           -1954.379 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 CPU:comb_286\|CPU_state.fetch  " "   -1.403             -44.896 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797795907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797795907 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657797796189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657797796579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657797796689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.620 " "Worst-case setup slack is -7.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.620           -9302.232 CPU:comb_286\|CPU_state.execute  " "   -7.620           -9302.232 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.633           -1785.339 CLOCK_50  " "   -3.633           -1785.339 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310             -32.104 CPU:comb_286\|CPU_state.fetch  " "   -1.310             -32.104 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797796689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLOCK_50  " "    0.149               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CPU:comb_286\|CPU_state.execute  " "    0.198               0.000 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 CPU:comb_286\|CPU_state.fetch  " "    0.588               0.000 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797796798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797796856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657797796872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -780.780 CLOCK_50  " "   -3.000            -780.780 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1393.000 CPU:comb_286\|CPU_state.execute  " "   -1.000           -1393.000 CPU:comb_286\|CPU_state.execute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 CPU:comb_286\|CPU_state.fetch  " "   -1.000             -32.000 CPU:comb_286\|CPU_state.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657797796903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657797796903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657797798155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657797798155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797798295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:23:18 2022 " "Processing ended: Thu Jul 14 15:23:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797798295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797798295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797798295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1657797798295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1657797799675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797799675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:23:19 2022 " "Processing started: Thu Jul 14 15:23:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797799675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657797799675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657797799675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1657797800272 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1657797800382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_UI.vo C:/Users/Leonid/Documents/QuartusProjects/simulation/modelsim/ simulation " "Generated file CPU_UI.vo in folder \"C:/Users/Leonid/Documents/QuartusProjects/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657797802440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797802596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:23:22 2022 " "Processing ended: Thu Jul 14 15:23:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797802596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797802596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797802596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657797802596 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657797803285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657797875153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797875156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:24:35 2022 " "Processing started: Thu Jul 14 15:24:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797875156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797875156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU_UI -c CPU_UI --netlist_type=sgate " "Command: quartus_npp CPU_UI -c CPU_UI --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797875156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1657797875281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797876088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:24:36 2022 " "Processing ended: Thu Jul 14 15:24:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797876088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797876088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797876088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797876088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657797877112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797877112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:24:36 2022 " "Processing started: Thu Jul 14 15:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797877112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797877112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU_UI -c CPU_UI --netlist_type=sm_process " "Command: quartus_npp CPU_UI -c CPU_UI --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797877112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1657797877237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797877346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:24:37 2022 " "Processing ended: Thu Jul 14 15:24:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797877346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797877346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797877346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797877346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657797931051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657797931051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:25:30 2022 " "Processing started: Thu Jul 14 15:25:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657797931051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797931051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU_UI -c CPU_UI --netlist_type=atom_fit " "Command: quartus_npp CPU_UI -c CPU_UI --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797931051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1657797931270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657797931848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:25:31 2022 " "Processing ended: Thu Jul 14 15:25:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657797931848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657797931848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657797931848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1657797931848 ""}
