Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
WARNING:coreutil - WARNING: de_CH:de is not supported as a language.  Using
   usenglish.
   Release 14.4 - Xilinx CORE Generator IP GUI Launcher P.49d (lin64)
   Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Configuring files for ila root...
Gathering HDL files for ila root...
Creating XST project for ila...
Creating XST script file for ila...
Creating XST instantiation file for ila...
Running XST for ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for ila...
Skipping Verilog instantiation template for ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ila.xco
XMDF file found: ila_xmdf.tcl
Adding /data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.asy -view all
-origin_type imported
Adding /data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.ngc -view all
-origin_type created
WARNING: de_CH:de is not supported as a language.  Using usenglish.
Checking file "/data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.ngc" for
project device match ...
File "/data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.ngc" device
information matches project device.
Adding /data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /data/work/sandbox/chipscope/remove_header/tmp/_cg/ila.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
